=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/pro
   cessing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_M_AXI_GP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_SPI0_SCLK_I_pin' is not specified. Clock DRCs will not
   be performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP0_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 

INFO:EDK - Frequency for Top-Level Input Clock
   'processing_system7_0_S_AXI_HP1_ACLK_pin' is not specified. Clock DRCs will
   not be performed for IPs connected to that clock port, unless they are
   connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...
