#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 20 20:24:46 2018
# Process ID: 14752
# Current directory: C:/Users/LempsPC/Desktop/L-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12172 C:\Users\LempsPC\Desktop\L-CPU\L-CPU.xpr
# Log file: C:/Users/LempsPC/Desktop/L-CPU/vivado.log
# Journal file: C:/Users/LempsPC/Desktop/L-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LempsPC/Desktop/L-CPU/L-CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Lemps/Desktop/L-CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/L_CPU_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 20 20:26:26 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 20 20:26:26 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 780.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 787.621 ; gain = 6.715
add_wave {{/L_CPU_tester1/UUT}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 797.199 ; gain = 0.000
save_wave_config {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg
set_property xsim.view C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100ticsg324-1L
Top: L_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 912.336 ; gain = 106.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'L_CPU' [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:17]
WARNING: [Synth 8-614] signal 'inputs' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'MDR' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'operators' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'RegA' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'RegB' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'inner_flags' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'RegC' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-614] signal 'RegM' is read in the process but is not in the sensitivity list [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:33]
WARNING: [Synth 8-3848] Net Flags in module/entity L_CPU does not have driver. [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'L_CPU' (1#1) [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:17]
WARNING: [Synth 8-3330] design L_CPU has an empty top module
WARNING: [Synth 8-3331] design L_CPU has unconnected port Flags[4]
WARNING: [Synth 8-3331] design L_CPU has unconnected port Flags[3]
WARNING: [Synth 8-3331] design L_CPU has unconnected port Flags[2]
WARNING: [Synth 8-3331] design L_CPU has unconnected port Flags[1]
WARNING: [Synth 8-3331] design L_CPU has unconnected port Flags[0]
WARNING: [Synth 8-3331] design L_CPU has unconnected port reset
WARNING: [Synth 8-3331] design L_CPU has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 965.051 ; gain = 158.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 965.051 ; gain = 158.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1293.988 ; gain = 487.762
6 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1293.988 ; gain = 487.762
close_design
close [ open C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd w ]
add_files C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
ERROR: [VRFC 10-1412] syntax error near / [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd:28]
ERROR: [VRFC 10-1504] unit beh ignored due to previous errors [C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/L_CPU_tester1/UUT/Memory}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/L_CPU_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sim_1/new/L_CPU_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
save_wave_config {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
save_wave_config {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
add_bp {C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd} 39
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
remove_bps -file {C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd} -line 39
add_bp {C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd} 29
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/LempsPC/Desktop/L-CPU/L-CPU.srcs/sources_1/new/Mem.vhd" Line 29
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {C:/Users/LempsPC/Desktop/L-CPU/L_CPU_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 21 00:12:44 2018...
