Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  9 18:34:13 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              49 |           25 |
| No           | Yes                   | No                     |              56 |           21 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+
|            Clock Signal            |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+
|  db/FSM_onehot_state_reg_reg[4]_11 |                                    | db/FSM_onehot_state_reg_reg[4]_10 |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_13 |                                    | db/FSM_onehot_state_reg_reg[4]_12 |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_3  |                                    | db/FSM_onehot_state_reg_reg[4]_2  |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_7  |                                    | db/FSM_onehot_state_reg_reg[4]_6  |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_5  |                                    | db/FSM_onehot_state_reg_reg[4]_4  |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_9  |                                    | db/FSM_onehot_state_reg_reg[4]_8  |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_1  |                                    | db/FSM_onehot_state_reg_reg[4]_0  |                1 |              1 |
|  db/FSM_onehot_state_reg_reg[4]_15 |                                    | db/FSM_onehot_state_reg_reg[4]_14 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG               |                                    |                                   |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_11 |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_13 |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_3  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_6  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_7  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_5  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_4  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_9  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_1  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_12 |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_15 |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_8  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_10 |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_2  |                1 |              1 |
|  outsignal_BUFG                    |                                    | db/FSM_onehot_state_reg_reg[4]_0  |                1 |              1 |
|  outsignal_BUFG                    |                                    |                                   |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG               | db/FSM_onehot_state_reg[7]_i_1_n_0 |                                   |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG               |                                    | db/counter[20]_i_1_n_0            |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG               |                                    | db/clear                          |                7 |             27 |
|  outsignal_BUFG                    |                                    | db/load                           |               10 |             34 |
+------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+


