	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v4.2r2 Build 744.1.1"
	.compiler_invocation	"ctc -f cc3076a -c90 --dep-file=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\.Dma_Irq.o.d -D__CPU__=tc27x -D__CPU_TC27X__ --core=tc1.6.x -F --uchar -D_TASKING_C_TRICORE_ -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\ASW -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\compiler -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\mcu_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\port_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\Demo_Aurix -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc -g --make-target=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Dma_Irq.o -t4 --language=+comments,-gcc,-volatile,+strings --default-near-size=8 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto -o BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Dma_Irq.src ..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Dma_Irq.c"
	.compiler_name		"ctc"
	.name	"Dma_Irq"

	
$TC16X
	
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	318
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Dma_Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L5
	.byte	2
	.byte	'void',0,3
	.word	162
	.byte	4
	.byte	'__prof_adm',0,1,1,1
	.word	168
	.byte	5,1,3
	.word	192
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	194
	.byte	6
	.byte	'unsigned char',0,1,8,4
	.byte	'uint8',0,2,90,29
	.word	217
	.byte	6
	.byte	'unsigned short int',0,2,7,4
	.byte	'uint16',0,2,92,29
	.word	248
	.byte	6
	.byte	'unsigned long int',0,4,7,4
	.byte	'uint32',0,2,94,29
	.word	285
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,59,0,3,8,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15,57
	.byte	15,73,19,0,0,5,21,0,54,15,0,0,6,36,0,3,8,11,15,62,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L7-.L6
.L6:
	.half	3
	.word	.L9-.L8
.L8:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc',0,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Dma_Irq.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0,0
.L9:
.L7:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     1  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     2  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     3  ** Copyright (C) Infineon Technologies (2013)                                **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     4  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     5  ** All rights reserved.                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     6  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     7  ** This document contains proprietary information belonging to Infineon      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     8  ** Technologies. Passing on and copying of this document, and communication  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	     9  ** of its contents is not permitted without prior written authorization.     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    10  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    11  *******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    12  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    13  **  $FILENAME   : Dma_Irq.c $                                                **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    14  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    15  **  $CC VERSION : \main\8 $                                                  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    16  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    17  **  $DATE       : 2014-06-25 $                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    18  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    19  **  AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    20  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    21  **  VENDOR      : Infineon Technologies                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    22  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    23  **  DESCRIPTION : This file contains                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    24  **                 - functionality of DMA driver.                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    25  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    26  **  MAY BE CHANGED BY USER [yes/no]: Yes                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    27  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    28  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    29  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    30  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    31  **                      Includes                                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    32  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    33  /* Global functions like Set/Reset END INIT protection bit,
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    34    Enable/Disable interrupts, Automic write function */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    35  #include "Mcal.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    36  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    37  /*Include Irq Module*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    38  #include "Irq.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    39  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    40  #include "EcuM.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    41  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    42  #if defined (ECUM_USES_SPI)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    43  #include "Spi.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    44  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    45  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    46  #if defined (ECUM_USES_ADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    47  #include "Adc.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    48  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    49  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    50  **                      Imported Compiler Switch Checks                       **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    51  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    52  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    53  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    54  **                      Private Macro Definitions                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    55  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    56  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    57  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    58  **                      Private Type Definitions                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    59  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    60  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    61  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    62  **                      Private Function Declarations                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    63  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    64  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    65  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    66  **                      Global Constant Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    67  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    68  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    69  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    70  **                      Global Variable Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    71  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    72  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    73  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    74  **                      Private Constant Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    75  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    76  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    77  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    78  **                      Private Variable Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    79  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    80  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    81  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    82  **                      Private Function Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    83  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    84  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    85  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    86  **                      Global Function Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    87  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    88  #define IRQ_START_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    89  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    90  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    91  ** Syntax : void DMAERRSR_ISR(void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    92  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    93  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    94  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    95  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    96  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    97  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    98  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	    99  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   100  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   101  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   102  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   103  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   104  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   105  ** Description : Service for DMA error interrupts which can be due to Source **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   106  **               ,destination, TCS, RAM or safelinked list checksum error.   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   107  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   108  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   109  #if((IRQ_DMA_ERR_SR_PRIO > 0U) || (IRQ_DMA_ERR_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   110  #if((IRQ_DMA_ERR_SR_PRIO > 0U) && (IRQ_DMA_ERR_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   111  IFX_INTERRUPT(DMAERRSR_ISR, 0, IRQ_DMA_ERR_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   112  #elif IRQ_DMA_ERR_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   113  ISR(DMAERRSR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   114  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   115  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   116    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   117    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   118  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   119  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   120  #if (IRQ_DMA_CH0TO47_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   121  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   122  ** Syntax : void DMACH0SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   123  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   124  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   125  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   126  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   127  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   128  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   129  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   130  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   131  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   132  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   133  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   134  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   135  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   136  ** Description : Service for DMA Channel0 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   137  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   138  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   139  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   140  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   141  #if((IRQ_DMA_CHANNEL0_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL0_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   142  #if((IRQ_DMA_CHANNEL0_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL0_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   143  IFX_INTERRUPT(DMACH0SR_ISR, 0, IRQ_DMA_CHANNEL0_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   144  #elif IRQ_DMA_CHANNEL0_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   145  ISR(DMACH0SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   146  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   147  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   148    #if ((IRQ_DMA_CHANNEL0_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   149             (IRQ_DMA_CHANNEL0_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   150    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   151    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   152    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   153    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   154  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   155    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   156    #if (IRQ_DMA_CHANNEL0_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   157  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   158    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   159    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   160    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   161      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   162    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   163    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   164    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   165      Spi_IsrDmaError(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   166    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   167    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   168    #elif (IRQ_DMA_CHANNEL0_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   169  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   170    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   171    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   172    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   173      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   174    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   175    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   176    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   177      Spi_IsrDmaError(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   178    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   179    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   180    #elif (IRQ_DMA_CHANNEL0_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   181  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   182    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   183    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL0_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   184    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   185  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   186    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   187    #elif (IRQ_DMA_CHANNEL0_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   188    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   189    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   190    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   191  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   192  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   193  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   194  ** Syntax : void DMACH1SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   195  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   196  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   197  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   198  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   199  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   200  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   201  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   202  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   203  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   204  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   205  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   206  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   207  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   208  ** Description : Service for DMA Channel1 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   209  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   210  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   211  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   212  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   213  #if((IRQ_DMA_CHANNEL1_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL1_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   214  #if((IRQ_DMA_CHANNEL1_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL1_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   215  IFX_INTERRUPT(DMACH1SR_ISR, 0, IRQ_DMA_CHANNEL1_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   216  #elif IRQ_DMA_CHANNEL1_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   217  ISR(DMACH1SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   218  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   219  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   220    #if ((IRQ_DMA_CHANNEL1_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   221             (IRQ_DMA_CHANNEL1_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   222    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   223    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   224    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   225    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   226  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   227    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   228    #if (IRQ_DMA_CHANNEL1_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   229  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   230    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   231    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   232    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   233      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   234    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   235    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   236    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   237      Spi_IsrDmaError(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   238    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   239    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   240    #elif (IRQ_DMA_CHANNEL1_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   241  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   242    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   243    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   244    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   245      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   246    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   247    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   248    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   249      Spi_IsrDmaError(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   250    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   251    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   252    #elif (IRQ_DMA_CHANNEL1_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   253  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   254    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   255    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL1_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   256    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   257  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   258    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   259    #elif (IRQ_DMA_CHANNEL1_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   260    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   261    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   262    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   263  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   264  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   265  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   266  ** Syntax : void DMACH2SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   267  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   268  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   269  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   270  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   271  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   272  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   273  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   274  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   275  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   276  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   277  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   278  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   279  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   280  ** Description : Service for DMA Channel2 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   281  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   282  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   283  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   284  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   285  #if((IRQ_DMA_CHANNEL2_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL2_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   286  #if((IRQ_DMA_CHANNEL2_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL2_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   287  IFX_INTERRUPT(DMACH2SR_ISR, 0, IRQ_DMA_CHANNEL2_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   288  #elif IRQ_DMA_CHANNEL2_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   289  ISR(DMACH2SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   290  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   291  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   292    #if ((IRQ_DMA_CHANNEL2_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   293             (IRQ_DMA_CHANNEL2_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   294    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   295    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   296    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   297    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   298  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   299    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   300    #if (IRQ_DMA_CHANNEL2_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   301  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   302    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   303    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   304    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   305      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   306    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   307    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   308    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   309      Spi_IsrDmaError(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   310    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   311    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   312    #elif (IRQ_DMA_CHANNEL2_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   313  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   314    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   315    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   316    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   317      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   318    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   319    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   320    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   321      Spi_IsrDmaError(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   322    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   323    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   324    #elif (IRQ_DMA_CHANNEL2_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   325  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   326    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   327    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL2_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   328    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   329  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   330    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   331    #elif (IRQ_DMA_CHANNEL2_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   332    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   333    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   334    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   335  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   336  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   337  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   338  ** Syntax : void DMACH3SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   339  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   340  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   341  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   342  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   343  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   344  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   345  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   346  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   347  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   348  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   349  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   350  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   351  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   352  ** Description : Service for DMA Channel3 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   353  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   354  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   355  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   356  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   357  #if((IRQ_DMA_CHANNEL3_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL3_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   358  #if((IRQ_DMA_CHANNEL3_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL3_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   359  IFX_INTERRUPT(DMACH3SR_ISR, 0, IRQ_DMA_CHANNEL3_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   360  #elif IRQ_DMA_CHANNEL3_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   361  ISR(DMACH3SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   362  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   363  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   364    #if ((IRQ_DMA_CHANNEL3_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   365             (IRQ_DMA_CHANNEL3_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   366    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   367    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   368    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   369    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   370  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   371    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   372    #if (IRQ_DMA_CHANNEL3_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   373  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   374    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   375    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   376    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   377      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   378    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   379    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   380    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   381      Spi_IsrDmaError(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   382    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   383    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   384    #elif (IRQ_DMA_CHANNEL3_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   385  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   386    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   387    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   388    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   389      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   390    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   391    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   392    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   393      Spi_IsrDmaError(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   394    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   395    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   396    #elif (IRQ_DMA_CHANNEL3_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   397  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   398    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   399    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL3_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   400    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   401  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   402    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   403    #elif (IRQ_DMA_CHANNEL3_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   404    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   405    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   406    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   407  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   408  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   409  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   410  ** Syntax : void DMACH4SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   411  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   412  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   413  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   414  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   415  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   416  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   417  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   418  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   419  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   420  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   421  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   422  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   423  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   424  ** Description : Service for DMA Channel4 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   425  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   426  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   427  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   428  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   429  #if((IRQ_DMA_CHANNEL4_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL4_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   430  #if((IRQ_DMA_CHANNEL4_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL4_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   431  IFX_INTERRUPT(DMACH4SR_ISR, 0, IRQ_DMA_CHANNEL4_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   432  #elif IRQ_DMA_CHANNEL4_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   433  ISR(DMACH4SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   434  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   435  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   436    #if ((IRQ_DMA_CHANNEL4_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   437             (IRQ_DMA_CHANNEL4_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   438    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   439    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   440    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   441    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   442  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   443    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   444    #if (IRQ_DMA_CHANNEL4_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   445  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   446    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   447    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   448    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   449      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   450    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   451    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   452    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   453      Spi_IsrDmaError(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   454    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   455    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   456    #elif (IRQ_DMA_CHANNEL4_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   457  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   458    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   459    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   460    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   461      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   462    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   463    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   464    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   465      Spi_IsrDmaError(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   466    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   467    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   468    #elif (IRQ_DMA_CHANNEL4_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   469  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   470    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   471    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL4_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   472    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   473  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   474    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   475    #elif (IRQ_DMA_CHANNEL4_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   476    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   477    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   478    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   479  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   480  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   481  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   482  ** Syntax : void DMACH5SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   483  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   484  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   485  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   486  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   487  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   488  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   489  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   490  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   491  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   492  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   493  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   494  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   495  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   496  ** Description : Service for DMA Channel5 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   497  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   498  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   499  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   500  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   501  #if((IRQ_DMA_CHANNEL5_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL5_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   502  #if((IRQ_DMA_CHANNEL5_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL5_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   503  IFX_INTERRUPT(DMACH5SR_ISR, 0, IRQ_DMA_CHANNEL5_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   504  #elif IRQ_DMA_CHANNEL5_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   505  ISR(DMACH5SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   506  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   507  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   508    #if ((IRQ_DMA_CHANNEL5_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   509             (IRQ_DMA_CHANNEL5_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   510    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   511    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   512    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   513    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   514  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   515    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   516    #if (IRQ_DMA_CHANNEL5_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   517  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   518    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   519    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   520    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   521      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   522    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   523    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   524    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   525      Spi_IsrDmaError(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   526    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   527    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   528    #elif (IRQ_DMA_CHANNEL5_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   529  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   530    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   531    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   532    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   533      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   534    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   535    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   536    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   537      Spi_IsrDmaError(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   538    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   539    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   540    #elif (IRQ_DMA_CHANNEL5_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   541  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   542    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   543    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL5_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   544    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   545  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   546    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   547    #elif (IRQ_DMA_CHANNEL5_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   548    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   549    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   550    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   551  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   552  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   553  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   554  ** Syntax : void DMACH6SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   555  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   556  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   557  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   558  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   559  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   560  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   561  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   562  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   563  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   564  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   565  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   566  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   567  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   568  ** Description : Service for DMA Channel6 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   569  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   570  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   571  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   572  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   573  #if((IRQ_DMA_CHANNEL6_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL6_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   574  #if((IRQ_DMA_CHANNEL6_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL6_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   575  IFX_INTERRUPT(DMACH6SR_ISR, 0, IRQ_DMA_CHANNEL6_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   576  #elif IRQ_DMA_CHANNEL6_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   577  ISR(DMACH6SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   578  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   579  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   580    #if ((IRQ_DMA_CHANNEL6_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   581             (IRQ_DMA_CHANNEL6_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   582    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   583    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   584    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   585    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   586  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   587    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   588    #if (IRQ_DMA_CHANNEL6_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   589  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   590    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   591    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   592    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   593      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   594    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   595    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   596    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   597      Spi_IsrDmaError(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   598    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   599    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   600    #elif (IRQ_DMA_CHANNEL6_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   601  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   602    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   603    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   604    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   605      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   606    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   607    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   608    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   609      Spi_IsrDmaError(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   610    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   611    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   612    #elif (IRQ_DMA_CHANNEL6_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   613  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   614    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   615    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL6_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   616    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   617  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   618    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   619    #elif (IRQ_DMA_CHANNEL6_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   620    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   621    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   622    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   623  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   624  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   625  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   626  ** Syntax : void DMACH7SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   627  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   628  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   629  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   630  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   631  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   632  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   633  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   634  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   635  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   636  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   637  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   638  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   639  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   640  ** Description : Service for DMA Channel7 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   641  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   642  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   643  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   644  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   645  #if((IRQ_DMA_CHANNEL7_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL7_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   646  #if((IRQ_DMA_CHANNEL7_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL7_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   647  IFX_INTERRUPT(DMACH7SR_ISR, 0, IRQ_DMA_CHANNEL7_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   648  #elif IRQ_DMA_CHANNEL7_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   649  ISR(DMACH7SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   650  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   651  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   652    #if ((IRQ_DMA_CHANNEL7_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   653             (IRQ_DMA_CHANNEL7_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   654    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   655    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   656    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   657    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   658  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   659    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   660    #if (IRQ_DMA_CHANNEL7_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   661  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   662    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   663    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   664    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   665      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   666    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   667    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   668    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   669      Spi_IsrDmaError(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   670    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   671    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   672    #elif (IRQ_DMA_CHANNEL7_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   673  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   674    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   675    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   676    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   677      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   678    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   679    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   680    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   681      Spi_IsrDmaError(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   682    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   683    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   684    #elif (IRQ_DMA_CHANNEL7_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   685  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   686    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   687    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL7_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   688    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   689  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   690    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   691    #elif (IRQ_DMA_CHANNEL7_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   692    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   693    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   694    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   695  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   696  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   697  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   698  ** Syntax : void DMACH8SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   699  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   700  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   701  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   702  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   703  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   704  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   705  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   706  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   707  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   708  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   709  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   710  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   711  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   712  ** Description : Service for DMA Channel8 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   713  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   714  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   715  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   716  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   717  #if((IRQ_DMA_CHANNEL8_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL8_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   718  #if((IRQ_DMA_CHANNEL8_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL8_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   719  IFX_INTERRUPT(DMACH8SR_ISR, 0, IRQ_DMA_CHANNEL8_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   720  #elif IRQ_DMA_CHANNEL8_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   721  ISR(DMACH8SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   722  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   723  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   724    #if ((IRQ_DMA_CHANNEL8_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   725             (IRQ_DMA_CHANNEL8_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   726    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   727    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   728    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   729    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   730  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   731    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   732    #if (IRQ_DMA_CHANNEL8_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   733  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   734    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   735    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   736    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   737      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   738    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   739    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   740    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   741      Spi_IsrDmaError(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   742    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   743    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   744    #elif (IRQ_DMA_CHANNEL8_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   745  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   746    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   747    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   748    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   749      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   750    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   751    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   752    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   753      Spi_IsrDmaError(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   754    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   755    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   756    #elif (IRQ_DMA_CHANNEL8_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   757  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   758    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   759    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL8_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   760    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   761  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   762    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   763    #elif (IRQ_DMA_CHANNEL8_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   764    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   765    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   766    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   767  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   768  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   769  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   770  ** Syntax : void DMACH9SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   771  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   772  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   773  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   774  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   775  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   776  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   777  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   778  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   779  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   780  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   781  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   782  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   783  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   784  ** Description : Service for DMA Channel9 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   785  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   786  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   787  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   788  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   789  #if((IRQ_DMA_CHANNEL9_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL9_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   790  #if((IRQ_DMA_CHANNEL9_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL9_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   791  IFX_INTERRUPT(DMACH9SR_ISR, 0, IRQ_DMA_CHANNEL9_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   792  #elif IRQ_DMA_CHANNEL9_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   793  ISR(DMACH9SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   794  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   795  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   796    #if ((IRQ_DMA_CHANNEL9_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   797             (IRQ_DMA_CHANNEL9_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   798    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   799    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   800    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   801    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   802  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   803    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   804    #if (IRQ_DMA_CHANNEL9_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   805  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   806    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   807    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   808    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   809      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   810    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   811    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   812    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   813      Spi_IsrDmaError(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   814    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   815    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   816    #elif (IRQ_DMA_CHANNEL9_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   817  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   818    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   819    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   820    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   821      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   822    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   823    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   824    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   825      Spi_IsrDmaError(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   826    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   827    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   828    #elif (IRQ_DMA_CHANNEL9_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   829  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   830    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   831    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL9_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   832    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   833  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   834    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   835    #elif (IRQ_DMA_CHANNEL9_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   836    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   837    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   838    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   839  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   840  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   841  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   842  ** Syntax : void DMACH10SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   843  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   844  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   845  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   846  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   847  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   848  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   849  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   850  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   851  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   852  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   853  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   854  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   855  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   856  ** Description : Service for DMA Channel10 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   857  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   858  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   859  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   860  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   861  #if((IRQ_DMA_CHANNEL10_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL10_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   862  #if((IRQ_DMA_CHANNEL10_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL10_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   863  IFX_INTERRUPT(DMACH10SR_ISR, 0, IRQ_DMA_CHANNEL10_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   864  #elif IRQ_DMA_CHANNEL10_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   865  ISR(DMACH10SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   866  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   867  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   868    #if ((IRQ_DMA_CHANNEL10_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   869             (IRQ_DMA_CHANNEL10_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   870    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   871    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   872    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   873    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   874  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   875    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   876    #if (IRQ_DMA_CHANNEL10_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   877  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   878    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   879    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   880    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   881      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   882    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   883    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   884    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   885      Spi_IsrDmaError(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   886    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   887    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   888    #elif (IRQ_DMA_CHANNEL10_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   889  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   890    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   891    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   892    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   893      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   894    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   895    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   896    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   897      Spi_IsrDmaError(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   898    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   899    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   900    #elif (IRQ_DMA_CHANNEL10_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   901  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   902    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   903    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL10_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   904    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   905  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   906    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   907    #elif (IRQ_DMA_CHANNEL10_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   908    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   909    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   910    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   911  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   912  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   913  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   914  ** Syntax : void DMACH11SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   915  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   916  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   917  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   918  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   919  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   920  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   921  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   922  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   923  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   924  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   925  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   926  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   927  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   928  ** Description : Service for DMA Channel11 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   929  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   930  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   931  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   932  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   933  #if((IRQ_DMA_CHANNEL11_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL11_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   934  #if((IRQ_DMA_CHANNEL11_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL11_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   935  IFX_INTERRUPT(DMACH11SR_ISR, 0, IRQ_DMA_CHANNEL11_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   936  #elif IRQ_DMA_CHANNEL11_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   937  ISR(DMACH11SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   938  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   939  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   940    #if ((IRQ_DMA_CHANNEL11_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   941             (IRQ_DMA_CHANNEL11_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   942    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   943    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   944    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   945    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   946  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   947    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   948    #if (IRQ_DMA_CHANNEL11_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   949  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   950    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   951    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   952    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   953      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   954    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   955    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   956    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   957      Spi_IsrDmaError(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   958    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   959    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   960    #elif (IRQ_DMA_CHANNEL11_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   961  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   962    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   963    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   964    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   965      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   966    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   967    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   968    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   969      Spi_IsrDmaError(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   970    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   971    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   972    #elif (IRQ_DMA_CHANNEL11_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   973  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   974    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   975    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL11_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   976    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   977  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   978    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   979    #elif (IRQ_DMA_CHANNEL11_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   980    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   981    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   982    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   983  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   984  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   985  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   986  ** Syntax : void DMACH12SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   987  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   988  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   989  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   990  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   991  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   992  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   993  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   994  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   995  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   996  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   997  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   998  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	   999  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1000  ** Description : Service for DMA Channel12 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1001  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1002  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1003  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1004  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1005  #if((IRQ_DMA_CHANNEL12_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL12_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1006  #if((IRQ_DMA_CHANNEL12_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL12_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1007  IFX_INTERRUPT(DMACH12SR_ISR, 0, IRQ_DMA_CHANNEL12_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1008  #elif IRQ_DMA_CHANNEL12_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1009  ISR(DMACH12SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1010  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1011  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1012    #if ((IRQ_DMA_CHANNEL12_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1013             (IRQ_DMA_CHANNEL12_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1014    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1015    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1016    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1017    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1018  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1019    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1020    #if (IRQ_DMA_CHANNEL12_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1021  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1022    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1023    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1024    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1025      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1026    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1027    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1028    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1029      Spi_IsrDmaError(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1030    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1031    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1032    #elif (IRQ_DMA_CHANNEL12_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1033  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1034    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1035    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1036    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1037      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1038    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1039    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1040    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1041      Spi_IsrDmaError(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1042    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1043    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1044    #elif (IRQ_DMA_CHANNEL12_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1045  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1046    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1047    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL12_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1048    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1049  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1050    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1051    #elif (IRQ_DMA_CHANNEL12_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1052    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1053    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1054    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1055  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1056  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1057  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1058  ** Syntax : void DMACH13SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1059  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1060  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1061  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1062  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1063  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1064  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1065  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1066  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1067  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1068  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1069  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1070  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1071  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1072  ** Description : Service for DMA Channel13 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1073  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1074  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1075  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1076  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1077  #if((IRQ_DMA_CHANNEL13_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL13_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1078  #if((IRQ_DMA_CHANNEL13_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL13_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1079  IFX_INTERRUPT(DMACH13SR_ISR, 0, IRQ_DMA_CHANNEL13_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1080  #elif IRQ_DMA_CHANNEL13_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1081  ISR(DMACH13SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1082  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1083  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1084    #if ((IRQ_DMA_CHANNEL13_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1085             (IRQ_DMA_CHANNEL13_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1086    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1087    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1088    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1089    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1090  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1091    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1092    #if (IRQ_DMA_CHANNEL13_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1093  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1094    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1095    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1096    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1097      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1098    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1099    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1100    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1101      Spi_IsrDmaError(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1102    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1103    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1104    #elif (IRQ_DMA_CHANNEL13_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1105  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1106    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1107    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1108    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1109      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1110    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1111    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1112    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1113      Spi_IsrDmaError(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1114    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1115    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1116    #elif (IRQ_DMA_CHANNEL13_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1117  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1118    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1119    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL13_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1120    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1121  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1122    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1123    #elif (IRQ_DMA_CHANNEL13_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1124    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1125    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1126    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1127  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1128  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1129  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1130  ** Syntax : void DMACH14SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1131  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1132  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1133  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1134  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1135  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1136  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1137  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1138  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1139  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1140  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1141  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1142  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1143  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1144  ** Description : Service for DMA Channel14 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1145  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1146  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1147  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1148  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1149  #if((IRQ_DMA_CHANNEL14_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL14_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1150  #if((IRQ_DMA_CHANNEL14_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL14_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1151  IFX_INTERRUPT(DMACH14SR_ISR, 0, IRQ_DMA_CHANNEL14_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1152  #elif IRQ_DMA_CHANNEL14_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1153  ISR(DMACH14SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1154  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1155  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1156    #if ((IRQ_DMA_CHANNEL14_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1157             (IRQ_DMA_CHANNEL14_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1158    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1159    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1160    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1161    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1162  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1163    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1164    #if (IRQ_DMA_CHANNEL14_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1165  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1166    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1167    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1168    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1169      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1170    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1171    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1172    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1173      Spi_IsrDmaError(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1174    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1175    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1176    #elif (IRQ_DMA_CHANNEL14_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1177  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1178    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1179    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1180    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1181      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1182    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1183    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1184    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1185      Spi_IsrDmaError(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1186    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1187    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1188    #elif (IRQ_DMA_CHANNEL14_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1189  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1190    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1191    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL14_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1192    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1193  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1194    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1195    #elif (IRQ_DMA_CHANNEL14_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1196    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1197    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1198    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1199  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1200  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1201  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1202  ** Syntax : void DMACH15SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1203  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1204  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1205  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1206  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1207  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1208  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1209  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1210  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1211  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1212  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1213  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1214  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1215  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1216  ** Description : Service for DMA Channel15 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1217  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1218  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1219  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1220  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1221  #if((IRQ_DMA_CHANNEL15_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL15_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1222  #if((IRQ_DMA_CHANNEL15_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL15_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1223  IFX_INTERRUPT(DMACH15SR_ISR, 0, IRQ_DMA_CHANNEL15_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1224  #elif IRQ_DMA_CHANNEL15_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1225  ISR(DMACH15SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1226  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1227  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1228    #if ((IRQ_DMA_CHANNEL15_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1229             (IRQ_DMA_CHANNEL15_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1230    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1231    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1232    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1233    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1234  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1235    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1236    #if (IRQ_DMA_CHANNEL15_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1237  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1238    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1239    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1240    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1241      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1242    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1243    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1244    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1245      Spi_IsrDmaError(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1246    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1247    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1248    #elif (IRQ_DMA_CHANNEL15_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1249  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1250    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1251    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1252    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1253      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1254    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1255    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1256    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1257      Spi_IsrDmaError(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1258    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1259    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1260    #elif (IRQ_DMA_CHANNEL15_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1261  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1262    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1263    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL15_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1264    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1265  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1266    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1267    #elif (IRQ_DMA_CHANNEL15_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1268    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1269    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1270    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1271  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1272  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1273  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1274  ** Syntax : void DMACH16SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1275  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1276  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1277  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1278  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1279  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1280  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1281  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1282  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1283  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1284  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1285  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1286  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1287  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1288  ** Description : Service for DMA Channel16 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1289  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1290  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1291  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1292  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1293  #if((IRQ_DMA_CHANNEL16_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL16_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1294  #if((IRQ_DMA_CHANNEL16_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL16_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1295  IFX_INTERRUPT(DMACH16SR_ISR, 0, IRQ_DMA_CHANNEL16_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1296  #elif IRQ_DMA_CHANNEL16_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1297  ISR(DMACH16SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1298  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1299  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1300    #if ((IRQ_DMA_CHANNEL16_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1301             (IRQ_DMA_CHANNEL16_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1302    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1303    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1304    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1305    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1306  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1307    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1308    #if (IRQ_DMA_CHANNEL16_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1309  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1310    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1311    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1312    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1313      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1314    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1315    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1316    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1317      Spi_IsrDmaError(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1318    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1319    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1320    #elif (IRQ_DMA_CHANNEL16_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1321  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1322    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1323    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1324    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1325      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1326    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1327    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1328    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1329      Spi_IsrDmaError(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1330    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1331    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1332    #elif (IRQ_DMA_CHANNEL16_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1333  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1334    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1335    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL16_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1336    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1337  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1338    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1339    #elif (IRQ_DMA_CHANNEL16_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1340    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1341    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1342    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1343  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1344  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1345  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1346  ** Syntax : void DMACH17SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1347  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1348  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1349  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1350  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1351  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1352  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1353  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1354  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1355  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1356  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1357  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1358  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1359  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1360  ** Description : Service for DMA Channel17 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1361  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1362  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1363  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1364  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1365  #if((IRQ_DMA_CHANNEL17_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL17_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1366  #if((IRQ_DMA_CHANNEL17_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL17_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1367  IFX_INTERRUPT(DMACH17SR_ISR, 0, IRQ_DMA_CHANNEL17_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1368  #elif IRQ_DMA_CHANNEL17_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1369  ISR(DMACH17SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1370  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1371  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1372    #if ((IRQ_DMA_CHANNEL17_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1373             (IRQ_DMA_CHANNEL17_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1374    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1375    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1376    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1377    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1378  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1379    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1380    #if (IRQ_DMA_CHANNEL17_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1381  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1382    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1383    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1384    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1385      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1386    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1387    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1388    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1389      Spi_IsrDmaError(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1390    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1391    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1392    #elif (IRQ_DMA_CHANNEL17_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1393  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1394    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1395    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1396    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1397      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1398    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1399    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1400    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1401      Spi_IsrDmaError(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1402    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1403    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1404    #elif (IRQ_DMA_CHANNEL17_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1405  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1406    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1407    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL17_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1408    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1409  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1410    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1411    #elif (IRQ_DMA_CHANNEL17_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1412    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1413    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1414    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1415  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1416  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1417  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1418  ** Syntax : void DMACH18SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1419  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1420  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1421  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1422  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1423  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1424  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1425  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1426  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1427  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1428  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1429  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1430  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1431  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1432  ** Description : Service for DMA Channel18 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1433  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1434  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1435  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1436  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1437  #if((IRQ_DMA_CHANNEL18_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL18_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1438  #if((IRQ_DMA_CHANNEL18_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL18_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1439  IFX_INTERRUPT(DMACH18SR_ISR, 0, IRQ_DMA_CHANNEL18_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1440  #elif IRQ_DMA_CHANNEL18_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1441  ISR(DMACH18SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1442  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1443  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1444    #if ((IRQ_DMA_CHANNEL18_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1445             (IRQ_DMA_CHANNEL18_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1446    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1447    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1448    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1449    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1450  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1451    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1452    #if (IRQ_DMA_CHANNEL18_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1453  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1454    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1455    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1456    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1457      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1458    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1459    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1460    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1461      Spi_IsrDmaError(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1462    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1463    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1464    #elif (IRQ_DMA_CHANNEL18_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1465  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1466    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1467    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1468    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1469      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1470    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1471    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1472    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1473      Spi_IsrDmaError(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1474    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1475    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1476    #elif (IRQ_DMA_CHANNEL18_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1477  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1478    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1479    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL18_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1480    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1481  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1482    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1483    #elif (IRQ_DMA_CHANNEL18_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1484    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1485    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1486    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1487  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1488  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1489  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1490  ** Syntax : void DMACH19SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1491  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1492  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1493  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1494  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1495  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1496  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1497  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1498  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1499  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1500  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1501  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1502  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1503  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1504  ** Description : Service for DMA Channel19 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1505  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1506  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1507  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1508  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1509  #if((IRQ_DMA_CHANNEL19_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL19_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1510  #if((IRQ_DMA_CHANNEL19_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL19_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1511  IFX_INTERRUPT(DMACH19SR_ISR, 0, IRQ_DMA_CHANNEL19_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1512  #elif IRQ_DMA_CHANNEL19_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1513  ISR(DMACH19SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1514  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1515  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1516    #if ((IRQ_DMA_CHANNEL19_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1517             (IRQ_DMA_CHANNEL19_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1518    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1519    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1520    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1521    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1522  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1523    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1524    #if (IRQ_DMA_CHANNEL19_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1525  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1526    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1527    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1528    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1529      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1530    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1531    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1532    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1533      Spi_IsrDmaError(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1534    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1535    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1536    #elif (IRQ_DMA_CHANNEL19_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1537  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1538    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1539    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1540    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1541      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1542    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1543    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1544    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1545      Spi_IsrDmaError(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1546    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1547    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1548    #elif (IRQ_DMA_CHANNEL19_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1549  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1550    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1551    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL19_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1552    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1553  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1554    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1555    #elif (IRQ_DMA_CHANNEL19_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1556    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1557    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1558    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1559  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1560  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1561  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1562  ** Syntax : void DMACH20SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1563  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1564  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1565  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1566  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1567  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1568  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1569  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1570  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1571  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1572  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1573  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1574  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1575  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1576  ** Description : Service for DMA Channel20 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1577  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1578  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1579  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1580  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1581  #if((IRQ_DMA_CHANNEL20_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL20_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1582  #if((IRQ_DMA_CHANNEL20_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL20_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1583  IFX_INTERRUPT(DMACH20SR_ISR, 0, IRQ_DMA_CHANNEL20_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1584  #elif IRQ_DMA_CHANNEL20_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1585  ISR(DMACH20SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1586  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1587  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1588    #if ((IRQ_DMA_CHANNEL20_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1589             (IRQ_DMA_CHANNEL20_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1590    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1591    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1592    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1593    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1594  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1595    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1596    #if (IRQ_DMA_CHANNEL20_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1597  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1598    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1599    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1600    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1601      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1602    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1603    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1604    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1605      Spi_IsrDmaError(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1606    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1607    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1608    #elif (IRQ_DMA_CHANNEL20_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1609  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1610    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1611    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1612    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1613      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1614    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1615    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1616    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1617      Spi_IsrDmaError(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1618    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1619    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1620    #elif (IRQ_DMA_CHANNEL20_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1621  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1622    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1623    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL20_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1624    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1625  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1626    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1627    #elif (IRQ_DMA_CHANNEL20_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1628    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1629    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1630    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1631  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1632  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1633  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1634  ** Syntax : void DMACH21SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1635  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1636  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1637  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1638  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1639  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1640  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1641  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1642  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1643  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1644  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1645  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1646  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1647  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1648  ** Description : Service for DMA Channel21 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1649  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1650  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1651  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1652  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1653  #if((IRQ_DMA_CHANNEL21_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL21_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1654  #if((IRQ_DMA_CHANNEL21_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL21_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1655  IFX_INTERRUPT(DMACH21SR_ISR, 0, IRQ_DMA_CHANNEL21_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1656  #elif IRQ_DMA_CHANNEL21_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1657  ISR(DMACH21SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1658  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1659  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1660    #if ((IRQ_DMA_CHANNEL21_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1661             (IRQ_DMA_CHANNEL21_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1662    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1663    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1664    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1665    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1666  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1667    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1668    #if (IRQ_DMA_CHANNEL21_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1669  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1670    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1671    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1672    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1673      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1674    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1675    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1676    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1677      Spi_IsrDmaError(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1678    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1679    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1680    #elif (IRQ_DMA_CHANNEL21_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1681  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1682    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1683    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1684    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1685      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1686    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1687    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1688    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1689      Spi_IsrDmaError(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1690    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1691    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1692    #elif (IRQ_DMA_CHANNEL21_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1693  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1694    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1695    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL21_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1696    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1697  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1698    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1699    #elif (IRQ_DMA_CHANNEL21_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1700    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1701    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1702    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1703  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1704  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1705  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1706  ** Syntax : void DMACH22SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1707  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1708  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1709  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1710  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1711  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1712  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1713  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1714  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1715  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1716  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1717  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1718  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1719  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1720  ** Description : Service for DMA Channel22 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1721  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1722  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1723  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1724  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1725  #if((IRQ_DMA_CHANNEL22_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL22_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1726  #if((IRQ_DMA_CHANNEL22_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL22_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1727  IFX_INTERRUPT(DMACH22SR_ISR, 0, IRQ_DMA_CHANNEL22_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1728  #elif IRQ_DMA_CHANNEL22_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1729  ISR(DMACH22SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1730  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1731  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1732    #if ((IRQ_DMA_CHANNEL22_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1733             (IRQ_DMA_CHANNEL22_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1734    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1735    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1736    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1737    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1738  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1739    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1740    #if (IRQ_DMA_CHANNEL22_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1741  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1742    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1743    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1744    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1745      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1746    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1747    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1748    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1749      Spi_IsrDmaError(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1750    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1751    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1752    #elif (IRQ_DMA_CHANNEL22_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1753  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1754    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1755    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1756    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1757      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1758    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1759    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1760    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1761      Spi_IsrDmaError(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1762    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1763    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1764    #elif (IRQ_DMA_CHANNEL22_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1765  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1766    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1767    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL22_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1768    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1769  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1770    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1771    #elif (IRQ_DMA_CHANNEL22_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1772    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1773    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1774    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1775  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1776  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1777  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1778  ** Syntax : void DMACH23SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1779  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1780  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1781  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1782  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1783  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1784  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1785  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1786  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1787  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1788  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1789  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1790  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1791  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1792  ** Description : Service for DMA Channel23 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1793  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1794  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1795  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1796  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1797  #if((IRQ_DMA_CHANNEL23_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL23_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1798  #if((IRQ_DMA_CHANNEL23_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL23_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1799  IFX_INTERRUPT(DMACH23SR_ISR, 0, IRQ_DMA_CHANNEL23_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1800  #elif IRQ_DMA_CHANNEL23_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1801  ISR(DMACH23SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1802  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1803  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1804    #if ((IRQ_DMA_CHANNEL23_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1805             (IRQ_DMA_CHANNEL23_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1806    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1807    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1808    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1809    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1810  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1811    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1812    #if (IRQ_DMA_CHANNEL23_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1813  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1814    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1815    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1816    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1817      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1818    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1819    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1820    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1821      Spi_IsrDmaError(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1822    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1823    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1824    #elif (IRQ_DMA_CHANNEL23_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1825  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1826    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1827    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1828    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1829      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1830    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1831    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1832    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1833      Spi_IsrDmaError(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1834    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1835    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1836    #elif (IRQ_DMA_CHANNEL23_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1837  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1838    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1839    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL23_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1840    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1841  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1842    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1843    #elif (IRQ_DMA_CHANNEL23_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1844    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1845    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1846    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1847  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1848  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1849  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1850  ** Syntax : void DMACH24SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1851  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1852  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1853  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1854  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1855  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1856  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1857  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1858  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1859  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1860  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1861  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1862  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1863  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1864  ** Description : Service for DMA Channel24 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1865  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1866  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1867  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1868  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1869  #if((IRQ_DMA_CHANNEL24_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL24_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1870  #if((IRQ_DMA_CHANNEL24_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL24_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1871  IFX_INTERRUPT(DMACH24SR_ISR, 0, IRQ_DMA_CHANNEL24_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1872  #elif IRQ_DMA_CHANNEL24_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1873  ISR(DMACH24SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1874  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1875  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1876    #if ((IRQ_DMA_CHANNEL24_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1877             (IRQ_DMA_CHANNEL24_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1878    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1879    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1880    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1881    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1882  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1883    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1884    #if (IRQ_DMA_CHANNEL24_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1885  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1886    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1887    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1888    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1889      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1890    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1891    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1892    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1893      Spi_IsrDmaError(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1894    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1895    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1896    #elif (IRQ_DMA_CHANNEL24_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1897  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1898    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1899    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1900    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1901      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1902    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1903    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1904    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1905      Spi_IsrDmaError(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1906    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1907    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1908    #elif (IRQ_DMA_CHANNEL24_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1909  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1910    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1911    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL24_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1912    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1913  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1914    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1915    #elif (IRQ_DMA_CHANNEL24_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1916    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1917    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1918    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1919  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1920  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1921  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1922  ** Syntax : void DMACH25SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1923  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1924  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1925  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1926  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1927  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1928  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1929  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1930  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1931  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1932  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1933  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1934  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1935  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1936  ** Description : Service for DMA Channel25 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1937  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1938  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1939  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1940  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1941  #if((IRQ_DMA_CHANNEL25_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL25_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1942  #if((IRQ_DMA_CHANNEL25_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL25_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1943  IFX_INTERRUPT(DMACH25SR_ISR, 0, IRQ_DMA_CHANNEL25_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1944  #elif IRQ_DMA_CHANNEL25_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1945  ISR(DMACH25SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1946  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1947  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1948    #if ((IRQ_DMA_CHANNEL25_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1949             (IRQ_DMA_CHANNEL25_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1950    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1951    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1952    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1953    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1954  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1955    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1956    #if (IRQ_DMA_CHANNEL25_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1957  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1958    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1959    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1960    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1961      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1962    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1963    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1964    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1965      Spi_IsrDmaError(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1966    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1967    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1968    #elif (IRQ_DMA_CHANNEL25_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1969  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1970    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1971    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1972    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1973      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1974    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1975    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1976    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1977      Spi_IsrDmaError(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1978    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1979    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1980    #elif (IRQ_DMA_CHANNEL25_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1981  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1982    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1983    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL25_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1984    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1985  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1986    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1987    #elif (IRQ_DMA_CHANNEL25_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1988    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1989    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1990    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1991  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1992  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1993  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1994  ** Syntax : void DMACH26SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1995  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1996  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1997  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1998  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  1999  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2000  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2001  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2002  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2003  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2004  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2005  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2006  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2007  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2008  ** Description : Service for DMA Channel26 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2009  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2010  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2011  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2012  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2013  #if((IRQ_DMA_CHANNEL26_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL26_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2014  #if((IRQ_DMA_CHANNEL26_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL26_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2015  IFX_INTERRUPT(DMACH26SR_ISR, 0, IRQ_DMA_CHANNEL26_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2016  #elif IRQ_DMA_CHANNEL26_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2017  ISR(DMACH26SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2018  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2019  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2020    #if ((IRQ_DMA_CHANNEL26_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2021             (IRQ_DMA_CHANNEL26_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2022    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2023    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2024    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2025    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2026  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2027    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2028    #if (IRQ_DMA_CHANNEL26_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2029  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2030    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2031    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2032    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2033      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2034    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2035    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2036    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2037      Spi_IsrDmaError(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2038    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2039    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2040    #elif (IRQ_DMA_CHANNEL26_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2041  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2042    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2043    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2044    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2045      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2046    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2047    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2048    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2049      Spi_IsrDmaError(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2050    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2051    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2052    #elif (IRQ_DMA_CHANNEL26_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2053  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2054    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2055    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL26_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2056    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2057  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2058    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2059    #elif (IRQ_DMA_CHANNEL26_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2060    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2061    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2062    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2063  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2064  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2065  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2066  ** Syntax : void DMACH27SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2067  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2068  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2069  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2070  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2071  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2072  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2073  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2074  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2075  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2076  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2077  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2078  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2079  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2080  ** Description : Service for DMA Channel27 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2081  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2082  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2083  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2084  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2085  #if((IRQ_DMA_CHANNEL27_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL27_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2086  #if((IRQ_DMA_CHANNEL27_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL27_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2087  IFX_INTERRUPT(DMACH27SR_ISR, 0, IRQ_DMA_CHANNEL27_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2088  #elif IRQ_DMA_CHANNEL27_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2089  ISR(DMACH27SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2090  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2091  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2092    #if ((IRQ_DMA_CHANNEL27_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2093             (IRQ_DMA_CHANNEL27_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2094    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2095    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2096    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2097    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2098  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2099    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2100    #if (IRQ_DMA_CHANNEL27_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2101  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2102    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2103    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2104    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2105      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2106    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2107    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2108    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2109      Spi_IsrDmaError(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2110    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2111    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2112    #elif (IRQ_DMA_CHANNEL27_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2113  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2114    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2115    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2116    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2117      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2118    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2119    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2120    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2121      Spi_IsrDmaError(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2122    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2123    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2124    #elif (IRQ_DMA_CHANNEL27_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2125  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2126    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2127    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL27_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2128    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2129  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2130    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2131    #elif (IRQ_DMA_CHANNEL27_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2132    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2133    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2134    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2135  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2136  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2137  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2138  ** Syntax : void DMACH28SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2139  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2140  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2141  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2142  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2143  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2144  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2145  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2146  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2147  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2148  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2149  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2150  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2151  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2152  ** Description : Service for DMA Channel28 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2153  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2154  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2155  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2156  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2157  #if((IRQ_DMA_CHANNEL28_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL28_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2158  #if((IRQ_DMA_CHANNEL28_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL28_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2159  IFX_INTERRUPT(DMACH28SR_ISR, 0, IRQ_DMA_CHANNEL28_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2160  #elif IRQ_DMA_CHANNEL28_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2161  ISR(DMACH28SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2162  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2163  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2164    #if ((IRQ_DMA_CHANNEL28_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2165             (IRQ_DMA_CHANNEL28_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2166    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2167    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2168    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2169    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2170  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2171    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2172    #if (IRQ_DMA_CHANNEL28_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2173  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2174    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2175    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2176    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2177      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2178    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2179    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2180    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2181      Spi_IsrDmaError(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2182    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2183    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2184    #elif (IRQ_DMA_CHANNEL28_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2185  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2186    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2187    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2188    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2189      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2190    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2191    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2192    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2193      Spi_IsrDmaError(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2194    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2195    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2196    #elif (IRQ_DMA_CHANNEL28_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2197  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2198    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2199    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL28_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2200    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2201  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2202    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2203    #elif (IRQ_DMA_CHANNEL28_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2204    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2205    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2206    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2207  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2208  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2209  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2210  ** Syntax : void DMACH29SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2211  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2212  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2213  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2214  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2215  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2216  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2217  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2218  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2219  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2220  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2221  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2222  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2223  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2224  ** Description : Service for DMA Channel29 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2225  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2226  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2227  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2228  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2229  #if((IRQ_DMA_CHANNEL29_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL29_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2230  #if((IRQ_DMA_CHANNEL29_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL29_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2231  IFX_INTERRUPT(DMACH29SR_ISR, 0, IRQ_DMA_CHANNEL29_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2232  #elif IRQ_DMA_CHANNEL29_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2233  ISR(DMACH29SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2234  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2235  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2236    #if ((IRQ_DMA_CHANNEL29_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2237             (IRQ_DMA_CHANNEL29_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2238    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2239    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2240    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2241    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2242  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2243    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2244    #if (IRQ_DMA_CHANNEL29_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2245  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2246    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2247    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2248    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2249      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2250    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2251    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2252    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2253      Spi_IsrDmaError(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2254    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2255    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2256    #elif (IRQ_DMA_CHANNEL29_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2257  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2258    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2259    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2260    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2261      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2262    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2263    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2264    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2265      Spi_IsrDmaError(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2266    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2267    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2268    #elif (IRQ_DMA_CHANNEL29_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2269  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2270    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2271    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL29_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2272    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2273  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2274    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2275    #elif (IRQ_DMA_CHANNEL29_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2276    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2277    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2278    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2279  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2280  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2281  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2282  ** Syntax : void DMACH30SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2283  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2284  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2285  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2286  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2287  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2288  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2289  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2290  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2291  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2292  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2293  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2294  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2295  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2296  ** Description : Service for DMA Channel30 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2297  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2298  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2299  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2300  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2301  #if((IRQ_DMA_CHANNEL30_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL30_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2302  #if((IRQ_DMA_CHANNEL30_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL30_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2303  IFX_INTERRUPT(DMACH30SR_ISR, 0, IRQ_DMA_CHANNEL30_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2304  #elif IRQ_DMA_CHANNEL30_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2305  ISR(DMACH30SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2306  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2307  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2308    #if ((IRQ_DMA_CHANNEL30_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2309             (IRQ_DMA_CHANNEL30_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2310    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2311    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2312    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2313    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2314  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2315    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2316    #if (IRQ_DMA_CHANNEL30_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2317  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2318    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2319    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2320    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2321      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2322    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2323    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2324    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2325      Spi_IsrDmaError(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2326    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2327    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2328    #elif (IRQ_DMA_CHANNEL30_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2329  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2330    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2331    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2332    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2333      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2334    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2335    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2336    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2337      Spi_IsrDmaError(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2338    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2339    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2340    #elif (IRQ_DMA_CHANNEL30_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2341  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2342    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2343    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL30_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2344    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2345  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2346    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2347    #elif (IRQ_DMA_CHANNEL30_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2348    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2349    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2350    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2351  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2352  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2353  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2354  ** Syntax : void DMACH31SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2355  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2356  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2357  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2358  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2359  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2360  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2361  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2362  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2363  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2364  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2365  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2366  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2367  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2368  ** Description : Service for DMA Channel31 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2369  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2370  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2371  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2372  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2373  #if((IRQ_DMA_CHANNEL31_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL31_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2374  #if((IRQ_DMA_CHANNEL31_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL31_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2375  IFX_INTERRUPT(DMACH31SR_ISR, 0, IRQ_DMA_CHANNEL31_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2376  #elif IRQ_DMA_CHANNEL31_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2377  ISR(DMACH31SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2378  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2379  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2380    #if ((IRQ_DMA_CHANNEL31_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2381             (IRQ_DMA_CHANNEL31_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2382    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2383    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2384    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2385    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2386  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2387    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2388    #if (IRQ_DMA_CHANNEL31_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2389  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2390    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2391    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2392    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2393      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2394    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2395    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2396    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2397      Spi_IsrDmaError(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2398    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2399    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2400    #elif (IRQ_DMA_CHANNEL31_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2401  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2402    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2403    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2404    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2405      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2406    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2407    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2408    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2409      Spi_IsrDmaError(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2410    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2411    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2412    #elif (IRQ_DMA_CHANNEL31_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2413  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2414    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2415    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL31_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2416    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2417  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2418    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2419    #elif (IRQ_DMA_CHANNEL31_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2420    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2421    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2422    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2423  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2424  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2425  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2426  ** Syntax : void DMACH32SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2427  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2428  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2429  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2430  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2431  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2432  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2433  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2434  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2435  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2436  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2437  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2438  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2439  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2440  ** Description : Service for DMA Channel32 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2441  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2442  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2443  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2444  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2445  #if((IRQ_DMA_CHANNEL32_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL32_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2446  #if((IRQ_DMA_CHANNEL32_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL32_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2447  IFX_INTERRUPT(DMACH32SR_ISR, 0, IRQ_DMA_CHANNEL32_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2448  #elif IRQ_DMA_CHANNEL32_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2449  ISR(DMACH32SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2450  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2451  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2452    #if ((IRQ_DMA_CHANNEL32_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2453             (IRQ_DMA_CHANNEL32_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2454    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2455    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2456    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2457    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2458  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2459    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2460    #if (IRQ_DMA_CHANNEL32_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2461  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2462    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2463    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2464    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2465      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2466    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2467    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2468    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2469      Spi_IsrDmaError(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2470    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2471    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2472    #elif (IRQ_DMA_CHANNEL32_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2473  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2474    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2475    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2476    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2477      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2478    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2479    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2480    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2481      Spi_IsrDmaError(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2482    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2483    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2484    #elif (IRQ_DMA_CHANNEL32_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2485  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2486    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2487    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL32_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2488    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2489  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2490    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2491    #elif (IRQ_DMA_CHANNEL32_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2492    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2493    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2494    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2495  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2496  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2497  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2498  ** Syntax : void DMACH33SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2499  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2500  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2501  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2502  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2503  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2504  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2505  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2506  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2507  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2508  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2509  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2510  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2511  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2512  ** Description : Service for DMA Channel33 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2513  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2514  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2515  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2516  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2517  #if((IRQ_DMA_CHANNEL33_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL33_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2518  #if((IRQ_DMA_CHANNEL33_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL33_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2519  IFX_INTERRUPT(DMACH33SR_ISR, 0, IRQ_DMA_CHANNEL33_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2520  #elif IRQ_DMA_CHANNEL33_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2521  ISR(DMACH33SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2522  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2523  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2524    #if ((IRQ_DMA_CHANNEL33_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2525             (IRQ_DMA_CHANNEL33_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2526    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2527    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2528    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2529    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2530  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2531    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2532    #if (IRQ_DMA_CHANNEL33_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2533  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2534    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2535    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2536    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2537      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2538    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2539    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2540    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2541      Spi_IsrDmaError(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2542    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2543    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2544    #elif (IRQ_DMA_CHANNEL33_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2545  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2546    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2547    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2548    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2549      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2550    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2551    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2552    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2553      Spi_IsrDmaError(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2554    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2555    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2556    #elif (IRQ_DMA_CHANNEL33_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2557  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2558    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2559    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL33_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2560    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2561  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2562    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2563    #elif (IRQ_DMA_CHANNEL33_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2564    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2565    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2566    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2567  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2568  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2569  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2570  ** Syntax : void DMACH34SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2571  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2572  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2573  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2574  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2575  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2576  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2577  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2578  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2579  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2580  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2581  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2582  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2583  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2584  ** Description : Service for DMA Channel34 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2585  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2586  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2587  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2588  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2589  #if((IRQ_DMA_CHANNEL34_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL34_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2590  #if((IRQ_DMA_CHANNEL34_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL34_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2591  IFX_INTERRUPT(DMACH34SR_ISR, 0, IRQ_DMA_CHANNEL34_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2592  #elif IRQ_DMA_CHANNEL34_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2593  ISR(DMACH34SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2594  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2595  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2596    #if ((IRQ_DMA_CHANNEL34_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2597             (IRQ_DMA_CHANNEL34_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2598    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2599    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2600    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2601    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2602  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2603    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2604    #if (IRQ_DMA_CHANNEL34_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2605  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2606    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2607    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2608    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2609      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2610    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2611    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2612    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2613      Spi_IsrDmaError(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2614    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2615    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2616    #elif (IRQ_DMA_CHANNEL34_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2617  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2618    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2619    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2620    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2621      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2622    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2623    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2624    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2625      Spi_IsrDmaError(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2626    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2627    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2628    #elif (IRQ_DMA_CHANNEL34_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2629  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2630    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2631    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL34_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2632    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2633  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2634    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2635    #elif (IRQ_DMA_CHANNEL34_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2636    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2637    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2638    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2639  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2640  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2641  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2642  ** Syntax : void DMACH35SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2643  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2644  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2645  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2646  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2647  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2648  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2649  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2650  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2651  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2652  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2653  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2654  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2655  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2656  ** Description : Service for DMA Channel35 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2657  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2658  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2659  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2660  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2661  #if((IRQ_DMA_CHANNEL35_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL35_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2662  #if((IRQ_DMA_CHANNEL35_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL35_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2663  IFX_INTERRUPT(DMACH35SR_ISR, 0, IRQ_DMA_CHANNEL35_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2664  #elif IRQ_DMA_CHANNEL35_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2665  ISR(DMACH35SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2666  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2667  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2668    #if ((IRQ_DMA_CHANNEL35_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2669             (IRQ_DMA_CHANNEL35_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2670    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2671    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2672    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2673    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2674  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2675    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2676    #if (IRQ_DMA_CHANNEL35_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2677  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2678    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2679    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2680    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2681      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2682    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2683    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2684    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2685      Spi_IsrDmaError(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2686    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2687    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2688    #elif (IRQ_DMA_CHANNEL35_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2689  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2690    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2691    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2692    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2693      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2694    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2695    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2696    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2697      Spi_IsrDmaError(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2698    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2699    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2700    #elif (IRQ_DMA_CHANNEL35_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2701  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2702    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2703    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL35_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2704    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2705  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2706    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2707    #elif (IRQ_DMA_CHANNEL35_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2708    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2709    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2710    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2711  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2712  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2713  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2714  ** Syntax : void DMACH36SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2715  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2716  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2717  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2718  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2719  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2720  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2721  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2722  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2723  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2724  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2725  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2726  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2727  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2728  ** Description : Service for DMA Channel36 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2729  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2730  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2731  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2732  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2733  #if((IRQ_DMA_CHANNEL36_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL36_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2734  #if((IRQ_DMA_CHANNEL36_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL36_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2735  IFX_INTERRUPT(DMACH36SR_ISR, 0, IRQ_DMA_CHANNEL36_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2736  #elif IRQ_DMA_CHANNEL36_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2737  ISR(DMACH36SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2738  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2739  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2740    #if ((IRQ_DMA_CHANNEL36_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2741             (IRQ_DMA_CHANNEL36_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2742    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2743    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2744    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2745    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2746  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2747    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2748    #if (IRQ_DMA_CHANNEL36_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2749  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2750    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2751    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2752    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2753      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2754    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2755    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2756    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2757      Spi_IsrDmaError(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2758    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2759    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2760    #elif (IRQ_DMA_CHANNEL36_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2761  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2762    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2763    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2764    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2765      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2766    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2767    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2768    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2769      Spi_IsrDmaError(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2770    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2771    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2772    #elif (IRQ_DMA_CHANNEL36_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2773  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2774    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2775    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL36_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2776    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2777  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2778    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2779    #elif (IRQ_DMA_CHANNEL36_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2780    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2781    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2782    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2783  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2784  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2785  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2786  ** Syntax : void DMACH37SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2787  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2788  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2789  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2790  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2791  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2792  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2793  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2794  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2795  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2796  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2797  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2798  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2799  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2800  ** Description : Service for DMA Channel37 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2801  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2802  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2803  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2804  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2805  #if((IRQ_DMA_CHANNEL37_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL37_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2806  #if((IRQ_DMA_CHANNEL37_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL37_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2807  IFX_INTERRUPT(DMACH37SR_ISR, 0, IRQ_DMA_CHANNEL37_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2808  #elif IRQ_DMA_CHANNEL37_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2809  ISR(DMACH37SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2810  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2811  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2812    #if ((IRQ_DMA_CHANNEL37_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2813             (IRQ_DMA_CHANNEL37_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2814    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2815    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2816    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2817    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2818  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2819    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2820    #if (IRQ_DMA_CHANNEL37_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2821  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2822    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2823    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2824    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2825      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2826    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2827    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2828    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2829      Spi_IsrDmaError(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2830    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2831    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2832    #elif (IRQ_DMA_CHANNEL37_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2833  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2834    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2835    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2836    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2837      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2838    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2839    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2840    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2841      Spi_IsrDmaError(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2842    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2843    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2844    #elif (IRQ_DMA_CHANNEL37_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2845  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2846    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2847    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL37_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2848    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2849  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2850    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2851    #elif (IRQ_DMA_CHANNEL37_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2852    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2853    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2854    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2855  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2856  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2857  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2858  ** Syntax : void DMACH38SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2859  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2860  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2861  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2862  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2863  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2864  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2865  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2866  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2867  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2868  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2869  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2870  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2871  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2872  ** Description : Service for DMA Channel38 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2873  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2874  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2875  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2876  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2877  #if((IRQ_DMA_CHANNEL38_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL38_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2878  #if((IRQ_DMA_CHANNEL38_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL38_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2879  IFX_INTERRUPT(DMACH38SR_ISR, 0, IRQ_DMA_CHANNEL38_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2880  #elif IRQ_DMA_CHANNEL38_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2881  ISR(DMACH38SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2882  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2883  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2884    #if ((IRQ_DMA_CHANNEL38_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2885             (IRQ_DMA_CHANNEL38_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2886    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2887    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2888    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2889    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2890  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2891    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2892    #if (IRQ_DMA_CHANNEL38_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2893  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2894    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2895    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2896    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2897      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2898    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2899    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2900    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2901      Spi_IsrDmaError(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2902    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2903    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2904    #elif (IRQ_DMA_CHANNEL38_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2905  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2906    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2907    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2908    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2909      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2910    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2911    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2912    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2913      Spi_IsrDmaError(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2914    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2915    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2916    #elif (IRQ_DMA_CHANNEL38_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2917  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2918    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2919    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL38_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2920    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2921  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2922    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2923    #elif (IRQ_DMA_CHANNEL38_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2924    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2925    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2926    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2927  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2928  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2929  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2930  ** Syntax : void DMACH39SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2931  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2932  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2933  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2934  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2935  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2936  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2937  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2938  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2939  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2940  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2941  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2942  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2943  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2944  ** Description : Service for DMA Channel39 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2945  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2946  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2947  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2948  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2949  #if((IRQ_DMA_CHANNEL39_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL39_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2950  #if((IRQ_DMA_CHANNEL39_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL39_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2951  IFX_INTERRUPT(DMACH39SR_ISR, 0, IRQ_DMA_CHANNEL39_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2952  #elif IRQ_DMA_CHANNEL39_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2953  ISR(DMACH39SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2954  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2955  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2956    #if ((IRQ_DMA_CHANNEL39_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2957             (IRQ_DMA_CHANNEL39_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2958    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2959    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2960    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2961    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2962  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2963    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2964    #if (IRQ_DMA_CHANNEL39_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2965  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2966    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2967    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2968    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2969      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2970    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2971    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2972    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2973      Spi_IsrDmaError(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2974    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2975    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2976    #elif (IRQ_DMA_CHANNEL39_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2977  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2978    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2979    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2980    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2981      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2982    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2983    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2984    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2985      Spi_IsrDmaError(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2986    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2987    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2988    #elif (IRQ_DMA_CHANNEL39_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2989  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2990    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2991    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL39_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2992    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2993  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2994    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2995    #elif (IRQ_DMA_CHANNEL39_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2996    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2997    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2998    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  2999  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3000  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3001  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3002  ** Syntax : void DMACH40SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3003  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3004  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3005  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3006  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3007  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3008  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3009  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3010  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3011  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3012  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3013  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3014  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3015  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3016  ** Description : Service for DMA Channel40 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3017  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3018  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3019  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3020  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3021  #if((IRQ_DMA_CHANNEL40_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL40_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3022  #if((IRQ_DMA_CHANNEL40_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL40_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3023  IFX_INTERRUPT(DMACH40SR_ISR, 0, IRQ_DMA_CHANNEL40_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3024  #elif IRQ_DMA_CHANNEL40_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3025  ISR(DMACH40SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3026  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3027  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3028    #if ((IRQ_DMA_CHANNEL40_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3029             (IRQ_DMA_CHANNEL40_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3030    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3031    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3032    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3033    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3034  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3035    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3036    #if (IRQ_DMA_CHANNEL40_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3037  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3038    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3039    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3040    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3041      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3042    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3043    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3044    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3045      Spi_IsrDmaError(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3046    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3047    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3048    #elif (IRQ_DMA_CHANNEL40_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3049  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3050    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3051    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3052    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3053      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3054    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3055    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3056    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3057      Spi_IsrDmaError(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3058    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3059    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3060    #elif (IRQ_DMA_CHANNEL40_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3061  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3062    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3063    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL40_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3064    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3065  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3066    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3067    #elif (IRQ_DMA_CHANNEL40_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3068    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3069    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3070    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3071  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3072  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3073  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3074  ** Syntax : void DMACH41SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3075  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3076  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3077  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3078  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3079  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3080  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3081  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3082  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3083  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3084  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3085  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3086  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3087  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3088  ** Description : Service for DMA Channel41 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3089  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3090  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3091  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3092  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3093  #if((IRQ_DMA_CHANNEL41_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL41_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3094  #if((IRQ_DMA_CHANNEL41_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL41_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3095  IFX_INTERRUPT(DMACH41SR_ISR, 0, IRQ_DMA_CHANNEL41_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3096  #elif IRQ_DMA_CHANNEL41_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3097  ISR(DMACH41SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3098  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3099  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3100    #if ((IRQ_DMA_CHANNEL41_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3101             (IRQ_DMA_CHANNEL41_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3102    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3103    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3104    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3105    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3106  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3107    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3108    #if (IRQ_DMA_CHANNEL41_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3109  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3110    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3111    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3112    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3113      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3114    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3115    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3116    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3117      Spi_IsrDmaError(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3118    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3119    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3120    #elif (IRQ_DMA_CHANNEL41_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3121  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3122    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3123    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3124    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3125      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3126    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3127    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3128    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3129      Spi_IsrDmaError(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3130    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3131    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3132    #elif (IRQ_DMA_CHANNEL41_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3133  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3134    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3135    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL41_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3136    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3137  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3138    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3139    #elif (IRQ_DMA_CHANNEL41_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3140    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3141    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3142    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3143  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3144  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3145  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3146  ** Syntax : void DMACH42SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3147  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3148  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3149  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3150  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3151  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3152  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3153  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3154  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3155  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3156  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3157  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3158  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3159  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3160  ** Description : Service for DMA Channel42 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3161  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3162  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3163  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3164  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3165  #if((IRQ_DMA_CHANNEL42_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL42_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3166  #if((IRQ_DMA_CHANNEL42_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL42_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3167  IFX_INTERRUPT(DMACH42SR_ISR, 0, IRQ_DMA_CHANNEL42_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3168  #elif IRQ_DMA_CHANNEL42_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3169  ISR(DMACH42SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3170  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3171  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3172    #if ((IRQ_DMA_CHANNEL42_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3173             (IRQ_DMA_CHANNEL42_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3174    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3175    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3176    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3177    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3178  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3179    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3180    #if (IRQ_DMA_CHANNEL42_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3181  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3182    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3183    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3184    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3185      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3186    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3187    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3188    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3189      Spi_IsrDmaError(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3190    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3191    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3192    #elif (IRQ_DMA_CHANNEL42_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3193  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3194    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3195    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3196    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3197      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3198    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3199    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3200    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3201      Spi_IsrDmaError(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3202    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3203    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3204    #elif (IRQ_DMA_CHANNEL42_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3205  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3206    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3207    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL42_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3208    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3209  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3210    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3211    #elif (IRQ_DMA_CHANNEL42_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3212    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3213    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3214    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3215  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3216  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3217  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3218  ** Syntax : void DMACH43SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3219  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3220  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3221  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3222  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3223  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3224  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3225  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3226  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3227  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3228  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3229  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3230  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3231  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3232  ** Description : Service for DMA Channel43 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3233  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3234  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3235  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3236  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3237  #if((IRQ_DMA_CHANNEL43_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL43_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3238  #if((IRQ_DMA_CHANNEL43_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL43_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3239  IFX_INTERRUPT(DMACH43SR_ISR, 0, IRQ_DMA_CHANNEL43_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3240  #elif IRQ_DMA_CHANNEL43_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3241  ISR(DMACH43SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3242  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3243  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3244    #if ((IRQ_DMA_CHANNEL43_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3245             (IRQ_DMA_CHANNEL43_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3246    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3247    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3248    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3249    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3250  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3251    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3252    #if (IRQ_DMA_CHANNEL43_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3253  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3254    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3255    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3256    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3257      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3258    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3259    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3260    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3261      Spi_IsrDmaError(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3262    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3263    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3264    #elif (IRQ_DMA_CHANNEL43_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3265  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3266    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3267    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3268    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3269      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3270    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3271    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3272    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3273      Spi_IsrDmaError(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3274    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3275    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3276    #elif (IRQ_DMA_CHANNEL43_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3277  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3278    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3279    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL43_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3280    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3281  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3282    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3283    #elif (IRQ_DMA_CHANNEL43_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3284    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3285    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3286    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3287  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3288  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3289  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3290  ** Syntax : void DMACH44SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3291  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3292  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3293  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3294  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3295  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3296  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3297  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3298  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3299  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3300  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3301  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3302  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3303  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3304  ** Description : Service for DMA Channel44 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3305  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3306  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3307  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3308  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3309  #if((IRQ_DMA_CHANNEL44_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL44_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3310  #if((IRQ_DMA_CHANNEL44_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL44_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3311  IFX_INTERRUPT(DMACH44SR_ISR, 0, IRQ_DMA_CHANNEL44_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3312  #elif IRQ_DMA_CHANNEL44_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3313  ISR(DMACH44SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3314  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3315  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3316    #if ((IRQ_DMA_CHANNEL44_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3317             (IRQ_DMA_CHANNEL44_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3318    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3319    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3320    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3321    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3322  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3323    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3324    #if (IRQ_DMA_CHANNEL44_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3325  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3326    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3327    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3328    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3329      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3330    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3331    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3332    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3333      Spi_IsrDmaError(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3334    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3335    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3336    #elif (IRQ_DMA_CHANNEL44_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3337  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3338    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3339    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3340    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3341      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3342    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3343    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3344    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3345      Spi_IsrDmaError(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3346    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3347    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3348    #elif (IRQ_DMA_CHANNEL44_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3349  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3350    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3351    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL44_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3352    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3353  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3354    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3355    #elif (IRQ_DMA_CHANNEL44_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3356    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3357    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3358    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3359  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3360  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3361  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3362  ** Syntax : void DMACH45SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3363  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3364  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3365  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3366  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3367  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3368  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3369  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3370  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3371  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3372  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3373  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3374  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3375  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3376  ** Description : Service for DMA Channel45 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3377  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3378  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3379  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3380  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3381  #if((IRQ_DMA_CHANNEL45_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL45_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3382  #if((IRQ_DMA_CHANNEL45_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL45_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3383  IFX_INTERRUPT(DMACH45SR_ISR, 0, IRQ_DMA_CHANNEL45_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3384  #elif IRQ_DMA_CHANNEL45_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3385  ISR(DMACH45SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3386  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3387  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3388    #if ((IRQ_DMA_CHANNEL45_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3389             (IRQ_DMA_CHANNEL45_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3390    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3391    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3392    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3393    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3394  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3395    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3396    #if (IRQ_DMA_CHANNEL45_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3397  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3398    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3399    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3400    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3401      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3402    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3403    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3404    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3405      Spi_IsrDmaError(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3406    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3407    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3408    #elif (IRQ_DMA_CHANNEL45_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3409  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3410    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3411    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3412    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3413      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3414    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3415    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3416    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3417      Spi_IsrDmaError(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3418    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3419    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3420    #elif (IRQ_DMA_CHANNEL45_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3421  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3422    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3423    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL45_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3424    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3425  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3426    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3427    #elif (IRQ_DMA_CHANNEL45_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3428    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3429    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3430    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3431  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3432  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3433  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3434  ** Syntax : void DMACH46SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3435  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3436  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3437  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3438  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3439  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3440  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3441  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3442  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3443  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3444  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3445  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3446  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3447  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3448  ** Description : Service for DMA Channel46 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3449  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3450  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3451  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3452  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3453  #if((IRQ_DMA_CHANNEL46_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL46_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3454  #if((IRQ_DMA_CHANNEL46_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL46_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3455  IFX_INTERRUPT(DMACH46SR_ISR, 0, IRQ_DMA_CHANNEL46_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3456  #elif IRQ_DMA_CHANNEL46_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3457  ISR(DMACH46SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3458  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3459  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3460    #if ((IRQ_DMA_CHANNEL46_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3461             (IRQ_DMA_CHANNEL46_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3462    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3463    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3464    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3465    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3466  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3467    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3468    #if (IRQ_DMA_CHANNEL46_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3469  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3470    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3471    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3472    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3473      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3474    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3475    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3476    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3477      Spi_IsrDmaError(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3478    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3479    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3480    #elif (IRQ_DMA_CHANNEL46_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3481  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3482    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3483    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3484    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3485      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3486    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3487    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3488    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3489      Spi_IsrDmaError(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3490    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3491    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3492    #elif (IRQ_DMA_CHANNEL46_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3493  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3494    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3495    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL46_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3496    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3497  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3498    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3499    #elif (IRQ_DMA_CHANNEL46_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3500    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3501    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3502    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3503  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3504  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3505  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3506  ** Syntax : void DMACH47SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3507  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3508  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3509  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3510  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3511  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3512  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3513  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3514  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3515  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3516  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3517  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3518  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3519  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3520  ** Description : Service for DMA Channel47 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3521  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3522  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3523  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3524  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3525  #if((IRQ_DMA_CHANNEL47_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL47_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3526  #if((IRQ_DMA_CHANNEL47_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL47_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3527  IFX_INTERRUPT(DMACH47SR_ISR, 0, IRQ_DMA_CHANNEL47_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3528  #elif IRQ_DMA_CHANNEL47_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3529  ISR(DMACH47SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3530  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3531  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3532    #if ((IRQ_DMA_CHANNEL47_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3533             (IRQ_DMA_CHANNEL47_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3534    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3535    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3536    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3537    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3538  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3539    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3540    #if (IRQ_DMA_CHANNEL47_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3541  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3542    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3543    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3544    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3545      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3546    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3547    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3548    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3549      Spi_IsrDmaError(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3550    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3551    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3552    #elif (IRQ_DMA_CHANNEL47_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3553  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3554    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3555    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3556    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3557      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3558    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3559    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3560    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3561      Spi_IsrDmaError(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3562    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3563    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3564    #elif (IRQ_DMA_CHANNEL47_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3565  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3566    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3567    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL47_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3568    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3569  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3570    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3571    #elif (IRQ_DMA_CHANNEL47_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3572    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3573    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3574    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3575  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3576  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3577  #endif/*end of IRQ_DMA_CH0TO47_EXIST*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3578  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3579  #if (IRQ_DMA_CH48TO63_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3580  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3581  ** Syntax : void DMACH48SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3582  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3583  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3584  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3585  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3586  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3587  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3588  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3589  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3590  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3591  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3592  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3593  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3594  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3595  ** Description : Service for DMA Channel48 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3596  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3597  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3598  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3599  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3600  #if((IRQ_DMA_CHANNEL48_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL48_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3601  #if((IRQ_DMA_CHANNEL48_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL48_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3602  IFX_INTERRUPT(DMACH48SR_ISR, 0, IRQ_DMA_CHANNEL48_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3603  #elif IRQ_DMA_CHANNEL48_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3604  ISR(DMACH48SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3605  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3606  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3607    #if ((IRQ_DMA_CHANNEL48_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3608             (IRQ_DMA_CHANNEL48_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3609    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3610    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3611    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3612    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3613  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3614    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3615    #if (IRQ_DMA_CHANNEL48_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3616  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3617    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3618    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3619    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3620      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3621    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3622    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3623    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3624      Spi_IsrDmaError(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3625    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3626    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3627    #elif (IRQ_DMA_CHANNEL48_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3628  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3629    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3630    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3631    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3632      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3633    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3634    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3635    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3636      Spi_IsrDmaError(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3637    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3638    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3639    #elif (IRQ_DMA_CHANNEL48_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3640  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3641    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3642    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL48_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3643    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3644  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3645    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3646    #elif (IRQ_DMA_CHANNEL48_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3647    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3648    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3649    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3650  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3651  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3652  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3653  ** Syntax : void DMACH49SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3654  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3655  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3656  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3657  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3658  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3659  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3660  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3661  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3662  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3663  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3664  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3665  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3666  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3667  ** Description : Service for DMA Channel49 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3668  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3669  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3670  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3671  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3672  #if((IRQ_DMA_CHANNEL49_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL49_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3673  #if((IRQ_DMA_CHANNEL49_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL49_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3674  IFX_INTERRUPT(DMACH49SR_ISR, 0, IRQ_DMA_CHANNEL49_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3675  #elif IRQ_DMA_CHANNEL49_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3676  ISR(DMACH49SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3677  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3678  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3679    #if ((IRQ_DMA_CHANNEL49_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3680             (IRQ_DMA_CHANNEL49_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3681    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3682    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3683    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3684    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3685  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3686    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3687    #if (IRQ_DMA_CHANNEL49_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3688  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3689    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3690    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3691    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3692      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3693    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3694    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3695    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3696      Spi_IsrDmaError(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3697    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3698    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3699    #elif (IRQ_DMA_CHANNEL49_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3700  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3701    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3702    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3703    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3704      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3705    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3706    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3707    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3708      Spi_IsrDmaError(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3709    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3710    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3711    #elif (IRQ_DMA_CHANNEL49_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3712  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3713    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3714    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL49_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3715    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3716  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3717    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3718    #elif (IRQ_DMA_CHANNEL49_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3719    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3720    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3721    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3722  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3723  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3724  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3725  ** Syntax : void DMACH50SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3726  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3727  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3728  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3729  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3730  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3731  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3732  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3733  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3734  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3735  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3736  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3737  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3738  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3739  ** Description : Service for DMA Channel50 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3740  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3741  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3742  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3743  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3744  #if((IRQ_DMA_CHANNEL50_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL50_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3745  #if((IRQ_DMA_CHANNEL50_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL50_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3746  IFX_INTERRUPT(DMACH50SR_ISR, 0, IRQ_DMA_CHANNEL50_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3747  #elif IRQ_DMA_CHANNEL50_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3748  ISR(DMACH50SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3749  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3750  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3751    #if ((IRQ_DMA_CHANNEL50_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3752             (IRQ_DMA_CHANNEL50_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3753    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3754    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3755    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3756    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3757  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3758    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3759    #if (IRQ_DMA_CHANNEL50_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3760  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3761    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3762    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3763    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3764      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3765    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3766    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3767    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3768      Spi_IsrDmaError(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3769    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3770    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3771    #elif (IRQ_DMA_CHANNEL50_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3772  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3773    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3774    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3775    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3776      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3777    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3778    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3779    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3780      Spi_IsrDmaError(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3781    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3782    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3783    #elif (IRQ_DMA_CHANNEL50_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3784  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3785    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3786    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL50_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3787    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3788  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3789    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3790    #elif (IRQ_DMA_CHANNEL50_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3791    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3792    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3793    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3794  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3795  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3796  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3797  ** Syntax : void DMACH51SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3798  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3799  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3800  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3801  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3802  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3803  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3804  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3805  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3806  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3807  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3808  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3809  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3810  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3811  ** Description : Service for DMA Channel51 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3812  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3813  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3814  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3815  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3816  #if((IRQ_DMA_CHANNEL51_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL51_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3817  #if((IRQ_DMA_CHANNEL51_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL51_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3818  IFX_INTERRUPT(DMACH51SR_ISR, 0, IRQ_DMA_CHANNEL51_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3819  #elif IRQ_DMA_CHANNEL51_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3820  ISR(DMACH51SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3821  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3822  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3823    #if ((IRQ_DMA_CHANNEL51_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3824             (IRQ_DMA_CHANNEL51_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3825    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3826    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3827    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3828    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3829  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3830    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3831    #if (IRQ_DMA_CHANNEL51_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3832  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3833    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3834    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3835    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3836      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3837    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3838    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3839    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3840      Spi_IsrDmaError(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3841    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3842    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3843    #elif (IRQ_DMA_CHANNEL51_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3844  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3845    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3846    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3847    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3848      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3849    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3850    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3851    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3852      Spi_IsrDmaError(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3853    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3854    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3855    #elif (IRQ_DMA_CHANNEL51_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3856  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3857    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3858    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL51_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3859    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3860  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3861    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3862    #elif (IRQ_DMA_CHANNEL51_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3863    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3864    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3865    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3866  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3867  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3868  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3869  ** Syntax : void DMACH52SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3870  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3871  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3872  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3873  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3874  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3875  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3876  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3877  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3878  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3879  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3880  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3881  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3882  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3883  ** Description : Service for DMA Channel52 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3884  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3885  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3886  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3887  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3888  #if((IRQ_DMA_CHANNEL52_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL52_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3889  #if((IRQ_DMA_CHANNEL52_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL52_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3890  IFX_INTERRUPT(DMACH52SR_ISR, 0, IRQ_DMA_CHANNEL52_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3891  #elif IRQ_DMA_CHANNEL52_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3892  ISR(DMACH52SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3893  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3894  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3895    #if ((IRQ_DMA_CHANNEL52_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3896             (IRQ_DMA_CHANNEL52_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3897    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3898    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3899    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3900    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3901  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3902    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3903    #if (IRQ_DMA_CHANNEL52_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3904  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3905    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3906    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3907    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3908      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3909    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3910    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3911    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3912      Spi_IsrDmaError(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3913    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3914    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3915    #elif (IRQ_DMA_CHANNEL52_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3916  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3917    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3918    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3919    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3920      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3921    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3922    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3923    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3924      Spi_IsrDmaError(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3925    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3926    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3927    #elif (IRQ_DMA_CHANNEL52_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3928  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3929    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3930    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL52_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3931    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3932  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3933    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3934    #elif (IRQ_DMA_CHANNEL52_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3935    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3936    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3937    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3938  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3939  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3940  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3941  ** Syntax : void DMACH53SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3942  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3943  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3944  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3945  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3946  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3947  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3948  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3949  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3950  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3951  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3952  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3953  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3954  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3955  ** Description : Service for DMA Channel53 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3956  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3957  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3958  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3959  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3960  #if((IRQ_DMA_CHANNEL53_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL53_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3961  #if((IRQ_DMA_CHANNEL53_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL53_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3962  IFX_INTERRUPT(DMACH53SR_ISR, 0, IRQ_DMA_CHANNEL53_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3963  #elif IRQ_DMA_CHANNEL53_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3964  ISR(DMACH53SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3965  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3966  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3967    #if ((IRQ_DMA_CHANNEL53_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3968             (IRQ_DMA_CHANNEL53_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3969    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3970    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3971    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3972    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3973  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3974    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3975    #if (IRQ_DMA_CHANNEL53_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3976  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3977    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3978    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3979    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3980      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3981    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3982    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3983    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3984      Spi_IsrDmaError(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3985    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3986    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3987    #elif (IRQ_DMA_CHANNEL53_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3988  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3989    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3990    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3991    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3992      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3993    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3994    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3995    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3996      Spi_IsrDmaError(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3997    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3998    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  3999    #elif (IRQ_DMA_CHANNEL53_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4000  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4001    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4002    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL53_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4003    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4004  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4005    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4006    #elif (IRQ_DMA_CHANNEL53_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4007    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4008    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4009    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4010  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4011  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4012  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4013  ** Syntax : void DMACH54SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4014  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4015  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4016  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4017  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4018  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4019  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4020  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4021  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4022  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4023  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4024  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4025  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4026  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4027  ** Description : Service for DMA Channel54 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4028  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4029  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4030  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4031  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4032  #if((IRQ_DMA_CHANNEL54_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL54_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4033  #if((IRQ_DMA_CHANNEL54_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL54_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4034  IFX_INTERRUPT(DMACH54SR_ISR, 0, IRQ_DMA_CHANNEL54_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4035  #elif IRQ_DMA_CHANNEL54_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4036  ISR(DMACH54SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4037  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4038  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4039    #if ((IRQ_DMA_CHANNEL54_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4040             (IRQ_DMA_CHANNEL54_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4041    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4042    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4043    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4044    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4045  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4046    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4047    #if (IRQ_DMA_CHANNEL54_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4048  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4049    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4050    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4051    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4052      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4053    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4054    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4055    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4056      Spi_IsrDmaError(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4057    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4058    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4059    #elif (IRQ_DMA_CHANNEL54_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4060  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4061    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4062    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4063    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4064      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4065    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4066    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4067    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4068      Spi_IsrDmaError(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4069    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4070    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4071    #elif (IRQ_DMA_CHANNEL54_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4072  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4073    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4074    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL54_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4075    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4076  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4077    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4078    #elif (IRQ_DMA_CHANNEL54_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4079    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4080    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4081    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4082  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4083  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4084  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4085  ** Syntax : void DMACH55SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4086  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4087  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4088  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4089  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4090  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4091  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4092  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4093  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4094  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4095  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4096  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4097  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4098  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4099  ** Description : Service for DMA Channel55 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4100  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4101  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4102  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4103  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4104  #if((IRQ_DMA_CHANNEL55_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL55_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4105  #if((IRQ_DMA_CHANNEL55_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL55_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4106  IFX_INTERRUPT(DMACH55SR_ISR, 0, IRQ_DMA_CHANNEL55_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4107  #elif IRQ_DMA_CHANNEL55_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4108  ISR(DMACH55SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4109  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4110  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4111    #if ((IRQ_DMA_CHANNEL55_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4112             (IRQ_DMA_CHANNEL55_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4113    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4114    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4115    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4116    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4117  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4118    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4119    #if (IRQ_DMA_CHANNEL55_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4120  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4121    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4122    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4123    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4124      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4125    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4126    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4127    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4128      Spi_IsrDmaError(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4129    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4130    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4131    #elif (IRQ_DMA_CHANNEL55_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4132  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4133    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4134    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4135    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4136      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4137    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4138    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4139    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4140      Spi_IsrDmaError(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4141    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4142    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4143    #elif (IRQ_DMA_CHANNEL55_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4145    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4146    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL55_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4147    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4148  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4149    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4150    #elif (IRQ_DMA_CHANNEL55_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4151    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4152    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4153    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4154  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4155  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4156  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4157  ** Syntax : void DMACH56SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4158  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4159  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4160  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4161  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4162  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4163  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4164  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4165  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4166  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4167  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4168  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4169  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4170  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4171  ** Description : Service for DMA Channel56 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4172  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4173  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4174  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4175  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4176  #if((IRQ_DMA_CHANNEL56_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL56_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4177  #if((IRQ_DMA_CHANNEL56_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL56_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4178  IFX_INTERRUPT(DMACH56SR_ISR, 0, IRQ_DMA_CHANNEL56_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4179  #elif IRQ_DMA_CHANNEL56_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4180  ISR(DMACH56SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4181  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4182  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4183    #if ((IRQ_DMA_CHANNEL56_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4184             (IRQ_DMA_CHANNEL56_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4185    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4186    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4187    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4188    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4189  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4190    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4191    #if (IRQ_DMA_CHANNEL56_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4192  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4193    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4194    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4195    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4196      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4197    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4198    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4199    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4200      Spi_IsrDmaError(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4201    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4202    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4203    #elif (IRQ_DMA_CHANNEL56_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4204  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4205    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4206    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4207    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4208      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4209    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4210    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4211    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4212      Spi_IsrDmaError(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4213    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4214    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4215    #elif (IRQ_DMA_CHANNEL56_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4216  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4217    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4218    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL56_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4219    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4220  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4221    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4222    #elif (IRQ_DMA_CHANNEL56_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4223    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4224    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4225    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4226  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4227  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4228  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4229  ** Syntax : void DMACH57SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4230  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4231  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4232  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4233  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4234  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4235  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4236  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4237  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4238  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4239  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4240  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4241  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4242  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4243  ** Description : Service for DMA Channel57 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4244  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4245  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4246  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4247  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4248  #if((IRQ_DMA_CHANNEL57_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL57_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4249  #if((IRQ_DMA_CHANNEL57_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL57_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4250  IFX_INTERRUPT(DMACH57SR_ISR, 0, IRQ_DMA_CHANNEL57_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4251  #elif IRQ_DMA_CHANNEL57_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4252  ISR(DMACH57SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4253  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4254  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4255    #if ((IRQ_DMA_CHANNEL57_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4256             (IRQ_DMA_CHANNEL57_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4257    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4258    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4259    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4260    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4261  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4262    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4263    #if (IRQ_DMA_CHANNEL57_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4264  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4265    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4266    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4267    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4268      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4269    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4270    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4271    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4272      Spi_IsrDmaError(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4273    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4274    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4275    #elif (IRQ_DMA_CHANNEL57_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4276  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4277    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4278    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4279    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4280      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4281    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4282    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4283    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4284      Spi_IsrDmaError(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4285    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4286    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4287    #elif (IRQ_DMA_CHANNEL57_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4288  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4289    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4290    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL57_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4291    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4292  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4293    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4294    #elif (IRQ_DMA_CHANNEL57_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4295    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4296    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4297    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4298  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4299  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4300  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4301  ** Syntax : void DMACH58SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4302  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4303  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4304  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4305  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4306  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4307  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4308  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4309  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4310  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4311  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4312  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4313  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4314  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4315  ** Description : Service for DMA Channel58 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4316  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4317  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4318  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4319  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4320  #if((IRQ_DMA_CHANNEL58_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL58_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4321  #if((IRQ_DMA_CHANNEL58_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL58_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4322  IFX_INTERRUPT(DMACH58SR_ISR, 0, IRQ_DMA_CHANNEL58_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4323  #elif IRQ_DMA_CHANNEL58_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4324  ISR(DMACH58SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4325  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4326  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4327    #if ((IRQ_DMA_CHANNEL58_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4328             (IRQ_DMA_CHANNEL58_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4329    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4330    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4331    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4332    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4333  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4334    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4335    #if (IRQ_DMA_CHANNEL58_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4336  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4337    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4338    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4339    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4340      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4341    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4342    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4343    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4344      Spi_IsrDmaError(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4345    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4346    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4347    #elif (IRQ_DMA_CHANNEL58_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4348  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4349    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4350    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4351    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4352      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4353    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4354    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4355    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4356      Spi_IsrDmaError(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4357    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4358    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4359    #elif (IRQ_DMA_CHANNEL58_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4360  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4361    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4362    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL58_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4363    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4364  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4365    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4366    #elif (IRQ_DMA_CHANNEL58_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4367    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4368    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4369    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4370  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4371  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4372  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4373  ** Syntax : void DMACH59SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4374  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4375  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4376  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4377  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4378  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4379  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4380  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4381  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4382  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4383  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4384  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4385  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4386  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4387  ** Description : Service for DMA Channel59 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4388  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4389  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4390  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4391  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4392  #if((IRQ_DMA_CHANNEL59_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL59_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4393  #if((IRQ_DMA_CHANNEL59_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL59_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4394  IFX_INTERRUPT(DMACH59SR_ISR, 0, IRQ_DMA_CHANNEL59_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4395  #elif IRQ_DMA_CHANNEL59_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4396  ISR(DMACH59SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4397  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4398  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4399    #if ((IRQ_DMA_CHANNEL59_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4400             (IRQ_DMA_CHANNEL59_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4401    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4402    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4403    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4404    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4405  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4406    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4407    #if (IRQ_DMA_CHANNEL59_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4408  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4409    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4410    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4411    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4412      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4413    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4414    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4415    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4416      Spi_IsrDmaError(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4417    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4418    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4419    #elif (IRQ_DMA_CHANNEL59_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4420  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4421    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4422    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4423    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4424      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4425    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4426    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4427    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4428      Spi_IsrDmaError(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4429    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4430    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4431    #elif (IRQ_DMA_CHANNEL59_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4432  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4433    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4434    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL59_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4435    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4436  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4437    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4438    #elif (IRQ_DMA_CHANNEL59_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4439    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4440    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4441    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4442  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4443  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4444  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4445  ** Syntax : void DMACH60SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4446  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4447  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4448  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4449  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4450  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4451  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4452  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4453  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4454  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4455  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4456  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4457  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4458  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4459  ** Description : Service for DMA Channel60 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4460  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4461  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4462  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4463  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4464  #if((IRQ_DMA_CHANNEL60_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL60_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4465  #if((IRQ_DMA_CHANNEL60_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL60_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4466  IFX_INTERRUPT(DMACH60SR_ISR, 0, IRQ_DMA_CHANNEL60_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4467  #elif IRQ_DMA_CHANNEL60_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4468  ISR(DMACH60SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4469  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4470  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4471    #if ((IRQ_DMA_CHANNEL60_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4472             (IRQ_DMA_CHANNEL60_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4473    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4474    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4475    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4476    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4477  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4478    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4479    #if (IRQ_DMA_CHANNEL60_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4480  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4481    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4482    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4483    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4484      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4485    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4486    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4487    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4488      Spi_IsrDmaError(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4489    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4490    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4491    #elif (IRQ_DMA_CHANNEL60_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4492  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4493    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4494    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4495    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4496      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4497    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4498    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4499    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4500      Spi_IsrDmaError(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4501    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4502    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4503    #elif (IRQ_DMA_CHANNEL60_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4504  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4505    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4506    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL60_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4507    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4508  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4509    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4510    #elif (IRQ_DMA_CHANNEL60_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4511    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4512    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4513    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4514  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4515  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4516  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4517  ** Syntax : void DMACH61SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4518  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4519  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4520  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4521  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4522  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4523  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4524  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4525  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4526  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4527  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4528  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4529  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4530  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4531  ** Description : Service for DMA Channel61 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4532  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4533  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4534  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4535  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4536  #if((IRQ_DMA_CHANNEL61_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL61_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4537  #if((IRQ_DMA_CHANNEL61_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL61_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4538  IFX_INTERRUPT(DMACH61SR_ISR, 0, IRQ_DMA_CHANNEL61_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4539  #elif IRQ_DMA_CHANNEL61_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4540  ISR(DMACH61SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4541  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4542  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4543    #if ((IRQ_DMA_CHANNEL61_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4544             (IRQ_DMA_CHANNEL61_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4545    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4546    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4547    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4548    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4549  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4550    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4551    #if (IRQ_DMA_CHANNEL61_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4552  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4553    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4554    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4555    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4556      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4557    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4558    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4559    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4560      Spi_IsrDmaError(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4561    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4562    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4563    #elif (IRQ_DMA_CHANNEL61_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4564  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4565    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4566    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4567    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4568      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4569    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4570    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4571    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4572      Spi_IsrDmaError(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4573    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4574    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4575    #elif (IRQ_DMA_CHANNEL61_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4576  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4577    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4578    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL61_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4579    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4580  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4581    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4582    #elif (IRQ_DMA_CHANNEL61_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4583    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4584    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4585    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4586  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4587  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4588  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4589  ** Syntax : void DMACH62SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4590  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4591  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4592  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4593  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4594  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4595  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4596  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4597  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4598  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4599  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4600  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4601  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4602  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4603  ** Description : Service for DMA Channel62 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4604  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4605  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4606  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4607  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4608  #if((IRQ_DMA_CHANNEL62_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL62_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4609  #if((IRQ_DMA_CHANNEL62_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL62_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4610  IFX_INTERRUPT(DMACH62SR_ISR, 0, IRQ_DMA_CHANNEL62_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4611  #elif IRQ_DMA_CHANNEL62_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4612  ISR(DMACH62SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4613  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4614  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4615    #if ((IRQ_DMA_CHANNEL62_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4616             (IRQ_DMA_CHANNEL62_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4617    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4618    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4619    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4620    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4621  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4622    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4623    #if (IRQ_DMA_CHANNEL62_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4624  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4625    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4626    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4627    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4628      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4629    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4630    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4631    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4632      Spi_IsrDmaError(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4633    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4634    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4635    #elif (IRQ_DMA_CHANNEL62_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4636  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4637    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4638    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4639    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4640      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4641    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4642    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4643    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4644      Spi_IsrDmaError(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4645    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4646    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4647    #elif (IRQ_DMA_CHANNEL62_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4648  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4649    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4650    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL62_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4651    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4652  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4653    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4654    #elif (IRQ_DMA_CHANNEL62_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4655    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4656    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4657    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4658  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4659  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4660  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4661  ** Syntax : void DMACH63SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4662  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4663  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4664  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4665  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4666  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4667  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4668  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4669  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4670  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4671  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4672  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4673  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4674  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4675  ** Description : Service for DMA Channel63 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4676  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4677  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4678  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4679  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4680  #if((IRQ_DMA_CHANNEL63_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL63_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4681  #if((IRQ_DMA_CHANNEL63_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL63_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4682  IFX_INTERRUPT(DMACH63SR_ISR, 0, IRQ_DMA_CHANNEL63_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4683  #elif IRQ_DMA_CHANNEL63_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4684  ISR(DMACH63SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4685  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4686  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4687    #if ((IRQ_DMA_CHANNEL63_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4688             (IRQ_DMA_CHANNEL63_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4689    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4690    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4691    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4692    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4693  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4694    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4695    #if (IRQ_DMA_CHANNEL63_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4696  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4697    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4698    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4699    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4700      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4701    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4702    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4703    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4704      Spi_IsrDmaError(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4705    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4706    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4707    #elif (IRQ_DMA_CHANNEL63_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4708  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4709    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4710    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4711    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4712      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4713    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4714    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4715    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4716      Spi_IsrDmaError(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4717    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4718    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4719    #elif (IRQ_DMA_CHANNEL63_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4720  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4721    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4722    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL63_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4723    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4724  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4725    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4726    #elif (IRQ_DMA_CHANNEL63_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4727    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4728    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4729    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4730  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4731  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4732  #endif/*end of IRQ_DMA_CH48TO63_EXIST*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4733  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4734  #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4735  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4736  ** Syntax : void DMACH64SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4737  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4738  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4739  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4740  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4741  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4742  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4743  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4744  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4745  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4746  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4747  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4748  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4749  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4750  ** Description : Service for DMA Channel64 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4751  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4752  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4753  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4754  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4755  #if((IRQ_DMA_CHANNEL64_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL64_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4756  #if((IRQ_DMA_CHANNEL64_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL64_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4757  IFX_INTERRUPT(DMACH64SR_ISR, 0, IRQ_DMA_CHANNEL64_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4758  #elif IRQ_DMA_CHANNEL64_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4759  ISR(DMACH64SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4760  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4761  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4762    #if ((IRQ_DMA_CHANNEL64_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4763             (IRQ_DMA_CHANNEL64_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4764    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4765    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4766    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4767    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4768  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4769    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4770    #if (IRQ_DMA_CHANNEL64_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4771  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4772    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4773    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4774    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4775      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4776    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4777    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4778    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4779      Spi_IsrDmaError(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4780    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4781    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4782    #elif (IRQ_DMA_CHANNEL64_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4783  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4784    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4785    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4786    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4787      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4788    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4789    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4790    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4791      Spi_IsrDmaError(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4792    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4793    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4794    #elif (IRQ_DMA_CHANNEL64_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4795  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4796    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4797    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL64_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4798    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4799  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4800    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4801    #elif (IRQ_DMA_CHANNEL64_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4802    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4803    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4804    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4805  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4806  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4807  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4808  ** Syntax : void DMACH65SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4809  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4810  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4811  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4812  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4813  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4814  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4815  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4816  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4817  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4818  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4819  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4820  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4821  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4822  ** Description : Service for DMA Channel65 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4823  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4824  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4825  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4826  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4827  #if((IRQ_DMA_CHANNEL65_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL65_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4828  #if((IRQ_DMA_CHANNEL65_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL65_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4829  IFX_INTERRUPT(DMACH65SR_ISR, 0, IRQ_DMA_CHANNEL65_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4830  #elif IRQ_DMA_CHANNEL65_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4831  ISR(DMACH65SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4832  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4833  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4834    #if ((IRQ_DMA_CHANNEL65_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4835             (IRQ_DMA_CHANNEL65_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4836    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4837    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4838    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4839    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4840  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4841    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4842    #if (IRQ_DMA_CHANNEL65_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4843  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4844    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4845    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4846    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4847      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4848    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4849    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4850    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4851      Spi_IsrDmaError(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4852    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4853    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4854    #elif (IRQ_DMA_CHANNEL65_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4855  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4856    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4857    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4858    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4859      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4860    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4861    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4862    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4863      Spi_IsrDmaError(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4864    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4865    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4866    #elif (IRQ_DMA_CHANNEL65_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4867  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4868    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4869    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL65_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4870    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4871  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4872    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4873    #elif (IRQ_DMA_CHANNEL65_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4874    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4875    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4876    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4877  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4878  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4879  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4880  ** Syntax : void DMACH66SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4881  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4882  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4883  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4884  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4885  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4886  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4887  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4888  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4889  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4890  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4891  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4892  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4893  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4894  ** Description : Service for DMA Channel66 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4895  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4896  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4897  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4898  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4899  #if((IRQ_DMA_CHANNEL66_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL66_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4900  #if((IRQ_DMA_CHANNEL66_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL66_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4901  IFX_INTERRUPT(DMACH66SR_ISR, 0, IRQ_DMA_CHANNEL66_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4902  #elif IRQ_DMA_CHANNEL66_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4903  ISR(DMACH66SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4904  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4905  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4906    #if ((IRQ_DMA_CHANNEL66_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4907             (IRQ_DMA_CHANNEL66_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4908    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4909    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4910    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4911    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4912  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4913    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4914    #if (IRQ_DMA_CHANNEL66_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4915  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4916    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4917    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4918    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4919      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4920    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4921    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4922    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4923      Spi_IsrDmaError(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4924    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4925    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4926    #elif (IRQ_DMA_CHANNEL66_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4927  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4928    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4929    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4930    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4931      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4932    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4933    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4934    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4935      Spi_IsrDmaError(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4936    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4937    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4938    #elif (IRQ_DMA_CHANNEL66_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4939  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4940    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4941    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL66_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4942    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4943  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4944    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4945    #elif (IRQ_DMA_CHANNEL66_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4946    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4947    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4948    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4949  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4950  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4951  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4952  ** Syntax : void DMACH67SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4953  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4954  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4955  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4956  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4957  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4958  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4959  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4960  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4961  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4962  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4963  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4964  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4965  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4966  ** Description : Service for DMA Channel67 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4967  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4968  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4969  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4970  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4971  #if((IRQ_DMA_CHANNEL67_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL67_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4972  #if((IRQ_DMA_CHANNEL67_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL67_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4973  IFX_INTERRUPT(DMACH67SR_ISR, 0, IRQ_DMA_CHANNEL67_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4974  #elif IRQ_DMA_CHANNEL67_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4975  ISR(DMACH67SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4976  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4977  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4978    #if ((IRQ_DMA_CHANNEL67_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4979             (IRQ_DMA_CHANNEL67_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4980    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4981    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4982    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4983    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4984  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4985    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4986    #if (IRQ_DMA_CHANNEL67_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4987  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4988    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4989    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4990    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4991      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4992    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4993    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4994    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4995      Spi_IsrDmaError(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4996    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4997    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4998    #elif (IRQ_DMA_CHANNEL67_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  4999  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5000    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5001    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5002    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5003      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5004    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5005    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5006    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5007      Spi_IsrDmaError(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5008    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5009    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5010    #elif (IRQ_DMA_CHANNEL67_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5011  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5012    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5013    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL67_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5014    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5015  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5016    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5017    #elif (IRQ_DMA_CHANNEL67_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5018    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5019    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5020    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5021  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5022  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5023  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5024  ** Syntax : void DMACH68SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5025  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5026  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5027  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5028  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5029  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5030  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5031  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5032  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5033  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5034  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5035  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5036  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5037  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5038  ** Description : Service for DMA Channel68 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5039  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5040  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5041  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5042  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5043  #if((IRQ_DMA_CHANNEL68_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL68_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5044  #if((IRQ_DMA_CHANNEL68_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL68_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5045  IFX_INTERRUPT(DMACH68SR_ISR, 0, IRQ_DMA_CHANNEL68_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5046  #elif IRQ_DMA_CHANNEL68_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5047  ISR(DMACH68SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5048  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5049  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5050    #if ((IRQ_DMA_CHANNEL68_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5051             (IRQ_DMA_CHANNEL68_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5052    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5053    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5054    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5055    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5056  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5057    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5058    #if (IRQ_DMA_CHANNEL68_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5059  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5060    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5061    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5062    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5063      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5064    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5065    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5066    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5067      Spi_IsrDmaError(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5068    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5069    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5070    #elif (IRQ_DMA_CHANNEL68_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5071  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5072    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5073    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5074    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5075      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5076    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5077    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5078    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5079      Spi_IsrDmaError(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5080    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5081    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5082    #elif (IRQ_DMA_CHANNEL68_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5083  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5084    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5085    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL68_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5086    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5087  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5088    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5089    #elif (IRQ_DMA_CHANNEL68_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5090    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5091    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5092    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5093  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5094  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5095  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5096  ** Syntax : void DMACH69SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5097  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5098  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5099  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5100  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5101  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5102  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5103  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5104  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5105  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5106  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5107  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5108  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5109  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5110  ** Description : Service for DMA Channel69 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5111  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5112  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5113  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5114  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5115  #if((IRQ_DMA_CHANNEL69_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL69_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5116  #if((IRQ_DMA_CHANNEL69_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL69_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5117  IFX_INTERRUPT(DMACH69SR_ISR, 0, IRQ_DMA_CHANNEL69_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5118  #elif IRQ_DMA_CHANNEL69_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5119  ISR(DMACH69SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5120  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5121  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5122    #if ((IRQ_DMA_CHANNEL69_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5123             (IRQ_DMA_CHANNEL69_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5124    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5125    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5126    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5127    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5128  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5129    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5130    #if (IRQ_DMA_CHANNEL69_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5131  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5132    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5133    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5134    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5135      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5136    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5137    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5138    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5139      Spi_IsrDmaError(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5140    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5141    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5142    #elif (IRQ_DMA_CHANNEL69_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5143  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5144    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5145    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5146    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5147      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5148    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5149    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5150    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5151      Spi_IsrDmaError(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5152    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5153    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5154    #elif (IRQ_DMA_CHANNEL69_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5155  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5156    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5157    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL69_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5158    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5159  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5160    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5161    #elif (IRQ_DMA_CHANNEL69_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5162    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5163    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5164    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5165  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5166  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5167  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5168  ** Syntax : void DMACH70SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5169  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5170  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5171  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5172  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5173  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5174  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5175  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5176  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5177  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5178  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5179  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5180  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5181  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5182  ** Description : Service for DMA Channel70 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5183  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5184  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5185  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5186  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5187  #if((IRQ_DMA_CHANNEL70_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL70_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5188  #if((IRQ_DMA_CHANNEL70_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL70_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5189  IFX_INTERRUPT(DMACH70SR_ISR, 0, IRQ_DMA_CHANNEL70_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5190  #elif IRQ_DMA_CHANNEL70_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5191  ISR(DMACH70SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5192  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5193  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5194    #if ((IRQ_DMA_CHANNEL70_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5195             (IRQ_DMA_CHANNEL70_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5196    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5197    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5198    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5199    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5200  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5201    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5202    #if (IRQ_DMA_CHANNEL70_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5203  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5204    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5205    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5206    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5207      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5208    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5209    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5210    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5211      Spi_IsrDmaError(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5212    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5213    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5214    #elif (IRQ_DMA_CHANNEL70_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5215  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5216    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5217    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5218    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5219      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5220    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5221    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5222    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5223      Spi_IsrDmaError(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5224    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5225    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5226    #elif (IRQ_DMA_CHANNEL70_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5227  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5228    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5229    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL70_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5230    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5231  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5232    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5233    #elif (IRQ_DMA_CHANNEL70_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5234    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5235    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5236    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5237  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5238  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5239  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5240  ** Syntax : void DMACH71SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5241  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5242  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5243  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5244  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5245  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5246  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5247  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5248  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5249  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5250  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5251  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5252  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5253  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5254  ** Description : Service for DMA Channel71 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5255  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5256  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5257  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5258  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5259  #if((IRQ_DMA_CHANNEL71_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL71_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5260  #if((IRQ_DMA_CHANNEL71_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL71_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5261  IFX_INTERRUPT(DMACH71SR_ISR, 0, IRQ_DMA_CHANNEL71_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5262  #elif IRQ_DMA_CHANNEL71_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5263  ISR(DMACH71SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5264  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5265  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5266    #if ((IRQ_DMA_CHANNEL71_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5267             (IRQ_DMA_CHANNEL71_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5268    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5269    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5270    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5271    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5272  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5273    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5274    #if (IRQ_DMA_CHANNEL71_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5275  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5276    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5277    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5278    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5279      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5280    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5281    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5282    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5283      Spi_IsrDmaError(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5284    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5285    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5286    #elif (IRQ_DMA_CHANNEL71_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5287  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5288    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5289    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5290    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5291      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5292    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5293    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5294    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5295      Spi_IsrDmaError(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5296    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5297    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5298    #elif (IRQ_DMA_CHANNEL71_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5299  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5300    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5301    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL71_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5302    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5303  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5304    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5305    #elif (IRQ_DMA_CHANNEL71_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5306    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5307    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5308    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5309  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5310  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5311  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5312  ** Syntax : void DMACH72SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5313  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5314  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5315  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5316  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5317  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5318  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5319  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5320  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5321  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5322  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5323  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5324  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5325  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5326  ** Description : Service for DMA Channel72 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5327  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5328  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5329  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5330  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5331  #if((IRQ_DMA_CHANNEL72_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL72_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5332  #if((IRQ_DMA_CHANNEL72_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL72_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5333  IFX_INTERRUPT(DMACH72SR_ISR, 0, IRQ_DMA_CHANNEL72_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5334  #elif IRQ_DMA_CHANNEL72_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5335  ISR(DMACH72SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5336  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5337  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5338    #if ((IRQ_DMA_CHANNEL72_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5339             (IRQ_DMA_CHANNEL72_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5340    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5341    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5342    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5343    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5344  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5345    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5346    #if (IRQ_DMA_CHANNEL72_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5347  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5348    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5349    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5350    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5351      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5352    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5353    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5354    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5355      Spi_IsrDmaError(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5356    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5357    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5358    #elif (IRQ_DMA_CHANNEL72_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5359  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5360    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5361    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5362    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5363      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5364    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5365    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5366    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5367      Spi_IsrDmaError(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5368    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5369    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5370    #elif (IRQ_DMA_CHANNEL72_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5371  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5372    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5373    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL72_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5374    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5375  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5376    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5377    #elif (IRQ_DMA_CHANNEL72_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5378    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5379    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5380    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5381  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5382  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5383  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5384  ** Syntax : void DMACH73SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5385  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5386  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5387  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5388  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5389  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5390  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5391  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5392  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5393  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5394  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5395  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5396  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5397  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5398  ** Description : Service for DMA Channel73 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5399  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5400  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5401  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5402  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5403  #if((IRQ_DMA_CHANNEL73_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL73_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5404  #if((IRQ_DMA_CHANNEL73_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL73_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5405  IFX_INTERRUPT(DMACH73SR_ISR, 0, IRQ_DMA_CHANNEL73_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5406  #elif IRQ_DMA_CHANNEL73_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5407  ISR(DMACH73SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5408  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5409  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5410    #if ((IRQ_DMA_CHANNEL73_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5411             (IRQ_DMA_CHANNEL73_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5412    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5413    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5414    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5415    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5416  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5417    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5418    #if (IRQ_DMA_CHANNEL73_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5419  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5420    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5421    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5422    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5423      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5424    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5425    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5426    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5427      Spi_IsrDmaError(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5428    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5429    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5430    #elif (IRQ_DMA_CHANNEL73_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5431  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5432    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5433    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5434    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5435      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5436    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5437    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5438    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5439      Spi_IsrDmaError(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5440    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5441    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5442    #elif (IRQ_DMA_CHANNEL73_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5443  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5444    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5445    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL73_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5446    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5447  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5448    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5449    #elif (IRQ_DMA_CHANNEL73_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5450    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5451    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5452    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5453  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5454  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5455  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5456  ** Syntax : void DMACH74SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5457  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5458  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5459  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5460  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5461  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5462  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5463  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5464  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5465  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5466  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5467  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5468  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5469  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5470  ** Description : Service for DMA Channel74 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5471  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5472  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5473  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5474  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5475  #if((IRQ_DMA_CHANNEL74_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL74_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5476  #if((IRQ_DMA_CHANNEL74_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL74_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5477  IFX_INTERRUPT(DMACH74SR_ISR, 0, IRQ_DMA_CHANNEL74_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5478  #elif IRQ_DMA_CHANNEL74_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5479  ISR(DMACH74SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5480  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5481  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5482    #if ((IRQ_DMA_CHANNEL74_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5483             (IRQ_DMA_CHANNEL74_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5484    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5485    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5486    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5487    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5488  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5489    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5490    #if (IRQ_DMA_CHANNEL74_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5491  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5492    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5493    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5494    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5495      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5496    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5497    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5498    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5499      Spi_IsrDmaError(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5500    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5501    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5502    #elif (IRQ_DMA_CHANNEL74_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5503  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5504    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5505    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5506    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5507      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5508    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5509    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5510    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5511      Spi_IsrDmaError(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5512    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5513    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5514    #elif (IRQ_DMA_CHANNEL74_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5515  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5516    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5517    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL74_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5518    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5519  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5520    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5521    #elif (IRQ_DMA_CHANNEL74_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5522    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5523    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5524    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5525  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5526  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5527  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5528  ** Syntax : void DMACH75SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5529  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5530  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5531  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5532  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5533  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5534  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5535  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5536  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5537  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5538  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5539  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5540  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5541  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5542  ** Description : Service for DMA Channel75 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5543  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5544  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5545  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5546  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5547  #if((IRQ_DMA_CHANNEL75_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL75_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5548  #if((IRQ_DMA_CHANNEL75_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL75_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5549  IFX_INTERRUPT(DMACH75SR_ISR, 0, IRQ_DMA_CHANNEL75_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5550  #elif IRQ_DMA_CHANNEL75_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5551  ISR(DMACH75SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5552  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5553  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5554    #if ((IRQ_DMA_CHANNEL75_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5555             (IRQ_DMA_CHANNEL75_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5556    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5557    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5558    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5559    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5560  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5561    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5562    #if (IRQ_DMA_CHANNEL75_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5563  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5564    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5565    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5566    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5567      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5568    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5569    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5570    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5571      Spi_IsrDmaError(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5572    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5573    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5574    #elif (IRQ_DMA_CHANNEL75_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5575  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5576    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5577    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5578    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5579      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5580    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5581    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5582    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5583      Spi_IsrDmaError(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5584    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5585    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5586    #elif (IRQ_DMA_CHANNEL75_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5587  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5588    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5589    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL75_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5590    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5591  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5592    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5593    #elif (IRQ_DMA_CHANNEL75_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5594    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5595    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5596    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5597  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5598  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5599  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5600  ** Syntax : void DMACH76SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5601  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5602  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5603  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5604  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5605  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5606  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5607  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5608  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5609  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5610  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5611  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5612  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5613  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5614  ** Description : Service for DMA Channel76 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5615  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5616  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5617  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5618  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5619  #if((IRQ_DMA_CHANNEL76_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL76_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5620  #if((IRQ_DMA_CHANNEL76_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL76_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5621  IFX_INTERRUPT(DMACH76SR_ISR, 0, IRQ_DMA_CHANNEL76_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5622  #elif IRQ_DMA_CHANNEL76_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5623  ISR(DMACH76SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5624  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5625  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5626    #if ((IRQ_DMA_CHANNEL76_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5627             (IRQ_DMA_CHANNEL76_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5628    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5629    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5630    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5631    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5632  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5633    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5634    #if (IRQ_DMA_CHANNEL76_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5635  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5636    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5637    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5638    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5639      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5640    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5641    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5642    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5643      Spi_IsrDmaError(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5644    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5645    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5646    #elif (IRQ_DMA_CHANNEL76_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5647  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5648    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5649    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5650    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5651      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5652    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5653    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5654    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5655      Spi_IsrDmaError(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5656    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5657    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5658    #elif (IRQ_DMA_CHANNEL76_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5659  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5660    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5661    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL76_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5662    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5663  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5664    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5665    #elif (IRQ_DMA_CHANNEL76_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5666    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5667    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5668    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5669  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5670  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5671  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5672  ** Syntax : void DMACH77SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5673  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5674  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5675  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5676  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5677  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5678  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5679  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5680  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5681  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5682  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5683  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5684  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5685  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5686  ** Description : Service for DMA Channel77 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5687  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5688  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5689  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5690  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5691  #if((IRQ_DMA_CHANNEL77_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL77_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5692  #if((IRQ_DMA_CHANNEL77_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL77_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5693  IFX_INTERRUPT(DMACH77SR_ISR, 0, IRQ_DMA_CHANNEL77_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5694  #elif IRQ_DMA_CHANNEL77_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5695  ISR(DMACH77SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5696  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5697  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5698    #if ((IRQ_DMA_CHANNEL77_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5699             (IRQ_DMA_CHANNEL77_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5700    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5701    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5702    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5703    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5704  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5705    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5706    #if (IRQ_DMA_CHANNEL77_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5707  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5708    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5709    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5710    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5711      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5712    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5713    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5714    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5715      Spi_IsrDmaError(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5716    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5717    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5718    #elif (IRQ_DMA_CHANNEL77_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5719  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5720    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5721    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5722    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5723      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5724    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5725    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5726    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5727      Spi_IsrDmaError(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5728    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5729    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5730    #elif (IRQ_DMA_CHANNEL77_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5731  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5732    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5733    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL77_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5734    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5735  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5736    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5737    #elif (IRQ_DMA_CHANNEL77_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5738    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5739    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5740    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5741  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5742  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5743  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5744  ** Syntax : void DMACH78SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5745  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5746  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5747  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5748  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5749  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5750  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5751  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5752  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5753  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5754  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5755  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5756  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5757  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5758  ** Description : Service for DMA Channel78 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5759  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5760  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5761  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5762  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5763  #if((IRQ_DMA_CHANNEL78_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL78_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5764  #if((IRQ_DMA_CHANNEL78_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL78_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5765  IFX_INTERRUPT(DMACH78SR_ISR, 0, IRQ_DMA_CHANNEL78_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5766  #elif IRQ_DMA_CHANNEL78_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5767  ISR(DMACH78SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5768  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5769  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5770    #if ((IRQ_DMA_CHANNEL78_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5771             (IRQ_DMA_CHANNEL78_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5772    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5773    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5774    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5775    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5776  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5777    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5778    #if (IRQ_DMA_CHANNEL78_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5779  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5780    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5781    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5782    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5783      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5784    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5785    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5786    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5787      Spi_IsrDmaError(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5788    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5789    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5790    #elif (IRQ_DMA_CHANNEL78_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5791  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5792    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5793    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5794    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5795      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5796    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5797    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5798    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5799      Spi_IsrDmaError(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5800    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5801    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5802    #elif (IRQ_DMA_CHANNEL78_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5803  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5804    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5805    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL78_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5806    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5807  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5808    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5809    #elif (IRQ_DMA_CHANNEL78_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5810    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5811    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5812    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5813  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5814  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5815  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5816  ** Syntax : void DMACH79SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5817  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5818  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5819  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5820  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5821  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5822  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5823  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5824  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5825  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5826  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5827  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5828  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5829  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5830  ** Description : Service for DMA Channel79 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5831  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5832  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5833  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5834  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5835  #if((IRQ_DMA_CHANNEL79_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL79_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5836  #if((IRQ_DMA_CHANNEL79_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL79_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5837  IFX_INTERRUPT(DMACH79SR_ISR, 0, IRQ_DMA_CHANNEL79_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5838  #elif IRQ_DMA_CHANNEL79_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5839  ISR(DMACH79SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5840  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5841  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5842    #if ((IRQ_DMA_CHANNEL79_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5843             (IRQ_DMA_CHANNEL79_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5844    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5845    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5846    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5847    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5848  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5849    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5850    #if (IRQ_DMA_CHANNEL79_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5851  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5852    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5853    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5854    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5855      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5856    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5857    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5858    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5859      Spi_IsrDmaError(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5860    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5861    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5862    #elif (IRQ_DMA_CHANNEL79_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5863  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5864    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5865    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5866    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5867      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5868    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5869    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5870    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5871      Spi_IsrDmaError(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5872    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5873    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5874    #elif (IRQ_DMA_CHANNEL79_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5875  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5876    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5877    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL79_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5878    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5879  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5880    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5881    #elif (IRQ_DMA_CHANNEL79_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5882    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5883    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5884    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5885  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5886  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5887  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5888  ** Syntax : void DMACH80SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5889  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5890  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5891  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5892  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5893  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5894  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5895  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5896  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5897  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5898  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5899  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5900  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5901  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5902  ** Description : Service for DMA Channel80 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5903  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5904  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5905  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5906  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5907  #if((IRQ_DMA_CHANNEL80_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL80_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5908  #if((IRQ_DMA_CHANNEL80_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL80_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5909  IFX_INTERRUPT(DMACH80SR_ISR, 0, IRQ_DMA_CHANNEL80_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5910  #elif IRQ_DMA_CHANNEL80_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5911  ISR(DMACH80SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5912  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5913  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5914    #if ((IRQ_DMA_CHANNEL80_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5915             (IRQ_DMA_CHANNEL80_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5916    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5917    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5918    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5919    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5920  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5921    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5922    #if (IRQ_DMA_CHANNEL80_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5923  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5924    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5925    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5926    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5927      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5928    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5929    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5930    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5931      Spi_IsrDmaError(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5932    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5933    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5934    #elif (IRQ_DMA_CHANNEL80_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5935  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5936    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5937    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5938    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5939      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5940    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5941    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5942    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5943      Spi_IsrDmaError(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5944    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5945    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5946    #elif (IRQ_DMA_CHANNEL80_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5947  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5948    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5949    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL80_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5950    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5951  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5952    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5953    #elif (IRQ_DMA_CHANNEL80_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5954    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5955    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5956    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5957  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5958  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5959  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5960  ** Syntax : void DMACH81SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5961  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5962  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5963  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5964  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5965  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5966  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5967  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5968  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5969  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5970  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5971  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5972  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5973  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5974  ** Description : Service for DMA Channel81 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5975  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5976  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5977  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5978  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5979  #if((IRQ_DMA_CHANNEL81_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL81_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5980  #if((IRQ_DMA_CHANNEL81_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL81_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5981  IFX_INTERRUPT(DMACH81SR_ISR, 0, IRQ_DMA_CHANNEL81_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5982  #elif IRQ_DMA_CHANNEL81_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5983  ISR(DMACH81SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5984  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5985  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5986    #if ((IRQ_DMA_CHANNEL81_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5987             (IRQ_DMA_CHANNEL81_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5988    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5989    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5990    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5991    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5992  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5993    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5994    #if (IRQ_DMA_CHANNEL81_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5995  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5996    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5997    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5998    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  5999      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6000    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6001    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6002    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6003      Spi_IsrDmaError(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6004    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6005    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6006    #elif (IRQ_DMA_CHANNEL81_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6007  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6008    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6009    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6010    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6011      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6012    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6013    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6014    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6015      Spi_IsrDmaError(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6016    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6017    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6018    #elif (IRQ_DMA_CHANNEL81_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6019  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6020    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6021    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL81_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6022    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6023  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6024    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6025    #elif (IRQ_DMA_CHANNEL81_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6026    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6027    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6028    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6029  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6030  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6031  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6032  ** Syntax : void DMACH82SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6033  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6034  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6035  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6036  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6037  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6038  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6039  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6040  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6041  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6042  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6043  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6044  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6045  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6046  ** Description : Service for DMA Channel82 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6047  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6048  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6049  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6050  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6051  #if((IRQ_DMA_CHANNEL82_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL82_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6052  #if((IRQ_DMA_CHANNEL82_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL82_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6053  IFX_INTERRUPT(DMACH82SR_ISR, 0, IRQ_DMA_CHANNEL82_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6054  #elif IRQ_DMA_CHANNEL82_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6055  ISR(DMACH82SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6056  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6057  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6058    #if ((IRQ_DMA_CHANNEL82_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6059             (IRQ_DMA_CHANNEL82_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6060    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6061    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6062    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6063    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6064  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6065    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6066    #if (IRQ_DMA_CHANNEL82_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6067  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6068    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6069    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6070    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6071      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6072    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6073    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6074    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6075      Spi_IsrDmaError(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6076    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6077    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6078    #elif (IRQ_DMA_CHANNEL82_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6079  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6080    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6081    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6082    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6083      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6084    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6085    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6086    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6087      Spi_IsrDmaError(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6088    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6089    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6090    #elif (IRQ_DMA_CHANNEL82_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6091  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6092    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6093    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL82_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6094    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6095  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6096    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6097    #elif (IRQ_DMA_CHANNEL82_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6098    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6099    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6100    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6101  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6102  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6103  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6104  ** Syntax : void DMACH83SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6105  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6106  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6107  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6108  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6109  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6110  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6111  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6112  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6113  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6114  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6115  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6116  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6117  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6118  ** Description : Service for DMA Channel83 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6119  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6120  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6121  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6122  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6123  #if((IRQ_DMA_CHANNEL83_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL83_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6124  #if((IRQ_DMA_CHANNEL83_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL83_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6125  IFX_INTERRUPT(DMACH83SR_ISR, 0, IRQ_DMA_CHANNEL83_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6126  #elif IRQ_DMA_CHANNEL83_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6127  ISR(DMACH83SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6128  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6129  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6130    #if ((IRQ_DMA_CHANNEL83_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6131             (IRQ_DMA_CHANNEL83_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6132    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6133    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6134    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6135    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6136  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6137    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6138    #if (IRQ_DMA_CHANNEL83_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6139  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6140    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6141    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6142    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6143      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6144    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6145    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6146    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6147      Spi_IsrDmaError(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6148    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6149    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6150    #elif (IRQ_DMA_CHANNEL83_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6151  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6152    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6153    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6154    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6155      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6156    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6157    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6158    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6159      Spi_IsrDmaError(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6160    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6161    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6162    #elif (IRQ_DMA_CHANNEL83_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6163  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6164    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6165    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL83_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6166    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6167  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6168    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6169    #elif (IRQ_DMA_CHANNEL83_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6170    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6171    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6172    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6173  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6174  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6175  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6176  ** Syntax : void DMACH84SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6177  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6178  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6179  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6180  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6181  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6182  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6183  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6184  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6185  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6186  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6187  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6188  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6189  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6190  ** Description : Service for DMA Channel84 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6191  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6192  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6193  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6194  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6195  #if((IRQ_DMA_CHANNEL84_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL84_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6196  #if((IRQ_DMA_CHANNEL84_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL84_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6197  IFX_INTERRUPT(DMACH84SR_ISR, 0, IRQ_DMA_CHANNEL84_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6198  #elif IRQ_DMA_CHANNEL84_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6199  ISR(DMACH84SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6200  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6201  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6202    #if ((IRQ_DMA_CHANNEL84_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6203             (IRQ_DMA_CHANNEL84_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6204    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6205    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6206    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6207    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6208  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6209    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6210    #if (IRQ_DMA_CHANNEL84_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6211  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6212    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6213    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6214    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6215      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6216    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6217    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6218    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6219      Spi_IsrDmaError(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6220    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6221    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6222    #elif (IRQ_DMA_CHANNEL84_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6223  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6224    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6225    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6226    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6227      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6228    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6229    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6230    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6231      Spi_IsrDmaError(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6232    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6233    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6234    #elif (IRQ_DMA_CHANNEL84_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6235  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6236    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6237    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL84_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6238    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6239  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6240    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6241    #elif (IRQ_DMA_CHANNEL84_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6242    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6243    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6244    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6245  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6246  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6247  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6248  ** Syntax : void DMACH85SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6249  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6250  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6251  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6252  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6253  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6254  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6255  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6256  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6257  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6258  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6259  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6260  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6261  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6262  ** Description : Service for DMA Channel85 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6263  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6264  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6265  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6266  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6267  #if((IRQ_DMA_CHANNEL85_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL85_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6268  #if((IRQ_DMA_CHANNEL85_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL85_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6269  IFX_INTERRUPT(DMACH85SR_ISR, 0, IRQ_DMA_CHANNEL85_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6270  #elif IRQ_DMA_CHANNEL85_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6271  ISR(DMACH85SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6272  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6273  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6274    #if ((IRQ_DMA_CHANNEL85_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6275             (IRQ_DMA_CHANNEL85_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6276    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6277    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6278    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6279    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6280  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6281    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6282    #if (IRQ_DMA_CHANNEL85_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6283  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6284    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6285    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6286    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6287      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6288    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6289    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6290    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6291      Spi_IsrDmaError(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6292    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6293    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6294    #elif (IRQ_DMA_CHANNEL85_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6295  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6296    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6297    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6298    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6299      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6300    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6301    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6302    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6303      Spi_IsrDmaError(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6304    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6305    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6306    #elif (IRQ_DMA_CHANNEL85_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6307  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6308    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6309    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL85_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6310    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6311  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6312    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6313    #elif (IRQ_DMA_CHANNEL85_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6314    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6315    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6316    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6317  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6318  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6319  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6320  ** Syntax : void DMACH86SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6321  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6322  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6323  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6324  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6325  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6326  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6327  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6328  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6329  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6330  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6331  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6332  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6333  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6334  ** Description : Service for DMA Channel86 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6335  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6336  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6337  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6338  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6339  #if((IRQ_DMA_CHANNEL86_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL86_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6340  #if((IRQ_DMA_CHANNEL86_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL86_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6341  IFX_INTERRUPT(DMACH86SR_ISR, 0, IRQ_DMA_CHANNEL86_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6342  #elif IRQ_DMA_CHANNEL86_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6343  ISR(DMACH86SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6344  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6345  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6346    #if ((IRQ_DMA_CHANNEL86_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6347             (IRQ_DMA_CHANNEL86_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6348    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6349    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6350    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6351    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6352  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6353    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6354    #if (IRQ_DMA_CHANNEL86_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6355  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6356    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6357    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6358    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6359      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6360    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6361    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6362    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6363      Spi_IsrDmaError(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6364    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6365    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6366    #elif (IRQ_DMA_CHANNEL86_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6367  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6368    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6369    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6370    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6371      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6372    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6373    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6374    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6375      Spi_IsrDmaError(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6376    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6377    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6378    #elif (IRQ_DMA_CHANNEL86_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6379  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6380    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6381    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL86_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6382    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6383  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6384    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6385    #elif (IRQ_DMA_CHANNEL86_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6386    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6387    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6388    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6389  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6390  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6391  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6392  ** Syntax : void DMACH87SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6393  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6394  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6395  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6396  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6397  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6398  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6399  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6400  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6401  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6402  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6403  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6404  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6405  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6406  ** Description : Service for DMA Channel87 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6407  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6408  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6409  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6410  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6411  #if((IRQ_DMA_CHANNEL87_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL87_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6412  #if((IRQ_DMA_CHANNEL87_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL87_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6413  IFX_INTERRUPT(DMACH87SR_ISR, 0, IRQ_DMA_CHANNEL87_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6414  #elif IRQ_DMA_CHANNEL87_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6415  ISR(DMACH87SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6416  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6417  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6418    #if ((IRQ_DMA_CHANNEL87_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6419             (IRQ_DMA_CHANNEL87_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6420    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6421    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6422    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6423    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6424  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6425    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6426    #if (IRQ_DMA_CHANNEL87_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6427  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6428    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6429    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6430    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6431      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6432    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6433    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6434    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6435      Spi_IsrDmaError(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6436    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6437    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6438    #elif (IRQ_DMA_CHANNEL87_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6439  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6440    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6441    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6442    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6443      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6444    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6445    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6446    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6447      Spi_IsrDmaError(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6448    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6449    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6450    #elif (IRQ_DMA_CHANNEL87_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6451  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6452    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6453    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL87_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6454    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6455  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6456    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6457    #elif (IRQ_DMA_CHANNEL87_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6458    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6459    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6460    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6461  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6462  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6463  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6464  ** Syntax : void DMACH88SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6465  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6466  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6467  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6468  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6469  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6470  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6471  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6472  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6473  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6474  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6475  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6476  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6477  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6478  ** Description : Service for DMA Channel88 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6479  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6480  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6481  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6482  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6483  #if((IRQ_DMA_CHANNEL88_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL88_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6484  #if((IRQ_DMA_CHANNEL88_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL88_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6485  IFX_INTERRUPT(DMACH88SR_ISR, 0, IRQ_DMA_CHANNEL88_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6486  #elif IRQ_DMA_CHANNEL88_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6487  ISR(DMACH88SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6488  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6489  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6490    #if ((IRQ_DMA_CHANNEL88_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6491             (IRQ_DMA_CHANNEL88_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6492    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6493    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6494    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6495    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6496  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6497    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6498    #if (IRQ_DMA_CHANNEL88_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6499  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6500    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6501    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6502    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6503      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6504    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6505    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6506    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6507      Spi_IsrDmaError(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6508    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6509    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6510    #elif (IRQ_DMA_CHANNEL88_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6511  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6512    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6513    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6514    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6515      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6516    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6517    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6518    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6519      Spi_IsrDmaError(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6520    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6521    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6522    #elif (IRQ_DMA_CHANNEL88_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6523  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6524    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6525    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL88_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6526    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6527  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6528    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6529    #elif (IRQ_DMA_CHANNEL88_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6530    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6531    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6532    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6533  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6534  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6535  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6536  ** Syntax : void DMACH89SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6537  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6538  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6539  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6540  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6541  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6542  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6543  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6544  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6545  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6546  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6547  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6548  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6549  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6550  ** Description : Service for DMA Channel89 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6551  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6552  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6553  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6554  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6555  #if((IRQ_DMA_CHANNEL89_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL89_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6556  #if((IRQ_DMA_CHANNEL89_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL89_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6557  IFX_INTERRUPT(DMACH89SR_ISR, 0, IRQ_DMA_CHANNEL89_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6558  #elif IRQ_DMA_CHANNEL89_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6559  ISR(DMACH89SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6560  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6561  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6562    #if ((IRQ_DMA_CHANNEL89_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6563             (IRQ_DMA_CHANNEL89_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6564    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6565    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6566    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6567    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6568  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6569    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6570    #if (IRQ_DMA_CHANNEL89_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6571  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6572    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6573    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6574    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6575      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6576    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6577    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6578    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6579      Spi_IsrDmaError(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6580    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6581    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6582    #elif (IRQ_DMA_CHANNEL89_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6583  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6584    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6585    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6586    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6587      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6588    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6589    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6590    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6591      Spi_IsrDmaError(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6592    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6593    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6594    #elif (IRQ_DMA_CHANNEL89_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6595  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6596    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6597    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL89_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6598    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6599  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6600    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6601    #elif (IRQ_DMA_CHANNEL89_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6602    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6603    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6604    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6605  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6606  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6607  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6608  ** Syntax : void DMACH90SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6609  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6610  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6611  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6612  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6613  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6614  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6615  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6616  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6617  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6618  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6619  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6620  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6621  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6622  ** Description : Service for DMA Channel90 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6623  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6624  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6625  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6626  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6627  #if((IRQ_DMA_CHANNEL90_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL90_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6628  #if((IRQ_DMA_CHANNEL90_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL90_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6629  IFX_INTERRUPT(DMACH90SR_ISR, 0, IRQ_DMA_CHANNEL90_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6630  #elif IRQ_DMA_CHANNEL90_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6631  ISR(DMACH90SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6632  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6633  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6634    #if ((IRQ_DMA_CHANNEL90_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6635             (IRQ_DMA_CHANNEL90_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6636    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6637    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6638    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6639    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6640  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6641    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6642    #if (IRQ_DMA_CHANNEL90_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6643  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6644    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6645    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6646    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6647      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6648    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6649    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6650    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6651      Spi_IsrDmaError(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6652    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6653    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6654    #elif (IRQ_DMA_CHANNEL90_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6655  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6656    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6657    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6658    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6659      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6660    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6661    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6662    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6663      Spi_IsrDmaError(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6664    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6665    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6666    #elif (IRQ_DMA_CHANNEL90_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6667  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6668    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6669    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL90_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6670    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6671  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6672    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6673    #elif (IRQ_DMA_CHANNEL90_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6674    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6675    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6676    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6677  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6678  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6679  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6680  ** Syntax : void DMACH91SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6681  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6682  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6683  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6684  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6685  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6686  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6687  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6688  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6689  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6690  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6691  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6692  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6693  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6694  ** Description : Service for DMA Channel91 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6695  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6696  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6697  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6698  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6699  #if((IRQ_DMA_CHANNEL91_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL91_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6700  #if((IRQ_DMA_CHANNEL91_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL91_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6701  IFX_INTERRUPT(DMACH91SR_ISR, 0, IRQ_DMA_CHANNEL91_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6702  #elif IRQ_DMA_CHANNEL91_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6703  ISR(DMACH91SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6704  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6705  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6706    #if ((IRQ_DMA_CHANNEL91_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6707             (IRQ_DMA_CHANNEL91_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6708    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6709    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6710    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6711    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6712  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6713    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6714    #if (IRQ_DMA_CHANNEL91_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6715  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6716    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6717    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6718    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6719      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6720    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6721    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6722    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6723      Spi_IsrDmaError(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6724    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6725    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6726    #elif (IRQ_DMA_CHANNEL91_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6727  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6728    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6729    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6730    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6731      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6732    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6733    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6734    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6735      Spi_IsrDmaError(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6736    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6737    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6738    #elif (IRQ_DMA_CHANNEL91_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6739  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6740    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6741    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL91_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6742    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6743  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6744    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6745    #elif (IRQ_DMA_CHANNEL91_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6746    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6747    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6748    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6749  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6750  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6751  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6752  ** Syntax : void DMACH92SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6753  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6754  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6755  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6756  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6757  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6758  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6759  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6760  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6761  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6762  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6763  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6764  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6765  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6766  ** Description : Service for DMA Channel92 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6767  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6768  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6769  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6770  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6771  #if((IRQ_DMA_CHANNEL92_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL92_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6772  #if((IRQ_DMA_CHANNEL92_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL92_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6773  IFX_INTERRUPT(DMACH92SR_ISR, 0, IRQ_DMA_CHANNEL92_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6774  #elif IRQ_DMA_CHANNEL92_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6775  ISR(DMACH92SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6776  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6777  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6778    #if ((IRQ_DMA_CHANNEL92_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6779             (IRQ_DMA_CHANNEL92_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6780    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6781    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6782    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6783    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6784  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6785    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6786    #if (IRQ_DMA_CHANNEL92_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6787  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6788    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6789    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6790    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6791      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6792    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6793    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6794    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6795      Spi_IsrDmaError(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6796    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6797    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6798    #elif (IRQ_DMA_CHANNEL92_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6799  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6800    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6801    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6802    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6803      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6804    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6805    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6806    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6807      Spi_IsrDmaError(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6808    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6809    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6810    #elif (IRQ_DMA_CHANNEL92_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6811  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6812    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6813    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL92_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6814    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6815  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6816    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6817    #elif (IRQ_DMA_CHANNEL92_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6818    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6819    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6820    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6821  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6822  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6823  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6824  ** Syntax : void DMACH93SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6825  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6826  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6827  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6828  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6829  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6830  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6831  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6832  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6833  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6834  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6835  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6836  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6837  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6838  ** Description : Service for DMA Channel93 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6839  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6840  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6841  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6842  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6843  #if((IRQ_DMA_CHANNEL93_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL93_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6844  #if((IRQ_DMA_CHANNEL93_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL93_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6845  IFX_INTERRUPT(DMACH93SR_ISR, 0, IRQ_DMA_CHANNEL93_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6846  #elif IRQ_DMA_CHANNEL93_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6847  ISR(DMACH93SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6848  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6849  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6850    #if ((IRQ_DMA_CHANNEL93_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6851             (IRQ_DMA_CHANNEL93_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6852    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6853    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6854    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6855    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6856  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6857    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6858    #if (IRQ_DMA_CHANNEL93_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6859  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6860    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6861    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6862    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6863      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6864    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6865    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6866    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6867      Spi_IsrDmaError(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6868    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6869    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6870    #elif (IRQ_DMA_CHANNEL93_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6871  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6872    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6873    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6874    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6875      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6876    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6877    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6878    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6879      Spi_IsrDmaError(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6880    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6881    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6882    #elif (IRQ_DMA_CHANNEL93_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6883  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6884    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6885    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL93_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6886    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6887  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6888    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6889    #elif (IRQ_DMA_CHANNEL93_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6890    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6891    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6892    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6893  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6894  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6895  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6896  ** Syntax : void DMACH94SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6897  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6898  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6899  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6900  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6901  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6902  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6903  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6904  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6905  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6906  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6907  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6908  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6909  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6910  ** Description : Service for DMA Channel94 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6911  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6912  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6913  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6914  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6915  #if((IRQ_DMA_CHANNEL94_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL94_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6916  #if((IRQ_DMA_CHANNEL94_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL94_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6917  IFX_INTERRUPT(DMACH94SR_ISR, 0, IRQ_DMA_CHANNEL94_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6918  #elif IRQ_DMA_CHANNEL94_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6919  ISR(DMACH94SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6920  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6921  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6922    #if ((IRQ_DMA_CHANNEL94_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6923             (IRQ_DMA_CHANNEL94_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6924    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6925    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6926    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6927    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6928  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6929    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6930    #if (IRQ_DMA_CHANNEL94_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6931  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6932    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6933    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6934    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6935      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6936    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6937    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6938    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6939      Spi_IsrDmaError(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6940    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6941    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6942    #elif (IRQ_DMA_CHANNEL94_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6943  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6944    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6945    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6946    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6947      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6948    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6949    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6950    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6951      Spi_IsrDmaError(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6952    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6953    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6954    #elif (IRQ_DMA_CHANNEL94_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6955  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6956    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6957    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL94_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6958    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6959  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6960    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6961    #elif (IRQ_DMA_CHANNEL94_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6962    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6963    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6964    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6965  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6966  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6967  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6968  ** Syntax : void DMACH95SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6969  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6970  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6971  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6972  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6973  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6974  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6975  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6976  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6977  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6978  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6979  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6980  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6981  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6982  ** Description : Service for DMA Channel95 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6983  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6984  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6985  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6986  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6987  #if((IRQ_DMA_CHANNEL95_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL95_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6988  #if((IRQ_DMA_CHANNEL95_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL95_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6989  IFX_INTERRUPT(DMACH95SR_ISR, 0, IRQ_DMA_CHANNEL95_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6990  #elif IRQ_DMA_CHANNEL95_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6991  ISR(DMACH95SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6992  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6993  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6994    #if ((IRQ_DMA_CHANNEL95_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6995             (IRQ_DMA_CHANNEL95_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6996    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6997    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6998    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  6999    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7000  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7001    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7002    #if (IRQ_DMA_CHANNEL95_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7003  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7004    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7005    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7006    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7007      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7008    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7009    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7010    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7011      Spi_IsrDmaError(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7012    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7013    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7014    #elif (IRQ_DMA_CHANNEL95_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7015  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7016    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7017    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7018    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7019      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7020    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7021    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7022    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7023      Spi_IsrDmaError(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7024    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7025    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7026    #elif (IRQ_DMA_CHANNEL95_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7027  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7028    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7029    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL95_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7030    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7031  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7032    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7033    #elif (IRQ_DMA_CHANNEL95_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7034    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7035    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7036    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7037  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7038  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7039  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7040  ** Syntax : void DMACH96SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7041  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7042  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7043  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7044  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7045  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7046  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7047  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7048  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7049  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7050  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7051  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7052  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7053  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7054  ** Description : Service for DMA Channel96 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7055  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7056  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7057  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7058  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7059  #if((IRQ_DMA_CHANNEL96_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL96_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7060  #if((IRQ_DMA_CHANNEL96_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL96_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7061  IFX_INTERRUPT(DMACH96SR_ISR, 0, IRQ_DMA_CHANNEL96_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7062  #elif IRQ_DMA_CHANNEL96_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7063  ISR(DMACH96SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7064  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7065  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7066    #if ((IRQ_DMA_CHANNEL96_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7067             (IRQ_DMA_CHANNEL96_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7068    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7069    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7070    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7071    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7072  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7073    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7074    #if (IRQ_DMA_CHANNEL96_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7075  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7076    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7077    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7078    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7079      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7080    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7081    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7082    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7083      Spi_IsrDmaError(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7084    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7085    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7086    #elif (IRQ_DMA_CHANNEL96_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7087  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7088    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7089    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7090    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7091      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7092    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7093    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7094    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7095      Spi_IsrDmaError(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7096    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7097    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7098    #elif (IRQ_DMA_CHANNEL96_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7099  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7100    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7101    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL96_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7102    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7103  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7104    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7105    #elif (IRQ_DMA_CHANNEL96_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7106    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7107    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7108    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7109  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7110  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7111  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7112  ** Syntax : void DMACH97SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7113  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7114  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7115  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7116  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7117  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7118  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7119  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7120  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7121  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7122  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7123  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7124  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7125  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7126  ** Description : Service for DMA Channel97 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7127  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7128  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7129  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7130  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7131  #if((IRQ_DMA_CHANNEL97_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL97_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7132  #if((IRQ_DMA_CHANNEL97_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL97_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7133  IFX_INTERRUPT(DMACH97SR_ISR, 0, IRQ_DMA_CHANNEL97_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7134  #elif IRQ_DMA_CHANNEL97_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7135  ISR(DMACH97SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7136  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7137  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7138    #if ((IRQ_DMA_CHANNEL97_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7139             (IRQ_DMA_CHANNEL97_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7140    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7141    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7142    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7143    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7145    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7146    #if (IRQ_DMA_CHANNEL97_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7147  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7148    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7149    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7150    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7151      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7152    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7153    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7154    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7155      Spi_IsrDmaError(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7156    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7157    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7158    #elif (IRQ_DMA_CHANNEL97_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7159  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7160    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7161    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7162    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7163      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7164    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7165    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7166    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7167      Spi_IsrDmaError(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7168    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7169    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7170    #elif (IRQ_DMA_CHANNEL97_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7171  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7172    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7173    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL97_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7174    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7175  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7176    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7177    #elif (IRQ_DMA_CHANNEL97_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7178    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7179    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7180    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7181  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7182  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7183  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7184  ** Syntax : void DMACH98SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7185  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7186  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7187  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7188  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7189  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7190  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7191  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7192  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7193  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7194  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7195  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7196  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7197  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7198  ** Description : Service for DMA Channel98 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7199  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7200  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7201  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7202  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7203  #if((IRQ_DMA_CHANNEL98_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL98_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7204  #if((IRQ_DMA_CHANNEL98_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL98_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7205  IFX_INTERRUPT(DMACH98SR_ISR, 0, IRQ_DMA_CHANNEL98_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7206  #elif IRQ_DMA_CHANNEL98_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7207  ISR(DMACH98SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7208  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7209  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7210    #if ((IRQ_DMA_CHANNEL98_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7211             (IRQ_DMA_CHANNEL98_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7212    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7213    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7214    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7215    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7216  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7217    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7218    #if (IRQ_DMA_CHANNEL98_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7219  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7220    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7221    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7222    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7223      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7224    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7225    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7226    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7227      Spi_IsrDmaError(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7228    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7229    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7230    #elif (IRQ_DMA_CHANNEL98_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7231  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7232    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7233    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7234    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7235      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7236    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7237    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7238    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7239      Spi_IsrDmaError(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7240    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7241    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7242    #elif (IRQ_DMA_CHANNEL98_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7243  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7244    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7245    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL98_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7246    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7247  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7248    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7249    #elif (IRQ_DMA_CHANNEL98_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7250    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7251    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7252    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7253  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7254  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7255  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7256  ** Syntax : void DMACH99SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7257  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7258  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7259  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7260  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7261  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7262  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7263  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7264  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7265  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7266  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7267  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7268  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7269  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7270  ** Description : Service for DMA Channel99 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7271  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7272  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7273  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7274  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7275  #if((IRQ_DMA_CHANNEL99_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL99_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7276  #if((IRQ_DMA_CHANNEL99_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL99_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7277  IFX_INTERRUPT(DMACH99SR_ISR, 0, IRQ_DMA_CHANNEL99_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7278  #elif IRQ_DMA_CHANNEL99_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7279  ISR(DMACH99SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7280  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7281  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7282    #if ((IRQ_DMA_CHANNEL99_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7283             (IRQ_DMA_CHANNEL99_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7284    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7285    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7286    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7287    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7288  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7289    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7290    #if (IRQ_DMA_CHANNEL99_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7291  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7292    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7293    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7294    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7295      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7296    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7297    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7298    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7299      Spi_IsrDmaError(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7300    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7301    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7302    #elif (IRQ_DMA_CHANNEL99_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7303  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7304    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7305    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7306    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7307      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7308    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7309    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7310    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7311      Spi_IsrDmaError(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7312    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7313    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7314    #elif (IRQ_DMA_CHANNEL99_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7315  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7316    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7317    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL99_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7318    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7319  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7320    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7321    #elif (IRQ_DMA_CHANNEL99_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7322    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7323    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7324    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7325  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7326  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7327  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7328  ** Syntax : void DMACH100SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7329  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7330  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7331  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7332  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7333  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7334  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7335  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7336  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7337  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7338  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7339  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7340  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7341  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7342  ** Description : Service for DMA Channel100 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7343  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7344  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7345  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7346  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7347  #if((IRQ_DMA_CHANNEL100_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL100_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7348  #if((IRQ_DMA_CHANNEL100_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL100_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7349  IFX_INTERRUPT(DMACH100SR_ISR, 0, IRQ_DMA_CHANNEL100_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7350  #elif IRQ_DMA_CHANNEL100_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7351  ISR(DMACH100SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7352  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7353  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7354    #if ((IRQ_DMA_CHANNEL100_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7355             (IRQ_DMA_CHANNEL100_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7356    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7357    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7358    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7359    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7360  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7361    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7362    #if (IRQ_DMA_CHANNEL100_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7363  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7364    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7365    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7366    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7367      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7368    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7369    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7370    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7371      Spi_IsrDmaError(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7372    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7373    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7374    #elif (IRQ_DMA_CHANNEL100_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7375  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7376    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7377    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7378    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7379      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7380    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7381    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7382    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7383      Spi_IsrDmaError(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7384    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7385    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7386    #elif (IRQ_DMA_CHANNEL100_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7387  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7388    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7389    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL100_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7390    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7391  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7392    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7393    #elif (IRQ_DMA_CHANNEL100_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7394    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7395    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7396    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7397  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7398  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7399  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7400  ** Syntax : void DMACH101SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7401  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7402  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7403  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7404  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7405  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7406  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7407  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7408  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7409  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7410  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7411  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7412  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7413  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7414  ** Description : Service for DMA Channel101 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7415  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7416  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7417  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7418  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7419  #if((IRQ_DMA_CHANNEL101_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL101_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7420  #if((IRQ_DMA_CHANNEL101_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL101_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7421  IFX_INTERRUPT(DMACH101SR_ISR, 0, IRQ_DMA_CHANNEL101_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7422  #elif IRQ_DMA_CHANNEL101_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7423  ISR(DMACH101SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7424  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7425  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7426    #if ((IRQ_DMA_CHANNEL101_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7427             (IRQ_DMA_CHANNEL101_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7428    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7429    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7430    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7431    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7432  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7433    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7434    #if (IRQ_DMA_CHANNEL101_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7435  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7436    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7437    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7438    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7439      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7440    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7441    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7442    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7443      Spi_IsrDmaError(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7444    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7445    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7446    #elif (IRQ_DMA_CHANNEL101_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7447  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7448    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7449    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7450    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7451      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7452    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7453    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7454    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7455      Spi_IsrDmaError(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7456    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7457    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7458    #elif (IRQ_DMA_CHANNEL101_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7459  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7460    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7461    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL101_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7462    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7463  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7464    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7465    #elif (IRQ_DMA_CHANNEL101_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7466    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7467    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7468    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7469  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7470  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7471  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7472  ** Syntax : void DMACH102SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7473  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7474  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7475  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7476  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7477  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7478  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7479  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7480  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7481  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7482  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7483  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7484  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7485  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7486  ** Description : Service for DMA Channel102 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7487  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7488  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7489  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7490  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7491  #if((IRQ_DMA_CHANNEL102_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL102_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7492  #if((IRQ_DMA_CHANNEL102_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL102_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7493  IFX_INTERRUPT(DMACH102SR_ISR, 0, IRQ_DMA_CHANNEL102_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7494  #elif IRQ_DMA_CHANNEL102_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7495  ISR(DMACH102SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7496  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7497  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7498    #if ((IRQ_DMA_CHANNEL102_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7499             (IRQ_DMA_CHANNEL102_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7500    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7501    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7502    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7503    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7504  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7505    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7506    #if (IRQ_DMA_CHANNEL102_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7507  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7508    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7509    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7510    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7511      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7512    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7513    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7514    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7515      Spi_IsrDmaError(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7516    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7517    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7518    #elif (IRQ_DMA_CHANNEL102_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7519  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7520    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7521    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7522    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7523      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7524    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7525    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7526    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7527      Spi_IsrDmaError(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7528    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7529    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7530    #elif (IRQ_DMA_CHANNEL102_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7531  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7532    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7533    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL102_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7534    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7535  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7536    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7537    #elif (IRQ_DMA_CHANNEL102_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7538    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7539    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7540    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7541  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7542  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7543  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7544  ** Syntax : void DMACH103SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7545  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7546  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7547  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7548  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7549  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7550  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7551  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7552  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7553  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7554  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7555  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7556  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7557  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7558  ** Description : Service for DMA Channel103 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7559  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7560  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7561  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7562  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7563  #if((IRQ_DMA_CHANNEL103_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL103_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7564  #if((IRQ_DMA_CHANNEL103_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL103_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7565  IFX_INTERRUPT(DMACH103SR_ISR, 0, IRQ_DMA_CHANNEL103_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7566  #elif IRQ_DMA_CHANNEL103_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7567  ISR(DMACH103SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7568  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7569  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7570    #if ((IRQ_DMA_CHANNEL103_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7571             (IRQ_DMA_CHANNEL103_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7572    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7573    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7574    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7575    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7576  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7577    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7578    #if (IRQ_DMA_CHANNEL103_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7579  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7580    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7581    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7582    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7583      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7584    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7585    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7586    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7587      Spi_IsrDmaError(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7588    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7589    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7590    #elif (IRQ_DMA_CHANNEL103_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7591  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7592    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7593    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7594    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7595      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7596    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7597    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7598    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7599      Spi_IsrDmaError(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7600    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7601    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7602    #elif (IRQ_DMA_CHANNEL103_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7603  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7604    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7605    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL103_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7606    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7607  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7608    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7609    #elif (IRQ_DMA_CHANNEL103_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7610    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7611    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7612    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7613  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7614  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7615  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7616  ** Syntax : void DMACH104SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7617  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7618  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7619  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7620  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7621  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7622  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7623  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7624  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7625  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7626  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7627  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7628  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7629  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7630  ** Description : Service for DMA Channel104 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7631  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7632  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7633  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7634  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7635  #if((IRQ_DMA_CHANNEL104_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL104_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7636  #if((IRQ_DMA_CHANNEL104_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL104_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7637  IFX_INTERRUPT(DMACH104SR_ISR, 0, IRQ_DMA_CHANNEL104_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7638  #elif IRQ_DMA_CHANNEL104_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7639  ISR(DMACH104SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7640  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7641  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7642    #if ((IRQ_DMA_CHANNEL104_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7643             (IRQ_DMA_CHANNEL104_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7644    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7645    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7646    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7647    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7648  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7649    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7650    #if (IRQ_DMA_CHANNEL104_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7651  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7652    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7653    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7654    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7655      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7656    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7657    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7658    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7659      Spi_IsrDmaError(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7660    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7661    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7662    #elif (IRQ_DMA_CHANNEL104_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7663  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7664    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7665    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7666    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7667      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7668    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7669    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7670    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7671      Spi_IsrDmaError(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7672    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7673    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7674    #elif (IRQ_DMA_CHANNEL104_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7675  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7676    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7677    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL104_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7678    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7679  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7680    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7681    #elif (IRQ_DMA_CHANNEL104_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7682    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7683    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7684    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7685  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7686  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7687  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7688  ** Syntax : void DMACH105SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7689  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7690  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7691  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7692  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7693  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7694  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7695  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7696  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7697  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7698  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7699  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7700  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7701  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7702  ** Description : Service for DMA Channel105 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7703  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7704  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7705  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7706  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7707  #if((IRQ_DMA_CHANNEL105_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL105_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7708  #if((IRQ_DMA_CHANNEL105_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL105_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7709  IFX_INTERRUPT(DMACH105SR_ISR, 0, IRQ_DMA_CHANNEL105_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7710  #elif IRQ_DMA_CHANNEL105_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7711  ISR(DMACH105SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7712  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7713  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7714    #if ((IRQ_DMA_CHANNEL105_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7715             (IRQ_DMA_CHANNEL105_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7716    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7717    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7718    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7719    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7720  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7721    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7722    #if (IRQ_DMA_CHANNEL105_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7723  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7724    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7725    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7726    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7727      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7728    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7729    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7730    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7731      Spi_IsrDmaError(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7732    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7733    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7734    #elif (IRQ_DMA_CHANNEL105_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7735  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7736    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7737    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7738    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7739      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7740    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7741    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7742    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7743      Spi_IsrDmaError(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7744    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7745    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7746    #elif (IRQ_DMA_CHANNEL105_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7747  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7748    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7749    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL105_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7750    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7751  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7752    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7753    #elif (IRQ_DMA_CHANNEL105_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7754    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7755    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7756    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7757  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7758  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7759  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7760  ** Syntax : void DMACH106SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7761  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7762  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7763  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7764  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7765  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7766  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7767  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7768  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7769  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7770  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7771  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7772  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7773  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7774  ** Description : Service for DMA Channel106 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7775  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7776  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7777  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7778  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7779  #if((IRQ_DMA_CHANNEL106_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL106_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7780  #if((IRQ_DMA_CHANNEL106_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL106_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7781  IFX_INTERRUPT(DMACH106SR_ISR, 0, IRQ_DMA_CHANNEL106_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7782  #elif IRQ_DMA_CHANNEL106_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7783  ISR(DMACH106SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7784  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7785  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7786    #if ((IRQ_DMA_CHANNEL106_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7787             (IRQ_DMA_CHANNEL106_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7788    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7789    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7790    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7791    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7792  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7793    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7794    #if (IRQ_DMA_CHANNEL106_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7795  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7796    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7797    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7798    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7799      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7800    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7801    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7802    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7803      Spi_IsrDmaError(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7804    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7805    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7806    #elif (IRQ_DMA_CHANNEL106_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7807  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7808    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7809    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7810    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7811      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7812    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7813    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7814    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7815      Spi_IsrDmaError(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7816    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7817    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7818    #elif (IRQ_DMA_CHANNEL106_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7819  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7820    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7821    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL106_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7822    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7823  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7824    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7825    #elif (IRQ_DMA_CHANNEL106_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7826    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7827    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7828    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7829  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7830  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7831  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7832  ** Syntax : void DMACH107SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7833  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7834  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7835  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7836  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7837  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7838  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7839  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7840  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7841  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7842  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7843  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7844  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7845  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7846  ** Description : Service for DMA Channel107 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7847  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7848  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7849  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7850  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7851  #if((IRQ_DMA_CHANNEL107_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL107_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7852  #if((IRQ_DMA_CHANNEL107_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL107_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7853  IFX_INTERRUPT(DMACH107SR_ISR, 0, IRQ_DMA_CHANNEL107_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7854  #elif IRQ_DMA_CHANNEL107_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7855  ISR(DMACH107SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7856  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7857  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7858    #if ((IRQ_DMA_CHANNEL107_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7859             (IRQ_DMA_CHANNEL107_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7860    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7861    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7862    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7863    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7864  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7865    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7866    #if (IRQ_DMA_CHANNEL107_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7867  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7868    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7869    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7870    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7871      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7872    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7873    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7874    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7875      Spi_IsrDmaError(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7876    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7877    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7878    #elif (IRQ_DMA_CHANNEL107_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7879  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7880    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7881    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7882    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7883      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7884    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7885    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7886    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7887      Spi_IsrDmaError(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7888    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7889    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7890    #elif (IRQ_DMA_CHANNEL107_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7891  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7892    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7893    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL107_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7894    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7895  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7896    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7897    #elif (IRQ_DMA_CHANNEL107_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7898    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7899    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7900    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7901  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7902  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7903  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7904  ** Syntax : void DMACH108SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7905  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7906  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7907  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7908  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7909  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7910  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7911  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7912  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7913  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7914  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7915  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7916  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7917  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7918  ** Description : Service for DMA Channel108 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7919  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7920  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7921  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7922  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7923  #if((IRQ_DMA_CHANNEL108_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL108_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7924  #if((IRQ_DMA_CHANNEL108_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL108_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7925  IFX_INTERRUPT(DMACH108SR_ISR, 0, IRQ_DMA_CHANNEL108_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7926  #elif IRQ_DMA_CHANNEL108_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7927  ISR(DMACH108SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7928  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7929  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7930    #if ((IRQ_DMA_CHANNEL108_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7931             (IRQ_DMA_CHANNEL108_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7932    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7933    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7934    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7935    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7936  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7937    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7938    #if (IRQ_DMA_CHANNEL108_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7939  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7940    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7941    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7942    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7943      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7944    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7945    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7946    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7947      Spi_IsrDmaError(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7948    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7949    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7950    #elif (IRQ_DMA_CHANNEL108_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7951  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7952    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7953    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7954    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7955      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7956    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7957    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7958    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7959      Spi_IsrDmaError(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7960    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7961    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7962    #elif (IRQ_DMA_CHANNEL108_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7963  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7964    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7965    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL108_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7966    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7967  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7968    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7969    #elif (IRQ_DMA_CHANNEL108_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7970    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7971    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7972    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7973  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7974  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7975  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7976  ** Syntax : void DMACH109SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7977  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7978  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7979  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7980  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7981  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7982  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7983  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7984  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7985  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7986  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7987  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7988  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7989  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7990  ** Description : Service for DMA Channel109 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7991  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7992  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7993  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7994  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7995  #if((IRQ_DMA_CHANNEL109_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL109_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7996  #if((IRQ_DMA_CHANNEL109_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL109_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7997  IFX_INTERRUPT(DMACH109SR_ISR, 0, IRQ_DMA_CHANNEL109_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7998  #elif IRQ_DMA_CHANNEL109_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  7999  ISR(DMACH109SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8000  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8001  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8002    #if ((IRQ_DMA_CHANNEL109_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8003             (IRQ_DMA_CHANNEL109_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8004    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8005    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8006    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8007    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8008  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8009    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8010    #if (IRQ_DMA_CHANNEL109_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8011  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8012    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8013    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8014    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8015      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8016    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8017    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8018    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8019      Spi_IsrDmaError(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8020    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8021    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8022    #elif (IRQ_DMA_CHANNEL109_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8023  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8024    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8025    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8026    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8027      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8028    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8029    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8030    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8031      Spi_IsrDmaError(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8032    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8033    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8034    #elif (IRQ_DMA_CHANNEL109_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8035  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8036    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8037    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL109_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8038    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8039  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8040    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8041    #elif (IRQ_DMA_CHANNEL109_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8042    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8043    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8044    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8045  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8046  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8047  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8048  ** Syntax : void DMACH110SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8049  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8050  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8051  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8052  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8053  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8054  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8055  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8056  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8057  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8058  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8059  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8060  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8061  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8062  ** Description : Service for DMA Channel110 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8063  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8064  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8065  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8066  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8067  #if((IRQ_DMA_CHANNEL110_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL110_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8068  #if((IRQ_DMA_CHANNEL110_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL110_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8069  IFX_INTERRUPT(DMACH110SR_ISR, 0, IRQ_DMA_CHANNEL110_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8070  #elif IRQ_DMA_CHANNEL110_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8071  ISR(DMACH110SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8072  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8073  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8074    #if ((IRQ_DMA_CHANNEL110_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8075             (IRQ_DMA_CHANNEL110_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8076    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8077    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8078    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8079    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8080  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8081    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8082    #if (IRQ_DMA_CHANNEL110_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8083  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8084    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8085    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8086    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8087      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8088    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8089    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8090    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8091      Spi_IsrDmaError(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8092    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8093    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8094    #elif (IRQ_DMA_CHANNEL110_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8095  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8096    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8097    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8098    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8099      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8100    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8101    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8102    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8103      Spi_IsrDmaError(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8104    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8105    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8106    #elif (IRQ_DMA_CHANNEL110_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8107  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8108    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8109    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL110_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8110    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8111  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8112    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8113    #elif (IRQ_DMA_CHANNEL110_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8114    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8115    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8116    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8117  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8118  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8119  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8120  ** Syntax : void DMACH111SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8121  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8122  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8123  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8124  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8125  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8126  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8127  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8128  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8129  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8130  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8131  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8132  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8133  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8134  ** Description : Service for DMA Channel111 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8135  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8136  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8137  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8138  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8139  #if((IRQ_DMA_CHANNEL111_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL111_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8140  #if((IRQ_DMA_CHANNEL111_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL111_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8141  IFX_INTERRUPT(DMACH111SR_ISR, 0, IRQ_DMA_CHANNEL111_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8142  #elif IRQ_DMA_CHANNEL111_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8143  ISR(DMACH111SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8144  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8145  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8146    #if ((IRQ_DMA_CHANNEL111_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8147             (IRQ_DMA_CHANNEL111_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8148    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8149    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8150    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8151    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8152  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8153    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8154    #if (IRQ_DMA_CHANNEL111_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8155  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8156    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8157    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8158    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8159      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8160    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8161    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8162    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8163      Spi_IsrDmaError(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8164    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8165    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8166    #elif (IRQ_DMA_CHANNEL111_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8167  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8168    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8169    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8170    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8171      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8172    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8173    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8174    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8175      Spi_IsrDmaError(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8176    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8177    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8178    #elif (IRQ_DMA_CHANNEL111_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8179  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8180    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8181    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL111_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8182    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8183  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8184    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8185    #elif (IRQ_DMA_CHANNEL111_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8186    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8187    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8188    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8189  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8190  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8191  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8192  ** Syntax : void DMACH112SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8193  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8194  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8195  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8196  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8197  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8198  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8199  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8200  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8201  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8202  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8203  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8204  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8205  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8206  ** Description : Service for DMA Channel112 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8207  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8208  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8209  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8210  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8211  #if((IRQ_DMA_CHANNEL112_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL112_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8212  #if((IRQ_DMA_CHANNEL112_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL112_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8213  IFX_INTERRUPT(DMACH112SR_ISR, 0, IRQ_DMA_CHANNEL112_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8214  #elif IRQ_DMA_CHANNEL112_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8215  ISR(DMACH112SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8216  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8217  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8218    #if ((IRQ_DMA_CHANNEL112_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8219             (IRQ_DMA_CHANNEL112_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8220    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8221    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8222    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8223    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8224  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8225    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8226    #if (IRQ_DMA_CHANNEL112_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8227  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8228    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8229    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8230    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8231      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8232    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8233    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8234    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8235      Spi_IsrDmaError(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8236    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8237    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8238    #elif (IRQ_DMA_CHANNEL112_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8239  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8240    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8241    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8242    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8243      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8244    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8245    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8246    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8247      Spi_IsrDmaError(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8248    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8249    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8250    #elif (IRQ_DMA_CHANNEL112_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8251  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8252    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8253    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL112_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8254    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8255  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8256    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8257    #elif (IRQ_DMA_CHANNEL112_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8258    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8259    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8260    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8261  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8262  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8263  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8264  ** Syntax : void DMACH113SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8265  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8266  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8267  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8268  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8269  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8270  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8271  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8272  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8273  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8274  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8275  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8276  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8277  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8278  ** Description : Service for DMA Channel113 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8279  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8280  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8281  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8282  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8283  #if((IRQ_DMA_CHANNEL113_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL113_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8284  #if((IRQ_DMA_CHANNEL113_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL113_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8285  IFX_INTERRUPT(DMACH113SR_ISR, 0, IRQ_DMA_CHANNEL113_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8286  #elif IRQ_DMA_CHANNEL113_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8287  ISR(DMACH113SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8288  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8289  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8290    #if ((IRQ_DMA_CHANNEL113_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8291             (IRQ_DMA_CHANNEL113_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8292    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8293    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8294    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8295    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8296  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8297    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8298    #if (IRQ_DMA_CHANNEL113_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8299  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8300    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8301    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8302    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8303      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8304    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8305    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8306    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8307      Spi_IsrDmaError(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8308    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8309    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8310    #elif (IRQ_DMA_CHANNEL113_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8311  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8312    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8313    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8314    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8315      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8316    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8317    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8318    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8319      Spi_IsrDmaError(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8320    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8321    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8322    #elif (IRQ_DMA_CHANNEL113_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8323  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8324    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8325    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL113_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8326    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8327  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8328    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8329    #elif (IRQ_DMA_CHANNEL113_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8330    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8331    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8332    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8333  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8334  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8335  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8336  ** Syntax : void DMACH114SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8337  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8338  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8339  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8340  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8341  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8342  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8343  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8344  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8345  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8346  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8347  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8348  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8349  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8350  ** Description : Service for DMA Channel114 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8351  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8352  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8353  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8354  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8355  #if((IRQ_DMA_CHANNEL114_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL114_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8356  #if((IRQ_DMA_CHANNEL114_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL114_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8357  IFX_INTERRUPT(DMACH114SR_ISR, 0, IRQ_DMA_CHANNEL114_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8358  #elif IRQ_DMA_CHANNEL114_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8359  ISR(DMACH114SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8360  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8361  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8362    #if ((IRQ_DMA_CHANNEL114_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8363             (IRQ_DMA_CHANNEL114_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8364    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8365    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8366    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8367    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8368  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8369    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8370    #if (IRQ_DMA_CHANNEL114_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8371  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8372    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8373    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8374    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8375      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8376    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8377    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8378    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8379      Spi_IsrDmaError(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8380    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8381    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8382    #elif (IRQ_DMA_CHANNEL114_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8383  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8384    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8385    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8386    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8387      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8388    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8389    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8390    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8391      Spi_IsrDmaError(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8392    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8393    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8394    #elif (IRQ_DMA_CHANNEL114_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8395  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8396    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8397    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL114_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8398    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8399  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8400    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8401    #elif (IRQ_DMA_CHANNEL114_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8402    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8403    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8404    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8405  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8406  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8407  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8408  ** Syntax : void DMACH115SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8409  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8410  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8411  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8412  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8413  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8414  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8415  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8416  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8417  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8418  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8419  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8420  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8421  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8422  ** Description : Service for DMA Channel115 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8423  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8424  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8425  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8426  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8427  #if((IRQ_DMA_CHANNEL115_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL115_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8428  #if((IRQ_DMA_CHANNEL115_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL115_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8429  IFX_INTERRUPT(DMACH115SR_ISR, 0, IRQ_DMA_CHANNEL115_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8430  #elif IRQ_DMA_CHANNEL115_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8431  ISR(DMACH115SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8432  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8433  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8434    #if ((IRQ_DMA_CHANNEL115_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8435             (IRQ_DMA_CHANNEL115_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8436    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8437    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8438    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8439    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8440  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8441    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8442    #if (IRQ_DMA_CHANNEL115_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8443  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8444    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8445    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8446    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8447      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8448    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8449    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8450    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8451      Spi_IsrDmaError(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8452    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8453    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8454    #elif (IRQ_DMA_CHANNEL115_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8455  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8456    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8457    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8458    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8459      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8460    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8461    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8462    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8463      Spi_IsrDmaError(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8464    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8465    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8466    #elif (IRQ_DMA_CHANNEL115_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8467  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8468    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8469    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL115_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8470    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8471  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8472    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8473    #elif (IRQ_DMA_CHANNEL115_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8474    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8475    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8476    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8477  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8478  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8479  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8480  ** Syntax : void DMACH116SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8481  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8482  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8483  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8484  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8485  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8486  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8487  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8488  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8489  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8490  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8491  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8492  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8493  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8494  ** Description : Service for DMA Channel116 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8495  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8496  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8497  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8498  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8499  #if((IRQ_DMA_CHANNEL116_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL116_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8500  #if((IRQ_DMA_CHANNEL116_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL116_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8501  IFX_INTERRUPT(DMACH116SR_ISR, 0, IRQ_DMA_CHANNEL116_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8502  #elif IRQ_DMA_CHANNEL116_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8503  ISR(DMACH116SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8504  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8505  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8506    #if ((IRQ_DMA_CHANNEL116_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8507             (IRQ_DMA_CHANNEL116_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8508    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8509    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8510    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8511    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8512  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8513    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8514    #if (IRQ_DMA_CHANNEL116_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8515  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8516    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8517    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8518    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8519      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8520    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8521    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8522    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8523      Spi_IsrDmaError(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8524    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8525    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8526    #elif (IRQ_DMA_CHANNEL116_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8527  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8528    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8529    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8530    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8531      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8532    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8533    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8534    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8535      Spi_IsrDmaError(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8536    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8537    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8538    #elif (IRQ_DMA_CHANNEL116_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8539  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8540    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8541    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL116_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8542    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8543  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8544    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8545    #elif (IRQ_DMA_CHANNEL116_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8546    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8547    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8548    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8549  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8550  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8551  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8552  ** Syntax : void DMACH117SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8553  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8554  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8555  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8556  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8557  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8558  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8559  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8560  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8561  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8562  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8563  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8564  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8565  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8566  ** Description : Service for DMA Channel117 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8567  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8568  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8569  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8570  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8571  #if((IRQ_DMA_CHANNEL117_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL117_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8572  #if((IRQ_DMA_CHANNEL117_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL117_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8573  IFX_INTERRUPT(DMACH117SR_ISR, 0, IRQ_DMA_CHANNEL117_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8574  #elif IRQ_DMA_CHANNEL117_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8575  ISR(DMACH117SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8576  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8577  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8578    #if ((IRQ_DMA_CHANNEL117_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8579             (IRQ_DMA_CHANNEL117_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8580    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8581    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8582    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8583    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8584  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8585    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8586    #if (IRQ_DMA_CHANNEL117_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8587  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8588    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8589    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8590    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8591      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8592    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8593    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8594    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8595      Spi_IsrDmaError(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8596    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8597    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8598    #elif (IRQ_DMA_CHANNEL117_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8599  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8600    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8601    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8602    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8603      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8604    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8605    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8606    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8607      Spi_IsrDmaError(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8608    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8609    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8610    #elif (IRQ_DMA_CHANNEL117_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8611  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8612    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8613    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL117_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8614    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8615  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8616    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8617    #elif (IRQ_DMA_CHANNEL117_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8618    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8619    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8620    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8621  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8622  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8623  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8624  ** Syntax : void DMACH118SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8625  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8626  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8627  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8628  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8629  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8630  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8631  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8632  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8633  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8634  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8635  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8636  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8637  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8638  ** Description : Service for DMA Channel118 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8639  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8640  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8641  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8642  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8643  #if((IRQ_DMA_CHANNEL118_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL118_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8644  #if((IRQ_DMA_CHANNEL118_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL118_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8645  IFX_INTERRUPT(DMACH118SR_ISR, 0, IRQ_DMA_CHANNEL118_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8646  #elif IRQ_DMA_CHANNEL118_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8647  ISR(DMACH118SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8648  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8649  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8650    #if ((IRQ_DMA_CHANNEL118_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8651             (IRQ_DMA_CHANNEL118_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8652    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8653    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8654    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8655    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8656  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8657    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8658    #if (IRQ_DMA_CHANNEL118_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8659  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8660    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8661    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8662    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8663      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8664    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8665    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8666    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8667      Spi_IsrDmaError(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8668    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8669    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8670    #elif (IRQ_DMA_CHANNEL118_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8671  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8672    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8673    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8674    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8675      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8676    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8677    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8678    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8679      Spi_IsrDmaError(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8680    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8681    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8682    #elif (IRQ_DMA_CHANNEL118_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8683  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8684    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8685    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL118_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8686    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8687  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8688    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8689    #elif (IRQ_DMA_CHANNEL118_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8690    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8691    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8692    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8693  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8694  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8695  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8696  ** Syntax : void DMACH119SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8697  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8698  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8699  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8700  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8701  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8702  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8703  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8704  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8705  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8706  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8707  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8708  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8709  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8710  ** Description : Service for DMA Channel119 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8711  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8712  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8713  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8714  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8715  #if((IRQ_DMA_CHANNEL119_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL119_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8716  #if((IRQ_DMA_CHANNEL119_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL119_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8717  IFX_INTERRUPT(DMACH119SR_ISR, 0, IRQ_DMA_CHANNEL119_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8718  #elif IRQ_DMA_CHANNEL119_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8719  ISR(DMACH119SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8720  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8721  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8722    #if ((IRQ_DMA_CHANNEL119_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8723             (IRQ_DMA_CHANNEL119_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8724    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8725    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8726    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8727    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8728  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8729    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8730    #if (IRQ_DMA_CHANNEL119_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8731  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8732    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8733    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8734    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8735      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8736    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8737    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8738    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8739      Spi_IsrDmaError(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8740    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8741    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8742    #elif (IRQ_DMA_CHANNEL119_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8743  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8744    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8745    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8746    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8747      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8748    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8749    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8750    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8751      Spi_IsrDmaError(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8752    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8753    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8754    #elif (IRQ_DMA_CHANNEL119_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8755  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8756    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8757    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL119_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8758    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8759  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8760    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8761    #elif (IRQ_DMA_CHANNEL119_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8762    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8763    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8764    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8765  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8766  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8767  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8768  ** Syntax : void DMACH120SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8769  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8770  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8771  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8772  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8773  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8774  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8775  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8776  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8777  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8778  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8779  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8780  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8781  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8782  ** Description : Service for DMA Channel120 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8783  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8784  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8785  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8786  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8787  #if((IRQ_DMA_CHANNEL120_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL120_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8788  #if((IRQ_DMA_CHANNEL120_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL120_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8789  IFX_INTERRUPT(DMACH120SR_ISR, 0, IRQ_DMA_CHANNEL120_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8790  #elif IRQ_DMA_CHANNEL120_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8791  ISR(DMACH120SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8792  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8793  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8794    #if ((IRQ_DMA_CHANNEL120_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8795             (IRQ_DMA_CHANNEL120_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8796    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8797    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8798    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8799    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8800  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8801    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8802    #if (IRQ_DMA_CHANNEL120_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8803  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8804    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8805    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8806    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8807      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8808    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8809    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8810    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8811      Spi_IsrDmaError(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8812    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8813    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8814    #elif (IRQ_DMA_CHANNEL120_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8815  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8816    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8817    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8818    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8819      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8820    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8821    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8822    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8823      Spi_IsrDmaError(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8824    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8825    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8826    #elif (IRQ_DMA_CHANNEL120_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8827  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8828    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8829    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL120_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8830    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8831  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8832    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8833    #elif (IRQ_DMA_CHANNEL120_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8834    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8835    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8836    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8837  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8838  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8839  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8840  ** Syntax : void DMACH121SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8841  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8842  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8843  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8844  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8845  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8846  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8847  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8848  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8849  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8850  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8851  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8852  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8853  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8854  ** Description : Service for DMA Channel121 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8855  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8856  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8857  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8858  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8859  #if((IRQ_DMA_CHANNEL121_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL121_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8860  #if((IRQ_DMA_CHANNEL121_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL121_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8861  IFX_INTERRUPT(DMACH121SR_ISR, 0, IRQ_DMA_CHANNEL121_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8862  #elif IRQ_DMA_CHANNEL121_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8863  ISR(DMACH121SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8864  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8865  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8866    #if ((IRQ_DMA_CHANNEL121_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8867             (IRQ_DMA_CHANNEL121_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8868    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8869    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8870    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8871    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8872  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8873    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8874    #if (IRQ_DMA_CHANNEL121_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8875  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8876    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8877    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8878    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8879      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8880    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8881    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8882    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8883      Spi_IsrDmaError(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8884    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8885    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8886    #elif (IRQ_DMA_CHANNEL121_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8887  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8888    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8889    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8890    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8891      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8892    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8893    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8894    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8895      Spi_IsrDmaError(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8896    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8897    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8898    #elif (IRQ_DMA_CHANNEL121_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8899  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8900    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8901    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL121_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8902    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8903  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8904    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8905    #elif (IRQ_DMA_CHANNEL121_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8906    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8907    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8908    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8909  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8910  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8911  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8912  ** Syntax : void DMACH122SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8913  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8914  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8915  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8916  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8917  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8918  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8919  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8920  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8921  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8922  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8923  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8924  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8925  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8926  ** Description : Service for DMA Channel122 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8927  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8928  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8929  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8930  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8931  #if((IRQ_DMA_CHANNEL122_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL122_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8932  #if((IRQ_DMA_CHANNEL122_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL122_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8933  IFX_INTERRUPT(DMACH122SR_ISR, 0, IRQ_DMA_CHANNEL122_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8934  #elif IRQ_DMA_CHANNEL122_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8935  ISR(DMACH122SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8936  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8937  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8938    #if ((IRQ_DMA_CHANNEL122_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8939             (IRQ_DMA_CHANNEL122_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8940    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8941    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8942    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8943    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8944  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8945    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8946    #if (IRQ_DMA_CHANNEL122_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8947  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8948    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8949    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8950    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8951      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8952    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8953    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8954    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8955      Spi_IsrDmaError(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8956    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8957    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8958    #elif (IRQ_DMA_CHANNEL122_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8959  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8960    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8961    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8962    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8963      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8964    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8965    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8966    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8967      Spi_IsrDmaError(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8968    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8969    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8970    #elif (IRQ_DMA_CHANNEL122_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8971  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8972    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8973    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL122_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8974    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8975  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8976    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8977    #elif (IRQ_DMA_CHANNEL122_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8978    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8979    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8980    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8981  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8982  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8983  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8984  ** Syntax : void DMACH123SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8985  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8986  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8987  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8988  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8989  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8990  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8991  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8992  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8993  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8994  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8995  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8996  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8997  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8998  ** Description : Service for DMA Channel123 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  8999  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9000  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9001  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9002  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9003  #if((IRQ_DMA_CHANNEL123_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL123_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9004  #if((IRQ_DMA_CHANNEL123_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL123_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9005  IFX_INTERRUPT(DMACH123SR_ISR, 0, IRQ_DMA_CHANNEL123_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9006  #elif IRQ_DMA_CHANNEL123_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9007  ISR(DMACH123SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9008  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9009  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9010    #if ((IRQ_DMA_CHANNEL123_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9011             (IRQ_DMA_CHANNEL123_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9012    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9013    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9014    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9015    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9016  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9017    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9018    #if (IRQ_DMA_CHANNEL123_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9019  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9020    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9021    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9022    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9023      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9024    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9025    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9026    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9027      Spi_IsrDmaError(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9028    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9029    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9030    #elif (IRQ_DMA_CHANNEL123_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9031  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9032    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9033    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9034    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9035      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9036    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9037    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9038    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9039      Spi_IsrDmaError(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9040    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9041    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9042    #elif (IRQ_DMA_CHANNEL123_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9043  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9044    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9045    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL123_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9046    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9047  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9048    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9049    #elif (IRQ_DMA_CHANNEL123_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9050    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9051    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9052    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9053  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9054  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9055  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9056  ** Syntax : void DMACH124SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9057  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9058  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9059  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9060  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9061  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9062  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9063  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9064  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9065  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9066  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9067  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9068  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9069  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9070  ** Description : Service for DMA Channel124 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9071  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9072  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9073  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9074  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9075  #if((IRQ_DMA_CHANNEL124_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL124_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9076  #if((IRQ_DMA_CHANNEL124_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL124_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9077  IFX_INTERRUPT(DMACH124SR_ISR, 0, IRQ_DMA_CHANNEL124_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9078  #elif IRQ_DMA_CHANNEL124_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9079  ISR(DMACH124SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9080  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9081  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9082    #if ((IRQ_DMA_CHANNEL124_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9083             (IRQ_DMA_CHANNEL124_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9084    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9085    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9086    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9087    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9088  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9089    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9090    #if (IRQ_DMA_CHANNEL124_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9091  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9092    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9093    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9094    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9095      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9096    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9097    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9098    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9099      Spi_IsrDmaError(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9100    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9101    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9102    #elif (IRQ_DMA_CHANNEL124_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9103  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9104    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9105    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9106    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9107      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9108    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9109    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9110    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9111      Spi_IsrDmaError(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9112    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9113    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9114    #elif (IRQ_DMA_CHANNEL124_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9115  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9116    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9117    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL124_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9118    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9119  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9120    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9121    #elif (IRQ_DMA_CHANNEL124_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9122    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9123    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9124    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9125  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9126  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9127  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9128  ** Syntax : void DMACH125SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9129  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9130  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9131  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9132  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9133  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9134  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9135  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9136  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9137  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9138  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9139  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9140  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9141  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9142  ** Description : Service for DMA Channel125 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9143  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9144  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9145  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9146  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9147  #if((IRQ_DMA_CHANNEL125_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL125_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9148  #if((IRQ_DMA_CHANNEL125_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL125_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9149  IFX_INTERRUPT(DMACH125SR_ISR, 0, IRQ_DMA_CHANNEL125_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9150  #elif IRQ_DMA_CHANNEL125_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9151  ISR(DMACH125SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9152  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9153  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9154    #if ((IRQ_DMA_CHANNEL125_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9155             (IRQ_DMA_CHANNEL125_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9156    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9157    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9158    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9159    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9160  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9161    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9162    #if (IRQ_DMA_CHANNEL125_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9163  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9164    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9165    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9166    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9167      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9168    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9169    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9170    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9171      Spi_IsrDmaError(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9172    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9173    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9174    #elif (IRQ_DMA_CHANNEL125_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9175  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9176    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9177    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9178    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9179      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9180    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9181    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9182    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9183      Spi_IsrDmaError(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9184    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9185    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9186    #elif (IRQ_DMA_CHANNEL125_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9187  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9188    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9189    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL125_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9190    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9191  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9192    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9193    #elif (IRQ_DMA_CHANNEL125_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9194    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9195    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9196    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9197  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9198  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9199  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9200  ** Syntax : void DMACH126SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9201  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9202  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9203  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9204  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9205  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9206  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9207  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9208  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9209  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9210  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9211  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9212  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9213  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9214  ** Description : Service for DMA Channel126 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9215  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9216  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9217  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9218  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9219  #if((IRQ_DMA_CHANNEL126_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL126_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9220  #if((IRQ_DMA_CHANNEL126_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL126_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9221  IFX_INTERRUPT(DMACH126SR_ISR, 0, IRQ_DMA_CHANNEL126_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9222  #elif IRQ_DMA_CHANNEL126_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9223  ISR(DMACH126SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9224  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9225  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9226    #if ((IRQ_DMA_CHANNEL126_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9227             (IRQ_DMA_CHANNEL126_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9228    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9229    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9230    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9231    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9232  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9233    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9234    #if (IRQ_DMA_CHANNEL126_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9235  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9236    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9237    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9238    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9239      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9240    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9241    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9242    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9243      Spi_IsrDmaError(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9244    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9245    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9246    #elif (IRQ_DMA_CHANNEL126_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9247  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9248    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9249    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9250    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9251      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9252    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9253    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9254    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9255      Spi_IsrDmaError(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9256    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9257    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9258    #elif (IRQ_DMA_CHANNEL126_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9259  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9260    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9261    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL126_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9262    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9263  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9264    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9265    #elif (IRQ_DMA_CHANNEL126_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9266    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9267    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9268    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9269  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9270  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9271  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9272  ** Syntax : void DMACH127SR_ISR(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9273  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9274  ** Service ID:       NA                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9275  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9276  ** Sync/Async:       Synchronous                                             **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9277  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9278  ** Reentrancy:       reentrant                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9279  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9280  ** Parameters (in):  none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9281  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9282  ** Parameters (out): none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9283  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9284  ** Return value:     none                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9285  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9286  ** Description : Service for DMA Channel127 for service a node on Channel    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9287  **               interrupt,Transaction lost Transmit interrupt, Move engine  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9288  **               interrupts,Wrap buffer interrupts                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9289  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9290  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9291  #if((IRQ_DMA_CHANNEL127_SR_PRIO > 0U) || (IRQ_DMA_CHANNEL127_SR_CAT == IRQ_CAT23))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9292  #if((IRQ_DMA_CHANNEL127_SR_PRIO > 0U) && (IRQ_DMA_CHANNEL127_SR_CAT == IRQ_CAT1))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9293  IFX_INTERRUPT(DMACH127SR_ISR, 0, IRQ_DMA_CHANNEL127_SR_PRIO)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9294  #elif IRQ_DMA_CHANNEL127_SR_CAT == IRQ_CAT23
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9295  ISR(DMACH127SR_ISR)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9296  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9297  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9298    #if ((IRQ_DMA_CHANNEL127_USED == IRQ_DMA_USED_MCALSPI_TX) || \ 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9299             (IRQ_DMA_CHANNEL127_USED == IRQ_DMA_USED_MCALSPI_RX))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9300    uint32 DmaErrorstatus;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9301    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9302    /* Enable Global Interrupts */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9303    Mcal_EnableAllInterrupts();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9304  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9305    /* SPI TX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9306    #if (IRQ_DMA_CHANNEL127_USED == IRQ_DMA_USED_MCALSPI_TX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9307  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9308    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9309    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9310    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9311      Spi_IsrDmaQspiTx(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9312    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9313    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9314    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9315      Spi_IsrDmaError(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9316    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9317    /* SPI RX interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9318    #elif (IRQ_DMA_CHANNEL127_USED == IRQ_DMA_USED_MCALSPI_RX)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9319  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9320    DmaErrorstatus  = Spi_IsrCheckDmaError(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9321    if (DmaErrorstatus == 0U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9322    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9323      Spi_IsrDmaQspiRx(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9324    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9325    else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9326    {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9327      Spi_IsrDmaError(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9328    }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9329    /* ADC interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9330    #elif (IRQ_DMA_CHANNEL127_USED == IRQ_DMA_USED_MCALADC)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9331  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9332    #if (ADC_GROUP_EMUX_SCAN == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9333    Adc_IsrDmaSrn(IRQ_DMA_CHANNEL127_PARAM);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9334    #endif /*End of ADC_GROUP_EMUX_SCAN == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9335  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9336    /* DMA CDD interrupt */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9337    #elif (IRQ_DMA_CHANNEL127_USED == IRQ_DMA_AVAILABLE)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9338    /* User Code Begins */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9339    /* Complex DMA driver usage */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9340    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9341  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9342  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9343  #endif/*end of IRQ_DMA_CH64TO127_EXIST*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9344  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9345  #define IRQ_STOP_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Dma_Irq.c	  9346  #include "MemMap.h"

	; Module end
