// Seed: 3812862135
module module_0 (
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_20;
  assign id_7 = id_6;
endmodule
module module_1 (
    input supply1 id_0
);
  id_2(
      id_2
  );
  wor id_3;
  assign id_2 = 1'b0 ^ id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_2 = 1;
  reg id_4;
  initial
    #id_5 begin
      id_4 = id_4.id_4;
      begin
        id_2 <= 1;
        id_4 <= 1;
        begin
          if (~id_3 - 1) id_2 = 1'b0 == id_4;
        end
      end
      id_4 <= id_2;
    end
endmodule
