Running: /media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/media/design/fpga/projects/SREG_CONTROL/SREG_CORE_isim_beh.exe" -prj "/media/design/fpga/projects/SREG_CONTROL/SREG_CORE_beh.prj" "SREG_CORE" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/design/fpga/projects/SREG_CONTROL/SREG_CORE.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96220 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity sreg_core
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /media/design/fpga/projects/SREG_CONTROL/SREG_CORE_isim_beh.exe
Fuse Memory Usage: 1192924 KB
Fuse CPU Usage: 970 ms
GCC CPU Usage: 100 ms
