INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_8_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_8_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_10_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_10_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_12_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_12_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_13_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_13_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_14_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_14_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_15_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_15_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_17_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_17_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_18_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_18_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_19_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_19_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_20_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_20_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_21_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_21_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_22_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_22_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_23_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_23_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_24_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_24_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_25_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_25_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_26_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_26_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_27_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_27_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_28_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_28_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_29_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_29_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_30_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_30_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_31_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_31_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Block_preheader_i_i_04_proc27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_preheader_i_i_04_proc27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Loop_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject_mul_15s_32s_47_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_15s_32s_47_5_1_MulnS_0
INFO: [VRFC 10-311] analyzing module myproject_mul_15s_32s_47_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Loop_1_proc_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc_w2_V_rom
INFO: [VRFC 10-311] analyzing module Loop_1_proc_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/fifo_w32_d32_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/start_for_Loop_1_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_1_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_1_proc_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.Block_preheader_i_i_04_proc27
Compiling module xil_defaultlib.Loop_1_proc_w2_V_rom
Compiling module xil_defaultlib.Loop_1_proc_w2_V(DataWidth=15,Ad...
Compiling module xil_defaultlib.myproject_mul_15s_32s_47_5_1_Mul...
Compiling module xil_defaultlib.myproject_mul_15s_32s_47_5_1(ID=...
Compiling module xil_defaultlib.Loop_1_proc
Compiling module xil_defaultlib.Block_dot_product_array_array_ap...
Compiling module xil_defaultlib.fifo_w32_d32_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d32_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Loop_1_proc_U0_shiftRe...
Compiling module xil_defaultlib.start_for_Loop_1_proc_U0
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_2_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_3_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_4_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_5_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_6_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_7_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_8_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_9_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_10_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_11_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_12_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_13_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_14_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_15_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_16_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_17_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_18_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_19_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_20_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_21_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_22_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_23_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_24_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_25_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_26_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_27_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_28_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_29_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_30_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_31_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_0_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 18 15:03:34 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 15:03:34 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer2_out_group [add_wave_group layer2_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TDATA -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TDATA -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_16_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_17_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_18_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_19_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_20_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_21_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_22_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_23_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_24_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_25_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_26_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_27_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_28_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_29_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_30_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_31_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_0_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer2_out_group [add_wave_group layer2_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TDATA -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V_data_31_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_31_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_30_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_30_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_29_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_29_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_28_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_28_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_27_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_27_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_26_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_26_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_25_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_25_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_24_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_24_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_23_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_23_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_22_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_22_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_21_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_21_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_20_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_20_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_19_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_19_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_18_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_18_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_17_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_17_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_16_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_16_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_15_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_15_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_14_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_14_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_13_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_13_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_12_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_12_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_11_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_11_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_10_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_10_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_9_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_9_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_8_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_8_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_31_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_30_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_29_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_28_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_27_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_26_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_25_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_24_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_23_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_22_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_21_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_20_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_19_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_18_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_17_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_16_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_15_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_14_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_13_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_12_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_11_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_10_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_9_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_8_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TDATA -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "1423000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1442500 ps : File "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 1396
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 18 15:03:44 2023...
