[{"name": "TX", "reg_type": "TBD", "base_address": "0x2000", "registers": [{"bus_id": "err", "reg_block_id": "err", "name": "TX_en", "address_offset": "0x00", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DP_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable - activates the clock enable of TX lineup", "default_value": "0x0", "values": [{"value": "0", "description": "Disable TX digital lineup", "name": "disable"}, {"value": "1", "description": "Enable TX digital lineup", "name": "enable"}]}, {"name": "en_lup1", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable lineup1 - AND with TX_DP_enable reg", "default_value": "0x0", "values": [{"value": "0", "description": "Disable lineup1", "name": "disable"}, {"value": "1", "description": "Enable lineup1", "name": "enable"}]}, {"name": "en_lup2", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable lineup2 - AND with TX_DP_enable reg", "default_value": "0x0", "values": [{"value": "0", "description": "Disable lineup2", "name": "disable"}, {"value": "1", "description": "Enable lineup2", "name": "enable"}]}, {"name": "IQBal_DACIF_En1", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable IQBal1 and DAC I/F1", "default_value": "0x0", "values": [{"value": "0", "description": "Disable IQBal and DAC I/F", "name": "disable"}, {"value": "1", "description": "Enable IQBal and DAC I/F", "name": "enable"}]}, {"name": "IQBal_DACIF_En2", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable IQBal1 and DAC I/F2", "default_value": "0x0", "values": [{"value": "0", "description": "Disable IQBal and DAC I/F", "name": "disable"}, {"value": "1", "description": "Enable IQBal and DAC I/F", "name": "enable"}]}, {"name": "Serdes_mode", "bit_offset": 5, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "enable serdes mode for TX path", "default_value": "0x0", "values": [{"value": "0", "description": "Disable serdes mode (normal mode)", "name": "disable"}, {"value": "1", "description": "Enable serdes mode, same 12bits x 4 to both channels", "name": "enable_same"}, {"value": "2", "description": "Enable serdes mode, 6bits x 8 individual channels", "name": "enable_individual"}]}, {"name": "txpol_from_mem", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "controls txpol value (BPSK)", "default_value": "0x0", "values": [{"value": "0", "description": "txpol = 0", "name": "disable"}, {"value": "1", "description": "txpol = memory output bit[0]", "name": "enable"}]}, {"name": "___reserved0", "bit_offset": 5, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}], "centipede_b": true, "address_b": "0x002000", "centipede_c": true, "address_c": "0x002000", "address_line_str": "address = 0x002000", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DAC_N_FIFO_CNTL", "address_offset": "0x01", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en_dac1_fifo_wr", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable DAC FIFO write", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_dac1_fifo_rd", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable DAC1 FIFO read", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "dac1_en", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "DAC1 enable signal", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "dac1_rstn", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "DAC1 reset signal", "default_value": "0x0", "values": [{"value": "0", "description": "reset mode", "name": "reset"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_dac2_fifo_wr", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable DAC2 FIFO write", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_dac2_fifo_rd", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable DAC2 FIFO read", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "dac2_en", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "DAC2 enable signal", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "dac2_rstn", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "DAC2 reset signal", "default_value": "0x0", "values": [{"value": "0", "description": "reset mode", "name": "reset"}, {"value": "1", "description": "enable mode", "name": "enable"}]}], "centipede_b": true, "address_b": "0x002001", "centipede_c": true, "address_c": "0x002001", "address_line_str": "address = 0x002001", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_clear", "address_offset": "0x02", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "TX_MR_Clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_FO1_Clear", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_IQbal1_Clear", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_FO2_Clear", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_IQbal2_Clear", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_DACif1_Clear", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_DACif2_Clear", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear the values in the TX data pipe", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_Ramp1_Clear", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Sets Ramp to initial state - soft reset", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}, {"name": "TX_Ramp2_Clear", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Sets Ramp to initial state - soft reset", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "sending \"clear\" signal to all module in TX", "name": "send clear"}]}], "centipede_b": true, "address_b": "0x002002", "centipede_c": true, "address_c": "0x002002", "address_line_str": "address = 0x002002", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_StAddr1", "address_offset": "0x03", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "start address 1", "default_value": "0x0", "values": [{"value": "0", "description": "default addr", "name": "default"}]}], "centipede_b": true, "address_b": "0x002003", "centipede_c": true, "address_c": "0x002003", "address_line_str": "address = 0x002003", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_MaxCnt1", "address_offset": "0x04", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "maxval", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "max value of count 1", "default_value": "0x0", "values": [{"value": "0", "description": "default Max", "name": "default"}]}], "centipede_b": true, "address_b": "0x002004", "centipede_c": true, "address_c": "0x002004", "address_line_str": "address = 0x002004", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_StAddr2", "address_offset": "0x05", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "start address 2", "default_value": "0x0", "values": [{"value": "0", "description": "default addr", "name": "default"}]}], "centipede_b": true, "address_b": "0x002005", "centipede_c": true, "address_c": "0x002005", "address_line_str": "address = 0x002005", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_MaxCnt2", "address_offset": "0x06", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "maxval", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "max value of count 2", "default_value": "0x0", "values": [{"value": "0", "description": "default Max", "name": "default"}]}], "centipede_b": true, "address_b": "0x002006", "centipede_c": true, "address_c": "0x002006", "address_line_str": "address = 0x002006", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_Cfg", "address_offset": "0x07", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Interp_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "interpolation mode - each sample repeates 2N times", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode - no interpolation", "name": "idle"}, {"value": "1", "description": "interpolation mode", "name": "interpolation"}]}, {"name": "interp_factor", "bit_offset": 1, "bit_width": 6, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "interpolation factor - N", "default_value": "0x0", "values": [{"value": "0", "description": "default factor", "name": "default"}]}, {"name": "Repeat1_en", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "repetitive mode - SmpCnt automatically set to 0 when reaching", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode - not repetitive", "name": "idle"}, {"value": "1", "description": "repetitive mode", "name": "repetitive"}]}, {"name": "Repeat2_en", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "repetitive mode - SmpCnt automatically set to 0 when reaching", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode - not repetitive", "name": "idle"}, {"value": "1", "description": "repetitive mode", "name": "repetitive"}]}, {"name": "SinStr_en", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "single stream  mode - outputs to the two lineups be equal", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode - not single stream", "name": "idle"}, {"value": "1", "description": "single stream  mode", "name": "single stream"}]}, {"name": "Bypass_en", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "bypass mode - block outputs equals (I,Q) = (fixedValue,0)", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode - not bypass", "name": "idle"}, {"value": "1", "description": "bypass mode", "name": "bypass"}]}, {"name": "fixval_separation", "bit_offset": 11, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Fixedval separation for muxing fixed val in bypass", "default_value": "0x0", "values": [{"value": "0", "description": "dont separate fixedval will be applied to both lineups", "name": "dont_separate"}, {"value": "1", "description": "separate fixedval to lineup 1 and fixval2 to lineup 2", "name": "separate"}]}], "centipede_b": true, "address_b": "0x002007", "centipede_c": true, "address_c": "0x002007", "address_line_str": "address = 0x002007", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_CurCnt1", "address_offset": "0x09", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cntval", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "current count 1", "default_value": "0x0", "values": [{"value": "0", "description": "default current", "name": "default"}]}], "centipede_b": true, "address_b": "0x002009", "centipede_c": true, "address_c": "0x002009", "address_line_str": "address = 0x002009", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_CurCnt2", "address_offset": "0x0A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cntval", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "current count 2", "default_value": "0x0", "values": [{"value": "0", "description": "default current", "name": "default"}]}], "centipede_b": true, "address_b": "0x00200A", "centipede_c": true, "address_c": "0x00200A", "address_line_str": "address = 0x00200A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_InterpCnt", "address_offset": "0x0B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cntval", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "current value of interpolation counter", "default_value": "0x0", "values": [{"value": "0", "description": "default current", "name": "default"}]}], "centipede_b": true, "address_b": "0x00200B", "centipede_c": true, "address_c": "0x00200B", "address_line_str": "address = 0x00200B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_FixedVal", "address_offset": "0x0C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "fixed output value is sent in Bypass mode ", "default_value": "0x7FFF", "values": [{"value": "0x7FFF", "description": "default fixed value", "name": "default"}]}], "centipede_b": true, "address_b": "0x00200C", "centipede_c": true, "address_c": "0x00200C", "address_line_str": "address = 0x00200C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_MR_FixedVal2", "address_offset": "0x0D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "fixed output to 2nd lineup in Bypass+Seperation mode ", "default_value": "0x7FFF", "values": [{"value": "0x7FFF", "description": "default fixed value", "name": "default"}]}], "centipede_b": true, "address_b": "0x00200D", "centipede_c": true, "address_c": "0x00200D", "address_line_str": "address = 0x00200D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DDPhi1_hi", "address_offset": "0x21", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x002021", "centipede_c": true, "address_c": "0x002021", "address_line_str": "address = 0x002021", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DDPhi1_lo", "address_offset": "0x20", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x002020", "centipede_c": true, "address_c": "0x002020", "address_line_str": "address = 0x002020", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DPhi1_hi", "address_offset": "0x23", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default freq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x002023", "centipede_c": true, "address_c": "0x002023", "address_line_str": "address = 0x002023", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DPhi1_lo", "address_offset": "0x22", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default frqeq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x002022", "centipede_c": true, "address_c": "0x002022", "address_line_str": "address = 0x002022", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_Phi1_hi", "address_offset": "0x25", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x002025", "centipede_c": true, "address_c": "0x002025", "address_line_str": "address = 0x002025", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_Phi1_lo", "address_offset": "0x24", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x002024", "centipede_c": true, "address_c": "0x002024", "address_line_str": "address = 0x002024", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DDPhi2_hi", "address_offset": "0x27", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x002027", "centipede_c": true, "address_c": "0x002027", "address_line_str": "address = 0x002027", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DDPhi2_lo", "address_offset": "0x26", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x002026", "centipede_c": true, "address_c": "0x002026", "address_line_str": "address = 0x002026", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DPhi2_hi", "address_offset": "0x29", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default freq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x002029", "centipede_c": true, "address_c": "0x002029", "address_line_str": "address = 0x002029", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_DPhi2_lo", "address_offset": "0x28", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default frqeq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x002028", "centipede_c": true, "address_c": "0x002028", "address_line_str": "address = 0x002028", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_Phi2_hi", "address_offset": "0x2b", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x00202B", "centipede_c": true, "address_c": "0x00202B", "address_line_str": "address = 0x00202B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_Phi2_lo", "address_offset": "0x2a", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x00202A", "centipede_c": true, "address_c": "0x00202A", "address_line_str": "address = 0x00202A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_cfg", "address_offset": "0x2c", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Sign_inversion_I1", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": ">Sign_inversion of I part", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Sign_inversion_Q1", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": ">Sign_inversion of Q part", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Bypass1", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "bypass mode - output signals equals to input signals", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "bypass mode", "name": "bypass"}]}, {"name": "Sign_inversion_I2", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": ">Sign_inversion of I part", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Sign_inversion_Q2", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": ">Sign_inversion of Q part", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Bypass2", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "bypass mode - output signals equals to input signals", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "bypass mode", "name": "bypass"}]}, {"name": "Bypass_I1", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Bypass_I1", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Bypass_Q1", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Bypass_Q1", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Bypass_I2", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Bypass_I2", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}, {"name": "Bypass_Q2", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Bypass_Q2", "default_value": "0x0", "values": [{"value": "0", "description": "default mode", "name": "default"}]}], "centipede_b": true, "address_b": "0x00202C", "centipede_c": true, "address_c": "0x00202C", "address_line_str": "address = 0x00202C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_gain1", "address_offset": "0x2E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "gain value", "default_value": "0x40", "values": "TBD"}], "centipede_b": true, "address_b": "0x00202E", "centipede_c": true, "address_c": "0x00202E", "address_line_str": "address = 0x00202E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_FO_gain2", "address_offset": "0x2F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "gain value", "default_value": "0x40", "values": "TBD"}], "centipede_b": true, "address_b": "0x00202F", "centipede_c": true, "address_c": "0x00202F", "address_line_str": "address = 0x00202F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_m", "address_offset": "0x40", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002040", "centipede_c": true, "address_c": "0x002040", "address_line_str": "address = 0x002040", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_0", "address_offset": "0x41", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_0", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002041", "centipede_c": true, "address_c": "0x002041", "address_line_str": "address = 0x002041", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_p", "address_offset": "0x42", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002042", "centipede_c": true, "address_c": "0x002042", "address_line_str": "address = 0x002042", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_m", "address_offset": "0x43", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002043", "centipede_c": true, "address_c": "0x002043", "address_line_str": "address = 0x002043", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_0", "address_offset": "0x44", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_0", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002044", "centipede_c": true, "address_c": "0x002044", "address_line_str": "address = 0x002044", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_p", "address_offset": "0x45", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002045", "centipede_c": true, "address_c": "0x002045", "address_line_str": "address = 0x002045", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_DC_I", "address_offset": "0x46", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "DC_I", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed 16 bit", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002046", "centipede_c": true, "address_c": "0x002046", "address_line_str": "address = 0x002046", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_DC_Q", "address_offset": "0x47", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "DC_Q", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed 16 bit", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002047", "centipede_c": true, "address_c": "0x002047", "address_line_str": "address = 0x002047", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_Bypass", "address_offset": "0x48", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Bypass", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "outputs equals to its inputs", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "bypass mode", "name": "bypass"}]}], "centipede_b": true, "address_b": "0x002048", "centipede_c": true, "address_c": "0x002048", "address_line_str": "address = 0x002048", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_m2", "address_offset": "0x49", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002049", "centipede_c": true, "address_c": "0x002049", "address_line_str": "address = 0x002049", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_m3", "address_offset": "0x4A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00204A", "centipede_c": true, "address_c": "0x00204A", "address_line_str": "address = 0x00204A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_p2", "address_offset": "0x4B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00204B", "centipede_c": true, "address_c": "0x00204B", "address_line_str": "address = 0x00204B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_Q_p3", "address_offset": "0x4C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00204C", "centipede_c": true, "address_c": "0x00204C", "address_line_str": "address = 0x00204C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_m", "address_offset": "0x50", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002050", "centipede_c": true, "address_c": "0x002050", "address_line_str": "address = 0x002050", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_0", "address_offset": "0x51", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_0", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002051", "centipede_c": true, "address_c": "0x002051", "address_line_str": "address = 0x002051", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_p", "address_offset": "0x52", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002052", "centipede_c": true, "address_c": "0x002052", "address_line_str": "address = 0x002052", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_m", "address_offset": "0x53", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002053", "centipede_c": true, "address_c": "0x002053", "address_line_str": "address = 0x002053", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_0", "address_offset": "0x54", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_0", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002054", "centipede_c": true, "address_c": "0x002054", "address_line_str": "address = 0x002054", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_p", "address_offset": "0x55", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002055", "centipede_c": true, "address_c": "0x002055", "address_line_str": "address = 0x002055", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_DC_I", "address_offset": "0x56", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "DC_I", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed 16 bit", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002056", "centipede_c": true, "address_c": "0x002056", "address_line_str": "address = 0x002056", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_DC_Q", "address_offset": "0x57", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "DC_Q", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed 16 bit", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002057", "centipede_c": true, "address_c": "0x002057", "address_line_str": "address = 0x002057", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_Bypass", "address_offset": "0x58", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Bypass", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "outputs equals to its inputs", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "bypass mode", "name": "bypass"}]}], "centipede_b": true, "address_b": "0x002058", "centipede_c": true, "address_c": "0x002058", "address_line_str": "address = 0x002058", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_m2", "address_offset": "0x59", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002059", "centipede_c": true, "address_c": "0x002059", "address_line_str": "address = 0x002059", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_m3", "address_offset": "0x5A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_m3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00205A", "centipede_c": true, "address_c": "0x00205A", "address_line_str": "address = 0x00205A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_p2", "address_offset": "0x5B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00205B", "centipede_c": true, "address_c": "0x00205B", "address_line_str": "address = 0x00205B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_Q_p3", "address_offset": "0x5C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_Q_p3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x00205C", "centipede_c": true, "address_c": "0x00205C", "address_line_str": "address = 0x00205C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DACif1_ctrl", "address_offset": "0x60", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "OutputType", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed or unsigned", "default_value": "0x0", "values": [{"value": "0", "description": "signed - default", "name": "signed"}, {"value": "1", "description": "unsigned", "name": "unsigned"}]}, {"name": "ZeroOutput", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "zeroing the output", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "zeroing mode", "name": "zeroing"}]}], "centipede_b": true, "address_b": "0x002060", "centipede_c": true, "address_c": "0x002060", "address_line_str": "address = 0x002060", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DACif2_ctrl", "address_offset": "0x61", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "OutputType", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed or unsigned", "default_value": "0x0", "values": [{"value": "0", "description": "signed - default", "name": "signed"}, {"value": "1", "description": "unsigned", "name": "unsigned"}]}, {"name": "ZeroOutput", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "zeroing the output", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "zeroing mode", "name": "zeroing"}]}], "centipede_b": true, "address_b": "0x002061", "centipede_c": true, "address_c": "0x002061", "address_line_str": "address = 0x002061", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DAC1_timing", "address_offset": "0x64", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "rd_en_dly_cycles", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of 640Mhz cycles delay for the FIFO RD EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "num of cycles", "name": "num of cycles"}]}, {"name": "rd_en_add_half_cycle", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "add another half cycle delay to the FIFO RD EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "do not add", "name": "no_add"}, {"value": "1", "description": "add half cycle", "name": "add"}]}], "centipede_b": true, "address_b": "0x002064", "centipede_c": true, "address_c": "0x002064", "address_line_str": "address = 0x002064", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DAC2_timing", "address_offset": "0x65", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "rd_en_dly_cycles", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of 640Mhz cycles delay for the FIFO RD EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "num of cycles", "name": "num of cycles"}]}, {"name": "rd_en_add_half_cycle", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "add another half cycle delay to the FIFO RD EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "do not add", "name": "no_add"}, {"value": "1", "description": "add half cycle", "name": "add"}]}], "centipede_b": true, "address_b": "0x002065", "centipede_c": true, "address_c": "0x002065", "address_line_str": "address = 0x002065", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_DAC_status", "address_offset": "0x66", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "toggle_xor_dac1clk", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "toggle XOR indication for checking if the DAC are aligned.", "default_value": "0x0", "values": [{"value": "0", "description": "aligned", "name": "aligned"}]}, {"name": "toggle_xor_dac2clk", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "toggle XOR indication for checking if the DAC are aligned.", "default_value": "0x0", "values": [{"value": "0", "description": "aligned", "name": "aligned"}]}, {"name": "dac1_fifo_overflow", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "DAC fifo overflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "overflow occured", "name": "overflow occured"}]}, {"name": "dac2_fifo_overflow", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "DAC fifo overflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "overflow occured", "name": "overflow occured"}]}, {"name": "dac1_fifo_underflow", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "DAC fifo underflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "underflow occured", "name": "underflow occured"}]}, {"name": "dac2_fifo_underflow", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "DAC fifo underflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "underflow occured", "name": "underflow occured"}]}, {"name": "Ramp1_Status", "bit_offset": 6, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Ramp Status", "default_value": "0x0", "values": [{"value": "0", "description": "Ramp is inactive", "name": "inactive"}, {"value": "1", "description": "Ramp active stepping up", "name": "step_up"}, {"value": "2", "description": "Ramp active stepping down", "name": "step_down"}, {"value": "3", "description": "Illegal value", "name": "illegal"}]}, {"name": "Ramp2_Status", "bit_offset": 8, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Ramp Status", "default_value": "0x0", "values": [{"value": "0", "description": "Ramp is inactive", "name": "inactive"}, {"value": "1", "description": "Ramp active stepping up", "name": "step_up"}, {"value": "2", "description": "Ramp active stepping down", "name": "step_down"}, {"value": "3", "description": "Illegal value", "name": "illegal"}]}], "centipede_b": true, "address_b": "0x002066", "centipede_c": true, "address_c": "0x002066", "address_line_str": "address = 0x002066", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_lat_measure_cnt", "address_offset": "0x67", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enables measurement and clears reg", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disabled"}]}], "centipede_b": true, "address_b": "0x002067", "centipede_c": true, "address_c": "0x002067", "address_line_str": "address = 0x002067", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_lat_measure", "address_offset": "0x68", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "measurement value (from FO in DV to DACif DV)", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disabled"}]}], "centipede_b": true, "address_b": "0x002068", "centipede_c": true, "address_c": "0x002068", "address_line_str": "address = 0x002068", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_deb_nibble_sel_lo", "address_offset": "0x6A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "serdes test with TX out 23:0", "name": "ser_tx_23_0"}, {"value": "1", "description": "serdes test with TX out 47:24", "name": "ser_tx_47_24"}, {"value": "2", "description": "DAC1 t0 input", "name": "DAC1_in_t0"}, {"value": "3", "description": "DAC2 t0 input", "name": "DAC2_in_t0"}, {"value": "4", "description": "DAC1 t1 input", "name": "DAC1_in_t1"}, {"value": "5", "description": "DAC2 t1 input", "name": "DAC2_in_t1"}]}], "centipede_b": true, "address_b": "0x00206A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00206A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_deb_nibble_sel_hi", "address_offset": "0x6B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "serdes test with TX out 23:0", "name": "ser_tx_23_0"}, {"value": "1", "description": "serdes test with TX out 47:24", "name": "ser_tx_47_24"}, {"value": "2", "description": "DAC1 t0 input", "name": "DAC1_in_t0"}, {"value": "3", "description": "DAC2 t0 input", "name": "DAC2_in_t0"}, {"value": "4", "description": "DAC1 t1 input", "name": "DAC1_in_t1"}, {"value": "5", "description": "DAC2 t1 input", "name": "DAC2_in_t1"}]}], "centipede_b": true, "address_b": "0x00206B", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00206B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_m2", "address_offset": "0x70", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002070", "centipede_c": true, "address_c": "0x002070", "address_line_str": "address = 0x002070", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_m3", "address_offset": "0x71", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002071", "centipede_c": true, "address_c": "0x002071", "address_line_str": "address = 0x002071", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_p2", "address_offset": "0x72", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002072", "centipede_c": true, "address_c": "0x002072", "address_line_str": "address = 0x002072", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal1_K_I_p3", "address_offset": "0x73", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002073", "centipede_c": true, "address_c": "0x002073", "address_line_str": "address = 0x002073", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_m2", "address_offset": "0x74", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002074", "centipede_c": true, "address_c": "0x002074", "address_line_str": "address = 0x002074", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_m3", "address_offset": "0x75", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_m3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002075", "centipede_c": true, "address_c": "0x002075", "address_line_str": "address = 0x002075", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_p2", "address_offset": "0x76", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p2", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002076", "centipede_c": true, "address_c": "0x002076", "address_line_str": "address = 0x002076", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_IQbal2_K_I_p3", "address_offset": "0x77", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K_I_p3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "?", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x002077", "centipede_c": true, "address_c": "0x002077", "address_line_str": "address = 0x002077", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_init_lo", "address_offset": "0x80", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "init_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp accumulator low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Init Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002080", "centipede_c": true, "address_c": "0x002080", "address_line_str": "address = 0x002080", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_init_hi", "address_offset": "0x81", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "init_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp accumulator high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Init Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002081", "centipede_c": true, "address_c": "0x002081", "address_line_str": "address = 0x002081", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_step_up_lo", "address_offset": "0x82", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_up_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step up low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Up Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002082", "centipede_c": true, "address_c": "0x002082", "address_line_str": "address = 0x002082", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_step_up_hi", "address_offset": "0x83", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_up_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step up high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Up Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002083", "centipede_c": true, "address_c": "0x002083", "address_line_str": "address = 0x002083", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_step_down_lo", "address_offset": "0x84", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_down_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step down low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002084", "centipede_c": true, "address_c": "0x002084", "address_line_str": "address = 0x002084", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_step_down_hi", "address_offset": "0x85", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_down_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step down high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002085", "centipede_c": true, "address_c": "0x002085", "address_line_str": "address = 0x002085", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_count_up_lo", "address_offset": "0x86", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_up_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step up low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Up Count Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002086", "centipede_c": true, "address_c": "0x002086", "address_line_str": "address = 0x002086", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_count_up_hi", "address_offset": "0x87", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_up_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step up high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002087", "centipede_c": true, "address_c": "0x002087", "address_line_str": "address = 0x002087", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_count_down_lo", "address_offset": "0x88", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_down_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step down low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Down Count Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002088", "centipede_c": true, "address_c": "0x002088", "address_line_str": "address = 0x002088", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_count_down_hi", "address_offset": "0x89", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_down_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step down high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002089", "centipede_c": true, "address_c": "0x002089", "address_line_str": "address = 0x002089", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_value_lo", "address_offset": "0x8A", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_value_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp current value low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Ramp Value", "name": "val"}]}], "centipede_b": true, "address_b": "0x00208A", "centipede_c": true, "address_c": "0x00208A", "address_line_str": "address = 0x00208A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_value_hi", "address_offset": "0x8B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_value_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp current value high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Ramp Value", "name": "val"}]}], "centipede_b": true, "address_b": "0x00208B", "centipede_c": true, "address_c": "0x00208B", "address_line_str": "address = 0x00208B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp1_select", "address_offset": "0x8C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Select Ramp or Lineup", "default_value": "0x0", "values": [{"value": "0", "description": "Default value LineUp only", "name": "lineup_only"}, {"value": "1", "description": "Ramp replaces I", "name": "i_replaced"}, {"value": "2", "description": "Ramp replaces Q", "name": "q_replaced"}, {"value": "3", "description": "Illegal value", "name": "illegal"}]}], "centipede_b": true, "address_b": "0x00208C", "centipede_c": true, "address_c": "0x00208C", "address_line_str": "address = 0x00208C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_init_lo", "address_offset": "0x90", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "init_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp accumulator low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Init Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002090", "centipede_c": true, "address_c": "0x002090", "address_line_str": "address = 0x002090", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_init_hi", "address_offset": "0x91", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "init_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp accumulator high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Init Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002091", "centipede_c": true, "address_c": "0x002091", "address_line_str": "address = 0x002091", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_step_up_lo", "address_offset": "0x92", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_up_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step up low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Up Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002092", "centipede_c": true, "address_c": "0x002092", "address_line_str": "address = 0x002092", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_step_up_hi", "address_offset": "0x93", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_up_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step up high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Up Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002093", "centipede_c": true, "address_c": "0x002093", "address_line_str": "address = 0x002093", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_step_down_lo", "address_offset": "0x94", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_down_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step down low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002094", "centipede_c": true, "address_c": "0x002094", "address_line_str": "address = 0x002094", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_step_down_hi", "address_offset": "0x95", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "step_down_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp initial value for the ramp step down high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002095", "centipede_c": true, "address_c": "0x002095", "address_line_str": "address = 0x002095", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_count_up_lo", "address_offset": "0x96", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_up_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step up low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Up Count Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002096", "centipede_c": true, "address_c": "0x002096", "address_line_str": "address = 0x002096", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_count_up_hi", "address_offset": "0x97", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_up_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step up high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002097", "centipede_c": true, "address_c": "0x002097", "address_line_str": "address = 0x002097", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_count_down_lo", "address_offset": "0x98", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_down_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step down low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Step Down Count Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002098", "centipede_c": true, "address_c": "0x002098", "address_line_str": "address = 0x002098", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_count_down_hi", "address_offset": "0x99", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "count_down_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp cycle count for the step down high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Step Down Val ", "name": "val"}]}], "centipede_b": true, "address_b": "0x002099", "centipede_c": true, "address_c": "0x002099", "address_line_str": "address = 0x002099", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_value_lo", "address_offset": "0x9A", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_value_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp current value low part ", "default_value": "0x0", "values": [{"value": "0", "description": "16LSB of Ramp Value", "name": "val"}]}], "centipede_b": true, "address_b": "0x00209A", "centipede_c": true, "address_c": "0x00209A", "address_line_str": "address = 0x00209A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_value_hi", "address_offset": "0x9B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_value_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Ramp current value high part ", "default_value": "0x0", "values": [{"value": "0", "description": "16MSB of Ramp Value", "name": "val"}]}], "centipede_b": true, "address_b": "0x00209B", "centipede_c": true, "address_c": "0x00209B", "address_line_str": "address = 0x00209B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_Ramp2_select", "address_offset": "0x9C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Ramp_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Select Ramp or Lineup", "default_value": "0x0", "values": [{"value": "0", "description": "Default value LineUp only", "name": "lineup_only"}, {"value": "1", "description": "Ramp replaces I", "name": "i_replaced"}, {"value": "2", "description": "Ramp replaces Q", "name": "q_replaced"}, {"value": "3", "description": "Illegal value", "name": "illegal"}]}], "centipede_b": true, "address_b": "0x00209C", "centipede_c": true, "address_c": "0x00209C", "address_line_str": "address = 0x00209C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_SWrst_cntr", "address_offset": "0x9D", "size": "16", "access": "read-write-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write-enable", "description": "Counter value for SW reset", "default_value": "0x0", "values": [{"value": "0", "description": "SW reset off", "name": "val"}, {"value": "255", "description": "SW reset steady on", "name": "val"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00209D", "address_line_str": "address = 0x00209D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_TMR_CTRL_err_inv", "address_offset": "0xA1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Invert TMR error indication", "default_value": "0x0", "values": [{"value": "0", "description": "Don't invert error indication", "name": "default"}, {"value": "1", "description": "Invert error indication", "name": "invert"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020A1", "address_line_str": "address = 0x0020A1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_TMR_CTRL_flip_inject_vec", "address_offset": "0xA2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 3, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020A2", "address_line_str": "address = 0x0020A2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_TMR_CTRL_flip_bit_vec", "address_offset": "0xA3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020A3", "address_line_str": "address = 0x0020A3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_TMR_STS_MN", "address_offset": "0xA4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020A4", "address_line_str": "address = 0x0020A4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_TMR_STS_RD", "address_offset": "0xA5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020A5", "address_line_str": "address = 0x0020A5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_correction_disable", "address_offset": "0xB0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bypass TX memory ECC error correction logic", "default_value": "0x0", "values": [{"value": "0", "description": "Error correction logic enabled", "name": "correction enable"}, {"value": "1", "description": "Error correction logic disabled", "name": "correction disable"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B0", "address_line_str": "address = 0x0020B0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_injection", "address_offset": "0xB1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sei", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Single Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Single Error Injection disabled", "name": "sei disable"}, {"value": "1", "description": "Single Error Injection disabled", "name": "sei enable"}]}, {"name": "dei", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Double Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Double Error Injection disabled", "name": "dei disable"}, {"value": "1", "description": "Double Error Injection disabled", "name": "dei enable"}]}, {"name": "aei", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Address Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Address Error Injection disabled", "name": "aei disable"}, {"value": "1", "description": "Address Error Injection disabled", "name": "aei enable"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B1", "address_line_str": "address = 0x0020B1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_1_RAW_0", "address_offset": "0xB2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B2", "address_line_str": "address = 0x0020B2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_2_RAW_0", "address_offset": "0xB3", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Single Error Corrected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Double Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Address Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B3", "address_line_str": "address = 0x0020B3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_1_RAW_1", "address_offset": "0xB4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B4", "address_line_str": "address = 0x0020B4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_2_RAW_1", "address_offset": "0xB5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Single Error Corrected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Double Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Redundant Address Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B5", "address_line_str": "address = 0x0020B5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_1_STICKY_0", "address_offset": "0xB6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B6", "address_line_str": "address = 0x0020B6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_2_STICKY_0", "address_offset": "0xB7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Single Error Corrected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Double Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Address Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B7", "address_line_str": "address = 0x0020B7", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_1_STICKY_1", "address_offset": "0xB8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch1_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch1_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch1_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch1_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B8", "address_line_str": "address = 0x0020B8", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_CH_2_STICKY_1", "address_offset": "0xB9", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "it_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "it_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "it_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch2_it memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qt_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qt_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qt_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch2_qt memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "itp1_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "itp1_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "itp1_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch2_itp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "qtp1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "qtp1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Double Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "qtp1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky Redundant Address Error Detected Indicator for ch2_qtp1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020B9", "address_line_str": "address = 0x0020B9", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_ERR_CLEAR", "address_offset": "0xBA", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sec", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Self clear register; Clears Single error corrected source of tx_ram_ecc_err interrupt if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears interrupt source; writing 0 has no effect", "name": "clear"}]}, {"name": "ded", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Self clear register; Clears Double Error Detected source of tx_ram_ecc_err interrupt if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears interrupt source; writing 0 has no effect", "name": "clear"}]}, {"name": "aed", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Self clear register; Clears Address Error Detected source of tx_ram_ecc_err interrupt if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears interrupt source; writing 0 has no effect", "name": "clear"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BA", "address_line_str": "address = 0x0020BA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_ERR_MASK", "address_offset": "0xBB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sec", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Masking single error corrected as tx_ram_ecc_err interrupt source", "default_value": "0x1", "values": [{"value": "1", "description": "Masks interrupt source and prevents generation of irq", "name": "masked"}, {"value": "0", "description": "Unmasks interrupt source and allows generation of irq", "name": "unmasked"}]}, {"name": "ded", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Masking double error detected as tx_ram_ecc_err interrupt source", "default_value": "0x1", "values": [{"value": "1", "description": "Masks interrupt source and prevents generation of irq", "name": "masked"}, {"value": "0", "description": "Unmasks interrupt source and allows generation of irq", "name": "unmasked"}]}, {"name": "aed", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Masking address error detected as tx_ram_ecc_err interrupt source", "default_value": "0x1", "values": [{"value": "1", "description": "Masks interrupt source and prevents generation of irq", "name": "masked"}, {"value": "0", "description": "Unmasks interrupt source and allows generation of irq", "name": "unmasked"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BB", "address_line_str": "address = 0x0020BB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch1_it", "address_offset": "0xBC", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch1_it memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BC", "address_line_str": "address = 0x0020BC", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch1_qt", "address_offset": "0xBD", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch1_qt memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BD", "address_line_str": "address = 0x0020BD", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch1_itp1", "address_offset": "0xBE", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch1_itp1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BE", "address_line_str": "address = 0x0020BE", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch1_qtp1", "address_offset": "0xBF", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch1_qtp1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020BF", "address_line_str": "address = 0x0020BF", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch2_it", "address_offset": "0xC0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch2_it memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020C0", "address_line_str": "address = 0x0020C0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch2_qt", "address_offset": "0xC1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch2_qt memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020C1", "address_line_str": "address = 0x0020C1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch2_itp1", "address_offset": "0xC2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch2_itp1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020C2", "address_line_str": "address = 0x0020C2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "TX_ECC_err_addr_ch2_qtp1", "address_offset": "0xC3", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for ch2_qtp1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0020C3", "address_line_str": "address = 0x0020C3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}]}, {"name": "RX", "reg_type": "TBD", "base_address": "0x1000", "registers": [{"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove0", "address_offset": "0xD0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D0", "centipede_c": true, "address_c": "0x0010D0", "address_line_str": "address = 0x0010D0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove1", "address_offset": "0xD1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D1", "centipede_c": true, "address_c": "0x0010D1", "address_line_str": "address = 0x0010D1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove2", "address_offset": "0xD2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D2", "centipede_c": true, "address_c": "0x0010D2", "address_line_str": "address = 0x0010D2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove3", "address_offset": "0xD3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D3", "centipede_c": true, "address_c": "0x0010D3", "address_line_str": "address = 0x0010D3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove4", "address_offset": "0xD4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D4", "centipede_c": true, "address_c": "0x0010D4", "address_line_str": "address = 0x0010D4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove5", "address_offset": "0xD5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D5", "centipede_c": true, "address_c": "0x0010D5", "address_line_str": "address = 0x0010D5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove6", "address_offset": "0xD6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D6", "centipede_c": true, "address_c": "0x0010D6", "address_line_str": "address = 0x0010D6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove7", "address_offset": "0xD7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D7", "centipede_c": true, "address_c": "0x0010D7", "address_line_str": "address = 0x0010D7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove8", "address_offset": "0xD8", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D8", "centipede_c": true, "address_c": "0x0010D8", "address_line_str": "address = 0x0010D8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove9", "address_offset": "0xD9", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D9", "centipede_c": true, "address_c": "0x0010D9", "address_line_str": "address = 0x0010D9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove10", "address_offset": "0xDA", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DA", "centipede_c": true, "address_c": "0x0010DA", "address_line_str": "address = 0x0010DA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove11", "address_offset": "0xDB", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DB", "centipede_c": true, "address_c": "0x0010DB", "address_line_str": "address = 0x0010DB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove12", "address_offset": "0xDC", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DC", "centipede_c": true, "address_c": "0x0010DC", "address_line_str": "address = 0x0010DC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove13", "address_offset": "0xDD", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DD", "centipede_c": true, "address_c": "0x0010DD", "address_line_str": "address = 0x0010DD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove14", "address_offset": "0xDE", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DE", "centipede_c": true, "address_c": "0x0010DE", "address_line_str": "address = 0x0010DE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove15", "address_offset": "0xDF", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DF", "centipede_c": true, "address_c": "0x0010DF", "address_line_str": "address = 0x0010DF", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove16", "address_offset": "0xE0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E0", "centipede_c": true, "address_c": "0x0010E0", "address_line_str": "address = 0x0010E0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove17", "address_offset": "0xE1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E1", "centipede_c": true, "address_c": "0x0010E1", "address_line_str": "address = 0x0010E1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove18", "address_offset": "0xE2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E2", "centipede_c": true, "address_c": "0x0010E2", "address_line_str": "address = 0x0010E2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove19", "address_offset": "0xE3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E3", "centipede_c": true, "address_c": "0x0010E3", "address_line_str": "address = 0x0010E3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove20", "address_offset": "0xE4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E4", "centipede_c": true, "address_c": "0x0010E4", "address_line_str": "address = 0x0010E4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove21", "address_offset": "0xE5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E5", "centipede_c": true, "address_c": "0x0010E5", "address_line_str": "address = 0x0010E5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove22", "address_offset": "0xE6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E6", "centipede_c": true, "address_c": "0x0010E6", "address_line_str": "address = 0x0010E6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove23", "address_offset": "0xE7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E7", "centipede_c": true, "address_c": "0x0010E7", "address_line_str": "address = 0x0010E7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove0", "address_offset": "0xF0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F0", "centipede_c": true, "address_c": "0x0010F0", "address_line_str": "address = 0x0010F0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove1", "address_offset": "0xF1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F1", "centipede_c": true, "address_c": "0x0010F1", "address_line_str": "address = 0x0010F1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove2", "address_offset": "0xF2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F2", "centipede_c": true, "address_c": "0x0010F2", "address_line_str": "address = 0x0010F2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove3", "address_offset": "0xF3", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F3", "centipede_c": true, "address_c": "0x0010F3", "address_line_str": "address = 0x0010F3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove4", "address_offset": "0xF4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F4", "centipede_c": true, "address_c": "0x0010F4", "address_line_str": "address = 0x0010F4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove5", "address_offset": "0xF5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F5", "centipede_c": true, "address_c": "0x0010F5", "address_line_str": "address = 0x0010F5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove6", "address_offset": "0xF6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F6", "centipede_c": true, "address_c": "0x0010F6", "address_line_str": "address = 0x0010F6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove7", "address_offset": "0xF7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F7", "centipede_c": true, "address_c": "0x0010F7", "address_line_str": "address = 0x0010F7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove8", "address_offset": "0xF8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F8", "centipede_c": true, "address_c": "0x0010F8", "address_line_str": "address = 0x0010F8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove9", "address_offset": "0xF9", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F9", "centipede_c": true, "address_c": "0x0010F9", "address_line_str": "address = 0x0010F9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove10", "address_offset": "0xFA", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FA", "centipede_c": true, "address_c": "0x0010FA", "address_line_str": "address = 0x0010FA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove11", "address_offset": "0xFB", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FB", "centipede_c": true, "address_c": "0x0010FB", "address_line_str": "address = 0x0010FB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove12", "address_offset": "0xFC", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FC", "centipede_c": true, "address_c": "0x0010FC", "address_line_str": "address = 0x0010FC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove13", "address_offset": "0xFD", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FD", "centipede_c": true, "address_c": "0x0010FD", "address_line_str": "address = 0x0010FD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove14", "address_offset": "0xFE", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FE", "centipede_c": true, "address_c": "0x0010FE", "address_line_str": "address = 0x0010FE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove15", "address_offset": "0xFF", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FF", "centipede_c": true, "address_c": "0x0010FF", "address_line_str": "address = 0x0010FF", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove16", "address_offset": "0x100", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001100", "centipede_c": true, "address_c": "0x001100", "address_line_str": "address = 0x001100", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove17", "address_offset": "0x101", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001101", "centipede_c": true, "address_c": "0x001101", "address_line_str": "address = 0x001101", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove18", "address_offset": "0x102", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001102", "centipede_c": true, "address_c": "0x001102", "address_line_str": "address = 0x001102", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove19", "address_offset": "0x103", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001103", "centipede_c": true, "address_c": "0x001103", "address_line_str": "address = 0x001103", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove20", "address_offset": "0x104", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001104", "centipede_c": true, "address_c": "0x001104", "address_line_str": "address = 0x001104", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove21", "address_offset": "0x105", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001105", "centipede_c": true, "address_c": "0x001105", "address_line_str": "address = 0x001105", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove22", "address_offset": "0x106", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001106", "centipede_c": true, "address_c": "0x001106", "address_line_str": "address = 0x001106", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove23", "address_offset": "0x107", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001107", "centipede_c": true, "address_c": "0x001107", "address_line_str": "address = 0x001107", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_clear", "address_offset": "0x00", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Aligner_clr", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "reset RX aligner of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "CIC_clr", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX CIC of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "ADF_clr", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX Anti droop filter of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "STS_clr", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX stream serializer of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "HBF_clr", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX half band filter of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "RXMIF_clr", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX memory interface of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "power_accum_clr", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear power accumulator registers", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "miu_overflow_indication_clr", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear MIU fifo overflow indication", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "su_overflow_indication_clr", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear SU fifo overflow indication", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "BC_clr", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX BC of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "FO_clr", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX FO of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "Integrator_clr", "bit_offset": 11, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "reset RX integrator of the digital lineup", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "bc_sw_remove_clr", "bit_offset": 12, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear RX BC SW remove registers", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "bc_remove_clr", "bit_offset": 13, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clear RX BC remove registers", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "clear mode", "name": "clear"}]}, {"name": "___reserved0", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}], "centipede_b": true, "address_b": "0x001000", "centipede_c": true, "address_c": "0x001000", "address_line_str": "address = 0x001000", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_Chain_en", "address_offset": "0x01", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en_cic0", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable cic chain 0", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_cic1", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable cic chain 1", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_cic2", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable cic chain 2", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_cic3", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable cic chain 3", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "___reserved0", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "en_im_cic", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable cic image chains", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}], "centipede_b": true, "address_b": "0x001001", "centipede_c": true, "address_c": "0x001001", "address_line_str": "address = 0x001001", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADC_N_FIFO_CNTL", "address_offset": "0x02", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en_adc0_fifo_wr", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable ADC0 FIFO write", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "en_adc0_fifo_rd", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enable ADC0 FIFO read", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "adc0_rstn", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "ADC0 reset signal", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "adc0_en", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "ADC0 enable signal", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}], "centipede_b": true, "address_b": "0x001002", "centipede_c": true, "address_c": "0x001002", "address_line_str": "address = 0x001002", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADSR_Rel_dly", "address_offset": "0x03", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Delay_ADC0", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "relative delay of datasync ADC0", "default_value": "0x0", "values": [{"value": "11", "description": "num delay", "name": "delay"}, {"value": "15", "description": "off mode", "name": "off"}]}, {"name": "___reserved0", "bit_offset": 4, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "ADC0_dv", "bit_offset": 12, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "ADC0 data valid", "default_value": "0x0", "values": [{"value": "0", "description": "idle", "name": "idle"}, {"value": "1", "description": "active", "name": "active"}]}], "centipede_b": true, "address_b": "0x001003", "centipede_c": true, "address_c": "0x001003", "address_line_str": "address = 0x001003", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADSR_N_smpl_lo", "address_offset": "0x04", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "N_sample", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of samples to record 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "0xFFFF", "description": "number of samples 16 LSB", "name": "sample"}]}], "centipede_b": true, "address_b": "0x001004", "centipede_c": true, "address_c": "0x001004", "address_line_str": "address = 0x001004", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADSR_N_smpl_hi", "address_offset": "0x05", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "N_sample", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of samples to record 16 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "0xFFFF", "description": "number of samples 16 MSB", "name": "sample"}]}], "centipede_b": true, "address_b": "0x001005", "centipede_c": true, "address_c": "0x001005", "address_line_str": "address = 0x001005", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADC0_timing", "address_offset": "0x6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "wr_en_dly_cycles", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of 640Mhz cycles delay for the FIFO WR EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "num of cycles", "name": "num of cycles"}]}, {"name": "wr_en_add_half_cycle", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "add another half cycle delay to the FIFO WR EN signal", "default_value": "0x0", "values": [{"value": "0", "description": "do not add", "name": "no_add"}, {"value": "1", "description": "add half cycle", "name": "add"}]}, {"name": "___reserved0", "bit_offset": 4, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "adc_rstn_dly_cycles", "bit_offset": 8, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of 640Mhz cycles delay for the ADC rstn signal", "default_value": "0x0", "values": [{"value": "0", "description": "num of cycles", "name": "num of cycles"}]}, {"name": "adc_rstn_add_half_cycle", "bit_offset": 11, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "add another half cycle delay to the ADC rstn signal", "default_value": "0x0", "values": [{"value": "0", "description": "do not add", "name": "no_add"}, {"value": "1", "description": "add half cycle", "name": "add"}]}, {"name": "adc_fifo_rd_dly_cycles", "bit_offset": 12, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of 320Mhz cycles delay for the ADC fifo read signal", "default_value": "0x0", "values": [{"value": "0", "description": "num of cycles", "name": "num of cycles"}]}], "centipede_b": true, "address_b": "0x001006", "centipede_c": true, "address_c": "0x001006", "address_line_str": "address = 0x001006", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADC_status", "address_offset": "0x8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "adc0_fifo_overflow", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "ADC fifo overflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "overflow occured", "name": "overflow occured"}]}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "adc0_fifo_underflow", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "ADC fifo underflow indication.", "default_value": "0x0", "values": [{"value": "0", "description": "ok", "name": "ok"}, {"value": "1", "description": "underflow occured", "name": "underflow occured"}]}], "centipede_b": true, "address_b": "0x001008", "centipede_c": true, "address_c": "0x001008", "address_line_str": "address = 0x001008", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ser_padding_lo", "address_offset": "0x10", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "padding to serdeses in serdes lineup mode (where data is only 16bits) 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "zero padding", "name": "zero"}]}], "centipede_b": true, "address_b": "0x001010", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001010", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ser_padding_hi", "address_offset": "0x11", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "padding to serdeses in serdes lineup mode (where data is only 16bits) 14 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "zero padding", "name": "zero"}]}], "centipede_b": true, "address_b": "0x001011", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001011", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADSR_Recording_st", "address_offset": "0x12", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "st_ADC0", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "start recording adc0", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "enable mode", "name": "enable"}]}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "ADC0_rec_forever", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "adc recording runs forever (disregarding N smpl reg)", "default_value": "0x0", "values": [{"value": "0", "description": "counter mode", "name": "limited"}, {"value": "1", "description": "forever mode", "name": "forever"}]}], "centipede_b": true, "address_b": "0x001012", "centipede_c": true, "address_c": "0x001012", "address_line_str": "address = 0x001012", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_lat_measure_cnt", "address_offset": "0x14", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enables measurement and clears reg", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disabled"}]}], "centipede_b": true, "address_b": "0x001014", "centipede_c": true, "address_c": "0x001014", "address_line_str": "address = 0x001014", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_lat_measure", "address_offset": "0x15", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "measurement value (from aligner DV to mem DV)", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disabled"}]}], "centipede_b": true, "address_b": "0x001015", "centipede_c": true, "address_c": "0x001015", "address_line_str": "address = 0x001015", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_CIC_N", "address_offset": "0x20", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "N", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "decimation factor -1", "default_value": "0x0", "values": [{"value": "127", "description": "number of dec", "name": "decimation"}]}], "centipede_b": true, "address_b": "0x001020", "centipede_c": true, "address_c": "0x001020", "address_line_str": "address = 0x001020", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_CIC_Sign", "address_offset": "0x21", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "OutputType", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "signed or unsigned", "default_value": "0x0", "values": [{"value": "0", "description": "signed - default", "name": "signed"}, {"value": "1", "description": "unsigned", "name": "unsigned"}]}], "centipede_b": true, "address_b": "0x001021", "centipede_c": true, "address_c": "0x001021", "address_line_str": "address = 0x001021", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_CIC_ShR", "address_offset": "0x22", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ShR", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "num of bits to shift right", "default_value": "0x0", "values": [{"value": "31", "description": "num of shift bits", "name": "shift"}]}], "centipede_b": true, "address_b": "0x001022", "centipede_c": true, "address_c": "0x001022", "address_line_str": "address = 0x001022", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_CIC_Input_Mode", "address_offset": "0x23", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mode", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "The Input can be 11 or 13 bits for backward compatability.", "default_value": "0x0", "values": [{"value": "0", "description": "11 bit input", "name": "backward_mode"}, {"value": "1", "description": "13 bit input", "name": "new_mode"}]}], "centipede_b": true, "address_b": "0x001023", "centipede_c": true, "address_c": "0x001023", "address_line_str": "address = 0x001023", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ADF_ADalpha", "address_offset": "0x31", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ADalpha", "bit_offset": 0, "bit_width": 6, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "ADF parameter - unsigned ", "default_value": "0x0", "values": [{"value": "0", "description": "bypass mode", "name": "bypass"}, {"value": "63", "description": "parameter to anti droop", "name": "ADF param"}]}], "centipede_b": true, "address_b": "0x001031", "centipede_c": true, "address_c": "0x001031", "address_line_str": "address = 0x001031", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_SU_Active_str_15_0", "address_offset": "0x40", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AStr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "bitmap part0-which of 48 streams is active for streams 15:0", "default_value": "0x0", "values": [{"value": "0", "description": "idle", "name": "idle"}, {"value": "0xFFFF", "description": "active stream", "name": "active mode"}]}], "centipede_b": true, "address_b": "0x001040", "centipede_c": true, "address_c": "0x001040", "address_line_str": "address = 0x001040", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_SU_Active_str_23_16", "address_offset": "0x41", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AStr", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "bitmap part1-which of 48 streams is active for streams 23-16", "default_value": "0x0", "values": [{"value": "0", "description": "idle", "name": "idle"}, {"value": "0xFF", "description": "active stream", "name": "active mode"}]}], "centipede_b": true, "address_b": "0x001041", "centipede_c": true, "address_c": "0x001041", "address_line_str": "address = 0x001041", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_SU_Overflow", "address_offset": "0x43", "size": "16", "access": "read-only", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Overflow", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "overflow indication", "default_value": "0x0", "values": [{"value": "0", "description": "idle mode", "name": "idle"}, {"value": "1", "description": "overflow indication", "name": "overflow"}]}], "centipede_b": true, "address_b": "0x001043", "centipede_c": true, "address_c": "0x001043", "address_line_str": "address = 0x001043", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_M", "address_offset": "0x50", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "M", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "number of stream interleaved -1 ", "default_value": "0x0", "values": [{"value": "15", "description": "number of interleave", "name": "interleaved"}]}], "centipede_b": true, "address_b": "0x001050", "centipede_c": true, "address_c": "0x001050", "address_line_str": "address = 0x001050", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K1", "address_offset": "0x52", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K1", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001052", "centipede_c": true, "address_c": "0x001052", "address_line_str": "address = 0x001052", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K3", "address_offset": "0x53", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K3", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001053", "centipede_c": true, "address_c": "0x001053", "address_line_str": "address = 0x001053", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K5", "address_offset": "0x54", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K5", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001054", "centipede_c": true, "address_c": "0x001054", "address_line_str": "address = 0x001054", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K7", "address_offset": "0x55", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K7", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001055", "centipede_c": true, "address_c": "0x001055", "address_line_str": "address = 0x001055", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K9", "address_offset": "0x56", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K9", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001056", "centipede_c": true, "address_c": "0x001056", "address_line_str": "address = 0x001056", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_HBF_K11", "address_offset": "0x57", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "K11", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "HBF coefficients, signed", "default_value": "0x0", "values": [{"value": "0xFFF", "description": "HBF coefficients", "name": "coefficients"}]}], "centipede_b": true, "address_b": "0x001057", "centipede_c": true, "address_c": "0x001057", "address_line_str": "address = 0x001057", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_StartAddr_lo", "address_offset": "0x60", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "start_addr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "low part of start addr of writing memory. Note, value must be even when using both rx lineups", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "start addr - lo", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001060", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001060", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_StartAddr_hi", "address_offset": "0x61", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "start_addr", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "high part of start addr of writing memory", "default_value": "0x0", "values": [{"value": "0xFF", "description": "start addr - hi", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001061", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001061", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_AddrInc_lo", "address_offset": "0x62", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AddrInc", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "num of addr is prompted after writing block -lo. Note, value must be even when using both rx lineups", "default_value": "0x1", "values": [{"value": "0xFFFF", "description": "AddrInc - lo", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001062", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001062", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_AddrInc_hi", "address_offset": "0x63", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AddrInc", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "num of addr is prompted after writing block -hi", "default_value": "0x0", "values": [{"value": "0xFF", "description": "AddrInc - hi", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001063", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001063", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_AddrOffset_lo", "address_offset": "0x64", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AddrOffset", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "offset between address in other stream - lo. Note, value must be even when using both rx lineups", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "AddrOffset - lo", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001064", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001064", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_AddrOffset_hi", "address_offset": "0x65", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "AddrOffset", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "offset between address in other stream - hi", "default_value": "0x0", "values": [{"value": "0xFF", "description": "AddrOffset - hi", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001065", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001065", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_CurAddr_lo", "address_offset": "0x66", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "CurAddr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "current addr base pointer - lo", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "CurAddr - lo", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001066", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001066", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_CurAddr_hi", "address_offset": "0x67", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "CurAddr", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "current addr base pointer - hi", "default_value": "0x0", "values": [{"value": "0xFF", "description": "CurAddr - hi", "name": "addr"}]}], "centipede_b": true, "address_b": "0x001067", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x001067", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_Mode", "address_offset": "0x68", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Data_source", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "data source to memory", "default_value": "0x0", "values": [{"value": "0", "description": "Rx lineup", "name": "RX"}, {"value": "1", "description": "Wideband", "name": "wideband"}]}, {"name": "summation_mode", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Summation mode (ignored when data source=1)", "default_value": "0x0", "values": [{"value": "0", "description": "overwrite data to memory", "name": "overwrite"}, {"value": "1", "description": "overlap and add", "name": "overlap"}]}, {"name": "Invert_sign", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "invert sign for lineup0", "default_value": "0x0", "values": [{"value": "0", "description": "do not invert sign", "name": "disable"}, {"value": "1", "description": "invert sign", "name": "enable"}]}, {"name": "Invert_sign1", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "invert sign for lineup1", "default_value": "0x0", "values": [{"value": "0", "description": "do not invert sign", "name": "disable"}, {"value": "1", "description": "invert sign", "name": "enable"}]}, {"name": "Input_select", "bit_offset": 4, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "input selector", "default_value": "0x0", "values": [{"value": "0", "description": "HBF Real data - Backward compatibility ", "name": "Backward_comp"}, {"value": "2", "description": "HBF dual data: real and imag", "name": "HBF_dual"}, {"value": "1", "description": "STS dual data: even and odd", "name": "STS_dual"}, {"value": "3", "description": "integrator dual data: real and imag", "name": "INT_dual"}]}], "centipede_b": true, "address_b": "0x001068", "centipede_c": true, "address_c": "0x001068", "address_line_str": "address = 0x001068", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_Shift", "address_offset": "0x69", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Input_shift", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "num bit shift right the input value", "default_value": "0x0", "values": [{"value": "0xF", "description": "num of shift bits", "name": "shift"}]}], "centipede_b": true, "address_b": "0x001069", "centipede_c": true, "address_c": "0x001069", "address_line_str": "address = 0x001069", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_Num_of_active_stream", "address_offset": "0x6a", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Num_of_active_stream", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Num_of_active_stream - 1 from 0 to 23", "default_value": "0x0", "values": [{"value": "23", "description": "num of active - 1", "name": "active"}]}], "centipede_b": true, "address_b": "0x00106A", "centipede_c": true, "address_c": "0x00106A", "address_line_str": "address = 0x00106A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_Overflow", "address_offset": "0x6b", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Overflow", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "asserted in overlap and add mode", "default_value": "0x0", "values": [{"value": "0", "description": "off mode", "name": "off"}, {"value": "1", "description": "overflow", "name": "overflow"}]}], "centipede_b": true, "address_b": "0x00106B", "centipede_c": true, "address_c": "0x00106B", "address_line_str": "address = 0x00106B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_N_RemoveSmp", "address_offset": "0x6c", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "N_RemoveSmp", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Num of samples to remove from each stream from the begining", "default_value": "0x0", "values": [{"value": "0", "description": "do not remove sample", "name": "disable"}, {"value": "0xF", "description": "remove sample", "name": "active"}]}], "centipede_b": true, "address_b": "0x00106C", "centipede_c": true, "address_c": "0x00106C", "address_line_str": "address = 0x00106C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_N_OverlapAdd_Smp", "address_offset": "0x6d", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "N_OverlapAddSmp", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Num of samples to write for each stream before reseting current addr to start addr", "default_value": "0x0", "values": [{"value": "0", "description": "??", "name": "disable"}, {"value": "0xFFFF", "description": "??", "name": "active"}]}], "centipede_b": true, "address_b": "0x00106D", "centipede_c": true, "address_c": "0x00106D", "address_line_str": "address = 0x00106D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_0", "address_offset": "0x72", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001072", "centipede_c": true, "address_c": "0x001072", "address_line_str": "address = 0x001072", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_1", "address_offset": "0x75", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001075", "centipede_c": true, "address_c": "0x001075", "address_line_str": "address = 0x001075", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_2", "address_offset": "0x78", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001078", "centipede_c": true, "address_c": "0x001078", "address_line_str": "address = 0x001078", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_3", "address_offset": "0x7b", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00107B", "centipede_c": true, "address_c": "0x00107B", "address_line_str": "address = 0x00107B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_4", "address_offset": "0x7e", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00107E", "centipede_c": true, "address_c": "0x00107E", "address_line_str": "address = 0x00107E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_5", "address_offset": "0x81", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001081", "centipede_c": true, "address_c": "0x001081", "address_line_str": "address = 0x001081", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_6", "address_offset": "0x84", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001084", "centipede_c": true, "address_c": "0x001084", "address_line_str": "address = 0x001084", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_7", "address_offset": "0x87", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001087", "centipede_c": true, "address_c": "0x001087", "address_line_str": "address = 0x001087", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_8", "address_offset": "0x8a", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00108A", "centipede_c": true, "address_c": "0x00108A", "address_line_str": "address = 0x00108A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_9", "address_offset": "0x8d", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00108D", "centipede_c": true, "address_c": "0x00108D", "address_line_str": "address = 0x00108D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_10", "address_offset": "0x90", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001090", "centipede_c": true, "address_c": "0x001090", "address_line_str": "address = 0x001090", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_11", "address_offset": "0x93", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001093", "centipede_c": true, "address_c": "0x001093", "address_line_str": "address = 0x001093", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_12", "address_offset": "0x96", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001096", "centipede_c": true, "address_c": "0x001096", "address_line_str": "address = 0x001096", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_13", "address_offset": "0x99", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x001099", "centipede_c": true, "address_c": "0x001099", "address_line_str": "address = 0x001099", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_14", "address_offset": "0x9c", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00109C", "centipede_c": true, "address_c": "0x00109C", "address_line_str": "address = 0x00109C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_15", "address_offset": "0x9f", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x00109F", "centipede_c": true, "address_c": "0x00109F", "address_line_str": "address = 0x00109F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_16", "address_offset": "0xa2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010A2", "centipede_c": true, "address_c": "0x0010A2", "address_line_str": "address = 0x0010A2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_17", "address_offset": "0xa5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010A5", "centipede_c": true, "address_c": "0x0010A5", "address_line_str": "address = 0x0010A5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_18", "address_offset": "0xa8", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010A8", "centipede_c": true, "address_c": "0x0010A8", "address_line_str": "address = 0x0010A8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_19", "address_offset": "0xab", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010AB", "centipede_c": true, "address_c": "0x0010AB", "address_line_str": "address = 0x0010AB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_20", "address_offset": "0xae", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010AE", "centipede_c": true, "address_c": "0x0010AE", "address_line_str": "address = 0x0010AE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_21", "address_offset": "0xb1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010B1", "centipede_c": true, "address_c": "0x0010B1", "address_line_str": "address = 0x0010B1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_22", "address_offset": "0xb4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010B4", "centipede_c": true, "address_c": "0x0010B4", "address_line_str": "address = 0x0010B4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_high_23", "address_offset": "0xb7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFF", "description": "power accum", "name": "power"}]}, {"name": "wrap_ind", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator wrap around indication", "default_value": "0x0", "values": [{"value": "0x1", "description": "wrap around occured", "name": "wrap"}]}], "centipede_b": true, "address_b": "0x0010B7", "centipede_c": true, "address_c": "0x0010B7", "address_line_str": "address = 0x0010B7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_0", "address_offset": "0x71", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001071", "centipede_c": true, "address_c": "0x001071", "address_line_str": "address = 0x001071", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_1", "address_offset": "0x74", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001074", "centipede_c": true, "address_c": "0x001074", "address_line_str": "address = 0x001074", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_2", "address_offset": "0x77", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001077", "centipede_c": true, "address_c": "0x001077", "address_line_str": "address = 0x001077", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_3", "address_offset": "0x7a", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00107A", "centipede_c": true, "address_c": "0x00107A", "address_line_str": "address = 0x00107A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_4", "address_offset": "0x7d", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00107D", "centipede_c": true, "address_c": "0x00107D", "address_line_str": "address = 0x00107D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_5", "address_offset": "0x80", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001080", "centipede_c": true, "address_c": "0x001080", "address_line_str": "address = 0x001080", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_6", "address_offset": "0x83", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001083", "centipede_c": true, "address_c": "0x001083", "address_line_str": "address = 0x001083", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_7", "address_offset": "0x86", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001086", "centipede_c": true, "address_c": "0x001086", "address_line_str": "address = 0x001086", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_8", "address_offset": "0x89", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001089", "centipede_c": true, "address_c": "0x001089", "address_line_str": "address = 0x001089", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_9", "address_offset": "0x8c", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00108C", "centipede_c": true, "address_c": "0x00108C", "address_line_str": "address = 0x00108C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_10", "address_offset": "0x8f", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00108F", "centipede_c": true, "address_c": "0x00108F", "address_line_str": "address = 0x00108F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_11", "address_offset": "0x92", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001092", "centipede_c": true, "address_c": "0x001092", "address_line_str": "address = 0x001092", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_12", "address_offset": "0x95", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001095", "centipede_c": true, "address_c": "0x001095", "address_line_str": "address = 0x001095", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_13", "address_offset": "0x98", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001098", "centipede_c": true, "address_c": "0x001098", "address_line_str": "address = 0x001098", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_14", "address_offset": "0x9b", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00109B", "centipede_c": true, "address_c": "0x00109B", "address_line_str": "address = 0x00109B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_15", "address_offset": "0x9e", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00109E", "centipede_c": true, "address_c": "0x00109E", "address_line_str": "address = 0x00109E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_16", "address_offset": "0xa1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A1", "centipede_c": true, "address_c": "0x0010A1", "address_line_str": "address = 0x0010A1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_17", "address_offset": "0xa4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A4", "centipede_c": true, "address_c": "0x0010A4", "address_line_str": "address = 0x0010A4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_18", "address_offset": "0xa7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A7", "centipede_c": true, "address_c": "0x0010A7", "address_line_str": "address = 0x0010A7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_19", "address_offset": "0xaa", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010AA", "centipede_c": true, "address_c": "0x0010AA", "address_line_str": "address = 0x0010AA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_20", "address_offset": "0xad", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010AD", "centipede_c": true, "address_c": "0x0010AD", "address_line_str": "address = 0x0010AD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_21", "address_offset": "0xb0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010B0", "centipede_c": true, "address_c": "0x0010B0", "address_line_str": "address = 0x0010B0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_22", "address_offset": "0xb3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010B3", "centipede_c": true, "address_c": "0x0010B3", "address_line_str": "address = 0x0010B3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_medium_23", "address_offset": "0xb6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010B6", "centipede_c": true, "address_c": "0x0010B6", "address_line_str": "address = 0x0010B6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_0", "address_offset": "0x70", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001070", "centipede_c": true, "address_c": "0x001070", "address_line_str": "address = 0x001070", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_1", "address_offset": "0x73", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001073", "centipede_c": true, "address_c": "0x001073", "address_line_str": "address = 0x001073", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_2", "address_offset": "0x76", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001076", "centipede_c": true, "address_c": "0x001076", "address_line_str": "address = 0x001076", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_3", "address_offset": "0x79", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001079", "centipede_c": true, "address_c": "0x001079", "address_line_str": "address = 0x001079", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_4", "address_offset": "0x7c", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00107C", "centipede_c": true, "address_c": "0x00107C", "address_line_str": "address = 0x00107C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_5", "address_offset": "0x7f", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00107F", "centipede_c": true, "address_c": "0x00107F", "address_line_str": "address = 0x00107F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_6", "address_offset": "0x82", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001082", "centipede_c": true, "address_c": "0x001082", "address_line_str": "address = 0x001082", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_7", "address_offset": "0x85", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001085", "centipede_c": true, "address_c": "0x001085", "address_line_str": "address = 0x001085", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_8", "address_offset": "0x88", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001088", "centipede_c": true, "address_c": "0x001088", "address_line_str": "address = 0x001088", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_9", "address_offset": "0x8b", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00108B", "centipede_c": true, "address_c": "0x00108B", "address_line_str": "address = 0x00108B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_10", "address_offset": "0x8e", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00108E", "centipede_c": true, "address_c": "0x00108E", "address_line_str": "address = 0x00108E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_11", "address_offset": "0x91", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001091", "centipede_c": true, "address_c": "0x001091", "address_line_str": "address = 0x001091", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_12", "address_offset": "0x94", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001094", "centipede_c": true, "address_c": "0x001094", "address_line_str": "address = 0x001094", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_13", "address_offset": "0x97", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x001097", "centipede_c": true, "address_c": "0x001097", "address_line_str": "address = 0x001097", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_14", "address_offset": "0x9a", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00109A", "centipede_c": true, "address_c": "0x00109A", "address_line_str": "address = 0x00109A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_15", "address_offset": "0x9d", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x00109D", "centipede_c": true, "address_c": "0x00109D", "address_line_str": "address = 0x00109D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_16", "address_offset": "0xa0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A0", "centipede_c": true, "address_c": "0x0010A0", "address_line_str": "address = 0x0010A0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_17", "address_offset": "0xa3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A3", "centipede_c": true, "address_c": "0x0010A3", "address_line_str": "address = 0x0010A3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_18", "address_offset": "0xa6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A6", "centipede_c": true, "address_c": "0x0010A6", "address_line_str": "address = 0x0010A6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_19", "address_offset": "0xa9", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010A9", "centipede_c": true, "address_c": "0x0010A9", "address_line_str": "address = 0x0010A9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_20", "address_offset": "0xac", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010AC", "centipede_c": true, "address_c": "0x0010AC", "address_line_str": "address = 0x0010AC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_21", "address_offset": "0xaf", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010AF", "centipede_c": true, "address_c": "0x0010AF", "address_line_str": "address = 0x0010AF", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_22", "address_offset": "0xb2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010B2", "centipede_c": true, "address_c": "0x0010B2", "address_line_str": "address = 0x0010B2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MIU_PowerAccum_low_23", "address_offset": "0xb5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PowerAccum", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "power accumolator per active stream", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "power accum", "name": "power"}]}], "centipede_b": true, "address_b": "0x0010B5", "centipede_c": true, "address_c": "0x0010B5", "address_line_str": "address = 0x0010B5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MEM_block0", "address_offset": "0xC0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mas_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX memory block master select. selects which master is the owner on the memory block.", "default_value": "0x0", "values": [{"value": "0", "description": "RX lineup", "name": "lineup"}, {"value": "0x1", "description": "host", "name": "host"}, {"value": "0x2", "description": "debug", "name": "debug"}, {"value": "0x3", "description": "sequencer", "name": "sequencer"}]}], "centipede_b": true, "address_b": "0x0010C0", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MEM_block1", "address_offset": "0xC1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mas_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX memory block master select. selects which master is the owner on the memory block.", "default_value": "0x0", "values": [{"value": "0", "description": "RX lineup", "name": "lineup"}, {"value": "0x1", "description": "host", "name": "host"}, {"value": "0x2", "description": "debug", "name": "debug"}, {"value": "0x3", "description": "sequencer", "name": "sequencer"}]}], "centipede_b": true, "address_b": "0x0010C1", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MEM_block2", "address_offset": "0xC2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mas_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX memory block master select. selects which master is the owner on the memory block.", "default_value": "0x0", "values": [{"value": "0", "description": "RX lineup", "name": "lineup"}, {"value": "0x1", "description": "host", "name": "host"}, {"value": "0x2", "description": "debug", "name": "debug"}, {"value": "0x3", "description": "sequencer", "name": "sequencer"}]}], "centipede_b": true, "address_b": "0x0010C2", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_MEM_block3", "address_offset": "0xC3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mas_sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX memory block master select. selects which master is the owner on the memory block.", "default_value": "0x0", "values": [{"value": "0", "description": "RX lineup", "name": "lineup"}, {"value": "0x1", "description": "host", "name": "host"}, {"value": "0x2", "description": "debug", "name": "debug"}, {"value": "0x3", "description": "sequencer", "name": "sequencer"}]}], "centipede_b": true, "address_b": "0x0010C3", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_deb_nibble_sel_lo", "address_offset": "0xC6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "record start and data valids", "name": "rec_st_dv"}, {"value": "1", "description": "RX memory write interface: lineup0", "name": "rx_mem_wr_if_0"}, {"value": "2", "description": "RX memory read data: lineup0", "name": "rx_mem_rdata_0"}, {"value": "3", "description": "RX memory write interface: lineup1", "name": "rx_mem_wr_if_1 "}, {"value": "4", "description": "RX memory read data: lineup1", "name": "rx_mem_rdata_1"}, {"value": "5", "description": "RX memory manager fifo control", "name": "rx_mem_mgr_fifo"}, {"value": "6", "description": "RX memory blocks & banks control", "name": "rx_mem_block_bank"}]}], "centipede_b": true, "address_b": "0x0010C6", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_deb_nibble_sel_hi", "address_offset": "0xC7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "record start and data valids", "name": "rec_st_dv"}, {"value": "1", "description": "RX memory write interface: lineup0", "name": "rx_mem_wr_if_0"}, {"value": "2", "description": "RX memory read data: lineup0", "name": "rx_mem_rdata_0"}, {"value": "3", "description": "RX memory write interface: lineup1", "name": "rx_mem_wr_if_1"}, {"value": "4", "description": "RX memory read data: lineup1", "name": "rx_mem_rdata_1"}, {"value": "5", "description": "RX memory manager fifo control", "name": "rx_mem_mgr_fifo"}, {"value": "6", "description": "RX memory blocks & banks control", "name": "rx_mem_block_bank"}]}], "centipede_b": true, "address_b": "0x0010C7", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0010C7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove0", "address_offset": "0xD0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D0", "centipede_c": true, "address_c": "0x0010D0", "address_line_str": "address = 0x0010D0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove1", "address_offset": "0xD1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D1", "centipede_c": true, "address_c": "0x0010D1", "address_line_str": "address = 0x0010D1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove2", "address_offset": "0xD2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D2", "centipede_c": true, "address_c": "0x0010D2", "address_line_str": "address = 0x0010D2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove3", "address_offset": "0xD3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D3", "centipede_c": true, "address_c": "0x0010D3", "address_line_str": "address = 0x0010D3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove4", "address_offset": "0xD4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D4", "centipede_c": true, "address_c": "0x0010D4", "address_line_str": "address = 0x0010D4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove5", "address_offset": "0xD5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D5", "centipede_c": true, "address_c": "0x0010D5", "address_line_str": "address = 0x0010D5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove6", "address_offset": "0xD6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D6", "centipede_c": true, "address_c": "0x0010D6", "address_line_str": "address = 0x0010D6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove7", "address_offset": "0xD7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D7", "centipede_c": true, "address_c": "0x0010D7", "address_line_str": "address = 0x0010D7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove8", "address_offset": "0xD8", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D8", "centipede_c": true, "address_c": "0x0010D8", "address_line_str": "address = 0x0010D8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove9", "address_offset": "0xD9", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010D9", "centipede_c": true, "address_c": "0x0010D9", "address_line_str": "address = 0x0010D9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove10", "address_offset": "0xDA", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DA", "centipede_c": true, "address_c": "0x0010DA", "address_line_str": "address = 0x0010DA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove11", "address_offset": "0xDB", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DB", "centipede_c": true, "address_c": "0x0010DB", "address_line_str": "address = 0x0010DB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove12", "address_offset": "0xDC", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DC", "centipede_c": true, "address_c": "0x0010DC", "address_line_str": "address = 0x0010DC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove13", "address_offset": "0xDD", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DD", "centipede_c": true, "address_c": "0x0010DD", "address_line_str": "address = 0x0010DD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove14", "address_offset": "0xDE", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DE", "centipede_c": true, "address_c": "0x0010DE", "address_line_str": "address = 0x0010DE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove15", "address_offset": "0xDF", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010DF", "centipede_c": true, "address_c": "0x0010DF", "address_line_str": "address = 0x0010DF", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove16", "address_offset": "0xE0", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E0", "centipede_c": true, "address_c": "0x0010E0", "address_line_str": "address = 0x0010E0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove17", "address_offset": "0xE1", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E1", "centipede_c": true, "address_c": "0x0010E1", "address_line_str": "address = 0x0010E1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove18", "address_offset": "0xE2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E2", "centipede_c": true, "address_c": "0x0010E2", "address_line_str": "address = 0x0010E2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove19", "address_offset": "0xE3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E3", "centipede_c": true, "address_c": "0x0010E3", "address_line_str": "address = 0x0010E3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove20", "address_offset": "0xE4", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E4", "centipede_c": true, "address_c": "0x0010E4", "address_line_str": "address = 0x0010E4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove21", "address_offset": "0xE5", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E5", "centipede_c": true, "address_c": "0x0010E5", "address_line_str": "address = 0x0010E5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove22", "address_offset": "0xE6", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E6", "centipede_c": true, "address_c": "0x0010E6", "address_line_str": "address = 0x0010E6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_SW_remove23", "address_offset": "0xE7", "size": "16", "access": "read-write", "volatile": "true", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to remove from the sample(RWH)", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010E7", "centipede_c": true, "address_c": "0x0010E7", "address_line_str": "address = 0x0010E7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove0", "address_offset": "0xF0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F0", "centipede_c": true, "address_c": "0x0010F0", "address_line_str": "address = 0x0010F0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove1", "address_offset": "0xF1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F1", "centipede_c": true, "address_c": "0x0010F1", "address_line_str": "address = 0x0010F1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove2", "address_offset": "0xF2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F2", "centipede_c": true, "address_c": "0x0010F2", "address_line_str": "address = 0x0010F2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove3", "address_offset": "0xF3", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F3", "centipede_c": true, "address_c": "0x0010F3", "address_line_str": "address = 0x0010F3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove4", "address_offset": "0xF4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F4", "centipede_c": true, "address_c": "0x0010F4", "address_line_str": "address = 0x0010F4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove5", "address_offset": "0xF5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F5", "centipede_c": true, "address_c": "0x0010F5", "address_line_str": "address = 0x0010F5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove6", "address_offset": "0xF6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F6", "centipede_c": true, "address_c": "0x0010F6", "address_line_str": "address = 0x0010F6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove7", "address_offset": "0xF7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F7", "centipede_c": true, "address_c": "0x0010F7", "address_line_str": "address = 0x0010F7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove8", "address_offset": "0xF8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F8", "centipede_c": true, "address_c": "0x0010F8", "address_line_str": "address = 0x0010F8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove9", "address_offset": "0xF9", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010F9", "centipede_c": true, "address_c": "0x0010F9", "address_line_str": "address = 0x0010F9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove10", "address_offset": "0xFA", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FA", "centipede_c": true, "address_c": "0x0010FA", "address_line_str": "address = 0x0010FA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove11", "address_offset": "0xFB", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FB", "centipede_c": true, "address_c": "0x0010FB", "address_line_str": "address = 0x0010FB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove12", "address_offset": "0xFC", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FC", "centipede_c": true, "address_c": "0x0010FC", "address_line_str": "address = 0x0010FC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove13", "address_offset": "0xFD", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FD", "centipede_c": true, "address_c": "0x0010FD", "address_line_str": "address = 0x0010FD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove14", "address_offset": "0xFE", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FE", "centipede_c": true, "address_c": "0x0010FE", "address_line_str": "address = 0x0010FE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove15", "address_offset": "0xFF", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x0010FF", "centipede_c": true, "address_c": "0x0010FF", "address_line_str": "address = 0x0010FF", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove16", "address_offset": "0x100", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001100", "centipede_c": true, "address_c": "0x001100", "address_line_str": "address = 0x001100", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove17", "address_offset": "0x101", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001101", "centipede_c": true, "address_c": "0x001101", "address_line_str": "address = 0x001101", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove18", "address_offset": "0x102", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001102", "centipede_c": true, "address_c": "0x001102", "address_line_str": "address = 0x001102", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove19", "address_offset": "0x103", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001103", "centipede_c": true, "address_c": "0x001103", "address_line_str": "address = 0x001103", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove20", "address_offset": "0x104", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001104", "centipede_c": true, "address_c": "0x001104", "address_line_str": "address = 0x001104", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove21", "address_offset": "0x105", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001105", "centipede_c": true, "address_c": "0x001105", "address_line_str": "address = 0x001105", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove22", "address_offset": "0x106", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001106", "centipede_c": true, "address_c": "0x001106", "address_line_str": "address = 0x001106", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_remove23", "address_offset": "0x107", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "HW calculated value to remove from the sample", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001107", "centipede_c": true, "address_c": "0x001107", "address_line_str": "address = 0x001107", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_N_accum_delay", "address_offset": "0x108", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "samples before accumulation start", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001108", "centipede_c": true, "address_c": "0x001108", "address_line_str": "address = 0x001108", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_IIR_Shift", "address_offset": "0x109", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "The number of LSB to shift when input the value to the IIR. The number of accumulated sample is given by 2^(13-IIR_Shift)", "default_value": "0x0", "values": [{"value": "0", "description": "value should be equal/less than 13 ", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x001109", "centipede_c": true, "address_c": "0x001109", "address_line_str": "address = 0x001109", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_Num_Samples", "address_offset": "0x10A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "The number of samples to accumulate before changing mode. This number should be set in SW to 2^(13-IIR_Shift)", "default_value": "0x1", "values": [{"value": "1", "description": "value should be equal/greater than 1", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x00110A", "centipede_c": true, "address_c": "0x00110A", "address_line_str": "address = 0x00110A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_BiasUpdate", "address_offset": "0x10B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "mux_before_NS", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Mux state before Num_Samples", "default_value": "0x0", "values": [{"value": "0", "description": "Insert Zeros", "name": "insert_zeros"}, {"value": "2", "description": "from BC_SW_remove", "name": "BC_SW_remove"}, {"value": "3", "description": "from BC_remove after rounding", "name": "BC_remove"}]}, {"name": "accum_before_NS", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Accumulation mode before Num_Samples (See Table of possible work modes (depend on copy_sw_reg))", "default_value": "0x0", "values": [{"value": "0", "description": "Don't update BC_remove ", "name": "dont_up"}, {"value": "1", "description": "update BC_remove", "name": "up"}]}, {"name": "copy_sw_reg", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Copy BC_remove to BC_SW_Remove after Num_Sample (See Table of possible work modes (depend on accum_before_NS))", "default_value": "0x0", "values": [{"value": "0", "description": "Don't copy ", "name": "dont_copy"}, {"value": "1", "description": "Copy", "name": "copy"}]}, {"name": "mux_after_NS", "bit_offset": 4, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Mux state after Num_Samples", "default_value": "0x0", "values": [{"value": "0", "description": "Insert Zeros", "name": "insert_zeros"}, {"value": "2", "description": "from BC_SW_remove", "name": "BC_SW_remove"}, {"value": "3 or 1", "description": "from BC_remove after rounding", "name": "BC_remove"}]}, {"name": "accum_after_NS", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Accumulation mode after Num_Samples", "default_value": "0x0", "values": [{"value": "0", "description": "Don't update BC_remove ", "name": "dont_up"}, {"value": "1", "description": "update BC_remove", "name": "up"}]}], "centipede_b": true, "address_b": "0x00110B", "centipede_c": true, "address_c": "0x00110B", "address_line_str": "address = 0x00110B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_BC_N_Zero", "address_offset": "0x10C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "The number of zeros to inject the lineup after end of reception", "default_value": "0x0", "values": [{"value": "0", "description": "default value", "name": "default_val"}]}], "centipede_b": true, "address_b": "0x00110C", "centipede_c": true, "address_c": "0x00110C", "address_line_str": "address = 0x00110C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DDPhi1_lo", "address_offset": "0x110", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x001110", "centipede_c": true, "address_c": "0x001110", "address_line_str": "address = 0x001110", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DDPhi1_hi", "address_offset": "0x111", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x001111", "centipede_c": true, "address_c": "0x001111", "address_line_str": "address = 0x001111", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DPhi1_lo", "address_offset": "0x112", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default frqeq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x001112", "centipede_c": true, "address_c": "0x001112", "address_line_str": "address = 0x001112", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DPhi1_hi", "address_offset": "0x113", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default freq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x001113", "centipede_c": true, "address_c": "0x001113", "address_line_str": "address = 0x001113", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Phi1_lo", "address_offset": "0x114", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 1 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001114", "centipede_c": true, "address_c": "0x001114", "address_line_str": "address = 0x001114", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Phi1_hi", "address_offset": "0x115", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 1 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001115", "centipede_c": true, "address_c": "0x001115", "address_line_str": "address = 0x001115", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Config", "address_offset": "0x116", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sign_inversion", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Config  the image sample sign inversion", "default_value": "0x0", "values": [{"value": "0", "description": "do not invert", "name": "invert_n"}, {"value": "1", "description": "invert", "name": "invert"}]}, {"name": "bypass", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "output signal equals the input signal ", "default_value": "0x1", "values": [{"value": "0", "description": "FO active", "name": "active"}, {"value": "1", "description": "bypass", "name": "bypass"}]}], "centipede_b": true, "address_b": "0x001116", "centipede_c": true, "address_c": "0x001116", "address_line_str": "address = 0x001116", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Stream_Enable_lo", "address_offset": "0x118", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "se_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Enable per stream.low part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001118", "centipede_c": true, "address_c": "0x001118", "address_line_str": "address = 0x001118", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Stream_Enable_hi", "address_offset": "0x119", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "se_hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Enable per stream.high part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001119", "centipede_c": true, "address_c": "0x001119", "address_line_str": "address = 0x001119", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_Integrator_K", "address_offset": "0x120", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Number of active streams.", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001120", "centipede_c": true, "address_c": "0x001120", "address_line_str": "address = 0x001120", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_Integrator_N_offset", "address_offset": "0x121", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Number of samples after which integration starts. Must be even (LSB should always 0 and ignored by HW).", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001121", "centipede_c": true, "address_c": "0x001121", "address_line_str": "address = 0x001121", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_Integrator_N_window", "address_offset": "0x122", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Number of samples  to integrate. Must be even (LSB should always 0 and ignored by HW)", "default_value": "0x2", "values": [{"value": "0x2 to 0xFFFF", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001122", "centipede_c": true, "address_c": "0x001122", "address_line_str": "address = 0x001122", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_Integrator_ShiftRight", "address_offset": "0x123", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Number of bits to shift right. Should be set (by SW) to ceil(log2(N_window)).", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x001123", "centipede_c": true, "address_c": "0x001123", "address_line_str": "address = 0x001123", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Stream_Sel_lo", "address_offset": "0x124", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "se_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Select NCO per stream.low part", "default_value": "0x0", "values": [{"value": "0", "description": "0 - NCO_1, 1 - NCO_2", "name": "default"}]}], "centipede_b": true, "address_b": "0x001124", "centipede_c": true, "address_c": "0x001124", "address_line_str": "address = 0x001124", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Stream_Sel_hi", "address_offset": "0x125", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "se_hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Select NCO per stream.high part", "default_value": "0x0", "values": [{"value": "0", "description": "0 - NCO_1, 1 - NCO_2", "name": "default"}]}, {"name": "nco2_input_shift", "bit_offset": 8, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "nco2 input bit shift", "default_value": "0x0", "values": [{"value": "0", "description": "shift", "name": "default"}]}], "centipede_b": true, "address_b": "0x001125", "centipede_c": true, "address_c": "0x001125", "address_line_str": "address = 0x001125", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DDPhi2_lo", "address_offset": "0x126", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x001126", "centipede_c": true, "address_c": "0x001126", "address_line_str": "address = 0x001126", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DDPhi2_hi", "address_offset": "0x127", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DDPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chirp rate of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default rate", "name": "default"}]}], "centipede_b": true, "address_b": "0x001127", "centipede_c": true, "address_c": "0x001127", "address_line_str": "address = 0x001127", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DPhi2_lo", "address_offset": "0x128", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default frqeq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x001128", "centipede_c": true, "address_c": "0x001128", "address_line_str": "address = 0x001128", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_DPhi2_hi", "address_offset": "0x129", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "DPhi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "freq. of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default freq.", "name": "default"}]}], "centipede_b": true, "address_b": "0x001129", "centipede_c": true, "address_c": "0x001129", "address_line_str": "address = 0x001129", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Phi2_lo", "address_offset": "0x12A", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 2 low part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x00112A", "centipede_c": true, "address_c": "0x00112A", "address_line_str": "address = 0x00112A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_FO_Phi2_hi", "address_offset": "0x12B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "Phi_hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "phase of NCO 2 high part", "default_value": "0x0", "values": [{"value": "0", "description": "default phase", "name": "default"}]}], "centipede_b": true, "address_b": "0x00112B", "centipede_c": true, "address_c": "0x00112B", "address_line_str": "address = 0x00112B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_TMR_CTRL_err_inv", "address_offset": "0x160", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Invert TMR error indication", "default_value": "0x0", "values": [{"value": "0", "description": "Don't invert error indication", "name": "default"}, {"value": "1", "description": "Invert error indication", "name": "invert"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001160", "address_line_str": "address = 0x001160", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_TMR_CTRL_flip_inject_vec", "address_offset": "0x162", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 3, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001162", "address_line_str": "address = 0x001162", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_TMR_CTRL_flip_bit_vec", "address_offset": "0x163", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001163", "address_line_str": "address = 0x001163", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_TMR_STS_MN", "address_offset": "0x164", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001164", "address_line_str": "address = 0x001164", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_TMR_STS_RD", "address_offset": "0x165", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001165", "address_line_str": "address = 0x001165", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_SWrst_cntr", "address_offset": "0x168", "size": "16", "access": "read-write-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write-enable", "description": "Counter value for SW reset", "default_value": "0x0", "values": [{"value": "0", "description": "SW reset off", "name": "val"}, {"value": "255", "description": "SW reset steady on", "name": "val"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001168", "address_line_str": "address = 0x001168", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_toggle_range", "address_offset": "0x170", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: wheter boudaries define allowed or forbiden range", "default_value": "0x0", "values": [{"value": "0", "description": "Boundaries define allowed access range", "name": "allowed range"}, {"value": "1", "description": "Boundaries define forbiden access range", "name": "forbiden range"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001170", "address_line_str": "address = 0x001170", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_rw_constr", "address_offset": "0x172", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: access permisions apply to RW", "default_value": "0xFF", "values": [{"value": "1", "description": "Constraints for range[i] apply to both read and write", "name": "apply constr to RW"}, {"value": "0", "description": "Constraints for range[i] apply to either read or write", "name": "apply constr to Wo/Ro"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001172", "address_line_str": "address = 0x001172", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_wo_ron_constr", "address_offset": "0x173", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: access permissions apply to Write only/Read only", "default_value": "0x0", "values": [{"value": "1", "description": "Constraints for range[i] apply to write access only", "name": "apply constr to WR only"}, {"value": "0", "description": "Constraints for range[i] apply to read access only", "name": "apply constr to RD only"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001173", "address_line_str": "address = 0x001173", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_0_HI_lo", "address_offset": "0x174", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 0 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001174", "address_line_str": "address = 0x001174", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_0_HI_hi", "address_offset": "0x175", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 0 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001175", "address_line_str": "address = 0x001175", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_0_LO_lo", "address_offset": "0x176", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 0 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001176", "address_line_str": "address = 0x001176", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_0_LO_hi", "address_offset": "0x177", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 0 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001177", "address_line_str": "address = 0x001177", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_1_HI_lo", "address_offset": "0x178", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 1 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001178", "address_line_str": "address = 0x001178", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_1_HI_hi", "address_offset": "0x179", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 1 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001179", "address_line_str": "address = 0x001179", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_1_LO_lo", "address_offset": "0x17A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 1 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117A", "address_line_str": "address = 0x00117A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_1_LO_hi", "address_offset": "0x17B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 1 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117B", "address_line_str": "address = 0x00117B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_2_HI_lo", "address_offset": "0x17C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 2 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117C", "address_line_str": "address = 0x00117C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_2_HI_hi", "address_offset": "0x17D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 2 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117D", "address_line_str": "address = 0x00117D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_2_LO_lo", "address_offset": "0x17E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 2 - lower bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117E", "address_line_str": "address = 0x00117E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_2_LO_hi", "address_offset": "0x17F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 2 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00117F", "address_line_str": "address = 0x00117F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_3_HI_lo", "address_offset": "0x180", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 3 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001180", "address_line_str": "address = 0x001180", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_3_HI_hi", "address_offset": "0x181", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 3 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001181", "address_line_str": "address = 0x001181", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_3_LO_lo", "address_offset": "0x182", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 3 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001182", "address_line_str": "address = 0x001182", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_3_LO_hi", "address_offset": "0x183", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 3 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001183", "address_line_str": "address = 0x001183", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_4_HI_lo", "address_offset": "0x184", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 4 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001184", "address_line_str": "address = 0x001184", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_4_HI_hi", "address_offset": "0x185", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 4 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001185", "address_line_str": "address = 0x001185", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_4_LO_lo", "address_offset": "0x186", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 4 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001186", "address_line_str": "address = 0x001186", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_4_LO_hi", "address_offset": "0x187", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 4 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001187", "address_line_str": "address = 0x001187", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_5_HI_lo", "address_offset": "0x188", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 5 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001188", "address_line_str": "address = 0x001188", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_5_HI_hi", "address_offset": "0x189", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 5 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001189", "address_line_str": "address = 0x001189", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_5_LO_lo", "address_offset": "0x18A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 5 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118A", "address_line_str": "address = 0x00118A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_5_LO_hi", "address_offset": "0x18B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 5 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118B", "address_line_str": "address = 0x00118B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_6_HI_lo", "address_offset": "0x18C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 6 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118C", "address_line_str": "address = 0x00118C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_6_HI_hi", "address_offset": "0x18D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 6 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118D", "address_line_str": "address = 0x00118D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_6_LO_lo", "address_offset": "0x18E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 6 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118E", "address_line_str": "address = 0x00118E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_6_LO_hi", "address_offset": "0x18F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 6 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00118F", "address_line_str": "address = 0x00118F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_7_HI_lo", "address_offset": "0x190", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 7 - upper bound LSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001190", "address_line_str": "address = 0x001190", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_7_HI_hi", "address_offset": "0x191", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 7 - upper bound MSBs ", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001191", "address_line_str": "address = 0x001191", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_7_LO_lo", "address_offset": "0x192", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 7 - lower bound LSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001192", "address_line_str": "address = 0x001192", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_CFG_addr_bound_7_LO_hi", "address_offset": "0x193", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Access monitor range config: range 7 - lower bound MSBs ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001193", "address_line_str": "address = 0x001193", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_MSK", "address_offset": "0x194", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x1", "values": [{"value": "1", "description": "Source is masked", "name": "source mask"}, {"value": "0", "description": "Source is enabled", "name": "source enable"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001194", "address_line_str": "address = 0x001194", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_CLR", "address_offset": "0x196", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Clear source of interrupt", "name": "clear"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001196", "address_line_str": "address = 0x001196", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_RAW_0", "address_offset": "0x198", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001198", "address_line_str": "address = 0x001198", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_RAW_1", "address_offset": "0x199", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: redundant raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: redundant raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: redundant raw min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: redundant raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: redundant raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: redundant raw max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001199", "address_line_str": "address = 0x001199", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_STICKY_0", "address_offset": "0x19A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00119A", "address_line_str": "address = 0x00119A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_OCP_AM_FAULT_STICKY_1", "address_offset": "0x19B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "min_address_16bit", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: redundant sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_32bit", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: redundant sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "min_address_64bit", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: redundant sticky min addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "max_address_16bit", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 bit interface access monitor fault: redundant sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_32bit", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "32 bit interface access monitor fault: redundant sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}, {"name": "max_address_64bit", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "64 bit interface access monitor fault: redundant sticky max addr out of range fault source", "default_value": "0x0", "values": [{"value": "1", "description": "Fault detected", "name": "fault"}, {"value": "0", "description": "No fault detected", "name": "ok"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00119B", "address_line_str": "address = 0x00119B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_RAW_0", "address_offset": "0x200", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001200", "address_line_str": "address = 0x001200", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_RAW_1", "address_offset": "0x201", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001201", "address_line_str": "address = 0x001201", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_STICKY_0", "address_offset": "0x202", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001202", "address_line_str": "address = 0x001202", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_STICKY_1", "address_offset": "0x203", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sticky backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001203", "address_line_str": "address = 0x001203", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_CLEAR", "address_offset": "0x204", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Self clear register. OCP backpressure irq source clear", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears interrupt if active, writing 0 has no effect", "name": "clear"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001204", "address_line_str": "address = 0x001204", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RX_ERR_INT_MASK", "address_offset": "0x205", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ocp_backpressure", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Interrupt source mask", "default_value": "0x1", "values": [{"value": "1", "description": "Masks rx_ocp_back_pressure_err interrurpt", "name": "masked"}, {"value": "0", "description": "Unmasks rx_ocp_back_pressure_err interrurpt", "name": "unmasked"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x001205", "address_line_str": "address = 0x001205", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}]}, {"name": "MISC", "reg_type": "TBD", "base_address": "0x0000", "registers": [{"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_timetorise", "address_offset": "0x00", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetorise_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks to wait before asserting the latch_en to the RF", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetorise_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks to wait before asserting the latch_en to the RF", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000000", "centipede_c": true, "address_c": "0x000000", "address_line_str": "address = 0x000000", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_timetofall", "address_offset": "0x01", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetofall_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks to wait after asserting the latch_en before de-asserting it, to the RF", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetofall_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks to wait after asserting the latch_en before de-asserting it, to the RF", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000001", "centipede_c": true, "address_c": "0x000001", "address_line_str": "address = 0x000001", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_timetogap", "address_offset": "0x02", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetogap_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks after latch_fall to wait before deasserting ", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetogap_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "configures how many clocks after latch_fall to wait before deasserting ", "default_value": "0x3", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000002", "centipede_c": true, "address_c": "0x000002", "address_line_str": "address = 0x000002", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_status", "address_offset": "0x03", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latching_in_progress", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": " when 0 RF interface is ready for next read/write cycle", "default_value": "0x0", "values": [{"value": "0", "description": "RF interface ready", "name": "ready"}, {"value": "1", "description": "RF interface busy", "name": "busy"}]}], "centipede_b": true, "address_b": "0x000003", "centipede_c": true, "address_c": "0x000003", "address_line_str": "address = 0x000003", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF1_data_rd", "address_offset": "0x04", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000004", "centipede_c": true, "address_c": "0x000004", "address_line_str": "address = 0x000004", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF2_data_rd", "address_offset": "0x05", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000005", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000005", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_apb_access", "address_offset": "0x06", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": " If new access was started when latching_in_progress==1", "default_value": "0x0", "values": [{"value": "0", "description": "new", "name": "new"}]}], "centipede_b": true, "address_b": "0x000006", "centipede_c": true, "address_c": "0x000006", "address_line_str": "address = 0x000006", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_apb_access_clear", "address_offset": "0x07", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": " Clearing RF_access_err", "default_value": "0x0", "values": [{"value": "1", "description": "clear", "name": "clear"}]}], "centipede_b": true, "address_b": "0x000007", "centipede_c": true, "address_c": "0x000007", "address_line_str": "address = 0x000007", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "dspmem_ind_rd_addr_lo", "address_offset": "0x10", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr_lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "dsp memory indirect read access, 16 LSB's", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000010", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000010", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "dspmem_ind_rd_addr_hi", "address_offset": "0x11", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr_hi", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "dsp memory indirect read access, 5 MSB's", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}, {"name": "___reserved0", "bit_offset": 5, "bit_width": 10, "centipede_b": "true", "centipede_c": "false", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "go", "bit_offset": 15, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "this bit must be written as zero (0, nada) thus triggers indirect read operation", "default_value": "0x1", "values": [{"value": "1", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000011", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000011", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "dspmem_ind_rd_data", "address_offset": "0x12", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "data", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "dsp memory indirect read data result, holds data after read op ended", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000012", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000012", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GLUE_address_msb", "address_offset": "0x20", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "msb", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "address msb (+8) for glueless interface. This field configures how many address bits the external host has, beyond 9.", "default_value": "0x0", "values": [{"value": "0", "description": "default- all most significant address bits (20:8) come from GLUE_address register.", "name": "default"}]}], "centipede_b": true, "address_b": "0x000020", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000020", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GLUE_address", "address_offset": "0x21", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "most significant address for glueless interface. set to 0x0 by default to allow easy access to config registers", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000021", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000021", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_out_write_lo", "address_offset": "0x30", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}, {"name": "mask", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "masking bits. This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000030", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000030", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_out_write_hi", "address_offset": "0x31", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Value to be written (before masking). This controls 7 GPO (when configured as output) ", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}, {"name": "___reserved0", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 7, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "masking bits. This controls 7 GPO (when configured as output) ", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000031", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000031", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_read", "address_offset": "0x32", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "default_value": "0x0", "values": [{"value": "0", "description": "default", "name": "default"}]}], "centipede_b": true, "address_b": "0x000032", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000032", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_dir", "address_offset": "0x33", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 15, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "GPIO direction. 0 is input, 1 is output.", "default_value": "0x0", "values": [{"value": "0", "description": "input direction (GPI)", "name": "input"}, {"value": "1", "description": "output direction (GPO)", "name": "output"}]}], "centipede_b": true, "address_b": "0x000033", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000033", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_reset_enable", "address_offset": "0x40", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "rst_n", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Asynchronous active low reset input", "default_value": "0x0", "values": [{"value": "0", "description": "pll control signal - reset", "name": "reset"}]}, {"name": "en", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high enable", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - en", "name": "enable"}]}, {"name": "iddq", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high iddq", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - iddq", "name": "iddq"}]}, {"name": "clk0diffen", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high enable of clk0_p/m outputs", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk0diffen", "name": "clk0diffen"}]}, {"name": "clk1diffen", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high enable of clk1_p/m outputs", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk1diffen", "name": "clk1diffen"}]}, {"name": "clk1outen", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high enable of clk1_h outputs", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk1outen", "name": "clk1outen"}]}, {"name": "dsmen", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high enable of the delta/sigma modulator", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -dsmen ", "name": "dsmen"}]}, {"name": "atben", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high analog test bus enable, when low test points are driven high impedance", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - atben", "name": "atben"}]}], "centipede_b": true, "address_b": "0x000040", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000040", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data0", "address_offset": "0x41", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "altrefclksel", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Reference clock select signal 1 \u2013 altrefclk 0 \u2013 refclk_hp/hm", "default_value": "0x0", "values": [{"value": "0", "description": "pll control signal - altrefclksel", "name": "altrefclksel"}]}, {"name": "bypass", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "PLL bypass control1 \u2013 PLL bypassed by ref clk0 \u2013 PLL not bypassed", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -bypass ", "name": "bypass"}]}, {"name": "fbdivint", "bit_offset": 2, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Feedback divider integer value", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - fbdivint", "name": "fbdivint"}]}], "centipede_b": true, "address_b": "0x000041", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000041", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data1", "address_offset": "0x42", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "fbdivfrac15_0", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Feedback divider fractional value", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - fbdivfrac15_0", "name": "fbdivfrac15_0"}]}], "centipede_b": true, "address_b": "0x000042", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000042", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data2", "address_offset": "0x43", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "fbdivfrac22_16", "bit_offset": 0, "bit_width": 7, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Feedback divider fractional value", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - fbdivfrac22_16", "name": "fbdivfrac22_16"}]}], "centipede_b": true, "address_b": "0x000043", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000043", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data3", "address_offset": "0x44", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intmode", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Selects between integer and fractional-N mode", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - intmode ", "name": "intmode"}]}, {"name": "clk0div", "bit_offset": 1, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk0 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk0div ", "name": "clk0div"}]}, {"name": "clk1div", "bit_offset": 3, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk1 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk1div ", "name": "clk1div"}]}], "centipede_b": true, "address_b": "0x000044", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000044", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data4", "address_offset": "0x45", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "clk2div", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk2 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk2div ", "name": "clk2div"}]}, {"name": "clk3div", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk3 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk3div ", "name": "clk3div"}]}], "centipede_b": true, "address_b": "0x000045", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000045", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data5", "address_offset": "0x46", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "clk4div", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk4 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk4div ", "name": "clk4div"}]}, {"name": "clk5div", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "clk5 divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - clk5div ", "name": "clk5div"}]}], "centipede_b": true, "address_b": "0x000046", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000046", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data6", "address_offset": "0x47", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "refclkdiv", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Reference clock divider control", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -  refclkdiv", "name": "refclkdiv"}]}, {"name": "bw", "bit_offset": 8, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Sets loop filter bandwidth", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -  bw", "name": "bw"}]}, {"name": "atbsel", "bit_offset": 12, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Selects ATB test point", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - atbsel ", "name": "atbsel"}]}], "centipede_b": true, "address_b": "0x000047", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000047", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_data7", "address_offset": "0x48", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cpgain", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Cadence reserved for debugging", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - cpgain ", "name": "cpgain"}]}, {"name": "vcotrim", "bit_offset": 3, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Cadence reserved for debugging", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - vcotrim ", "name": "vcotrim"}]}, {"name": "dsmlsb", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Cadence reserved for debugging", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - dsmlsb ", "name": "dsmlsb"}]}, {"name": "openloop", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Cadence reserved for debugging", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - openloop ", "name": "openloop"}]}, {"name": "p_xo_drv", "bit_offset": 8, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "driving strength cotrol of XO buffers", "default_value": "0x0", "values": [{"value": "0", "description": "default ", "name": "default"}]}], "centipede_b": true, "address_b": "0x000048", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000048", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_calibration", "address_offset": "0x49", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "vcalstart", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Starts VCO calibration state machine", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - vcalstart ", "name": "vcalstart"}]}, {"name": "vcalbyp", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Active high VCO calibration bypass, when low the calibration generated band select value is used", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -vcalbyp  ", "name": "vcalbyp"}]}, {"name": "vcalbandset", "bit_offset": 2, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "VCO calibration override band select", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal -  vcalbandset", "name": "vcalbandset"}]}], "centipede_b": true, "address_b": "0x000049", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000049", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PLL_control_status", "address_offset": "0x4a", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "locked", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "PLL lock status indicator", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - locked ", "name": "locked"}]}, {"name": "vcaldone", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Active high VCO calibration complete indicator", "default_value": "0x0", "values": [{"value": "1", "description": "pll control signal - vcaldone ", "name": "vcaldone"}]}, {"name": "vcalband", "bit_offset": 2, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "VCO calibration band output", "default_value": "0x0", "values": [{"value": "0x1F", "description": "The value of the VCO band chosen by the calibration sequence", "name": "vcalband"}]}], "centipede_b": true, "address_b": "0x00004A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00004A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "ADC0_control_enable_and_selects", "address_offset": "0x4b", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "___reserved0", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "atben", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "analog test bus enable, when deactivated (low) the test outputs are in a high impedance state", "default_value": "0x0", "values": [{"value": "1", "description": "adc control signal - atben ", "name": "atben"}]}, {"name": "shbufbias", "bit_offset": 2, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "S/H buffer bias control", "default_value": "0x0", "values": [{"value": "1", "description": "adc control signal -  shbufbias", "name": "shbufbias"}]}, {"name": "atbblk", "bit_offset": 4, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "ATB block select", "default_value": "0x0", "values": [{"value": "1", "description": "adc control signal - atbblk ", "name": "atbblk"}]}, {"name": "atbsel", "bit_offset": 6, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "ATB select controls", "default_value": "0x0", "values": [{"value": "1", "description": "adc control signal -  atbsel", "name": "atbsel"}]}], "centipede_b": true, "address_b": "0x00004B", "centipede_c": true, "address_c": "0x001009", "address_line_str": "addresses = {0x00004B, 0x001009}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DAC1_control_enable_and_control", "address_offset": "0x4d", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "___reserved0", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "atben", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "analog test bus enable", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -  atben", "name": "atben"}]}, {"name": "clksel", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "CMOS clock select, when activated (high) the CMOS clock is selected over the differential clock", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal - clksel ", "name": "clksel"}]}, {"name": "gain", "bit_offset": 3, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "gain control (0.25dB/step)", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -gain ", "name": "gain"}]}, {"name": "atbsel", "bit_offset": 10, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "analog test bus select, selects between 16 internal test points", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -atbsel ", "name": "atbsel"}]}], "centipede_b": true, "address_b": "0x00004D", "centipede_c": true, "address_c": "0x002069", "address_line_str": "addresses = {0x00004D, 0x002069}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DAC2_control_enable_and_control", "address_offset": "0x4e", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "___reserved0", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "atben", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "analog test bus enable", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -  atben", "name": "atben"}]}, {"name": "clksel", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "CMOS clock select, when activated (high) the CMOS clock is selected over the differential clock", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal - clksel ", "name": "clksel"}]}, {"name": "gain", "bit_offset": 3, "bit_width": 7, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "gain control (0.25dB/step)", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -gain ", "name": "gain"}]}, {"name": "atbsel", "bit_offset": 10, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "analog test bus select, selects between 16 internal test points", "default_value": "0x0", "values": [{"value": "1", "description": "dac control signal -atbsel ", "name": "atbsel"}]}], "centipede_b": true, "address_b": "0x00004E", "centipede_c": true, "address_c": "0x00206A", "address_line_str": "addresses = {0x00004E, 0x00206A}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "CLKS_N_RST_CTRL", "address_offset": "0x50", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "pll_oscn_sel", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "mux oscilator and pll (glitch free) for dsp, sys, sram clocks", "default_value": "0x0", "values": [{"value": "1", "description": "pll clock", "name": "pll"}, {"value": "0", "description": "oscillator clock", "name": "osc"}]}], "centipede_b": true, "address_b": "0x000050", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000050", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "PADS_DS", "address_offset": "0x52", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "data_grp", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "selects driving strength of data bus pad group", "default_value": "0x0", "values": [{"value": "1", "description": "high", "name": "high"}, {"value": "0", "description": "low", "name": "low"}]}, {"name": "gpio_grp", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "selects driving strength of gpio pad group", "default_value": "0x0", "values": [{"value": "1", "description": "high", "name": "high"}, {"value": "0", "description": "low", "name": "low"}]}, {"name": "rest_grp", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "selects driving strength of the rest of the pads (not gpio or data bus)", "default_value": "0x0", "values": [{"value": "1", "description": "high", "name": "high"}, {"value": "0", "description": "low", "name": "low"}]}], "centipede_b": true, "address_b": "0x000052", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000052", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_byte_swap", "address_offset": "0x54", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "When set to 1, the RX memory read data bytes are swapped [15:8] with [7:0]", "default_value": "0x0", "values": [{"value": "0", "description": "no swap", "name": "normal"}, {"value": "1", "description": "swap enabled", "name": "swap"}]}], "centipede_b": true, "address_b": "0x000054", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000054", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad0", "address_offset": "0x70", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000070", "centipede_c": true, "address_c": "0x003020", "address_line_str": "addresses = {0x000070, 0x003020}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad1", "address_offset": "0x71", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000071", "centipede_c": true, "address_c": "0x003021", "address_line_str": "addresses = {0x000071, 0x003021}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad2", "address_offset": "0x72", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000072", "centipede_c": true, "address_c": "0x003022", "address_line_str": "addresses = {0x000072, 0x003022}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad3", "address_offset": "0x73", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000073", "centipede_c": true, "address_c": "0x003023", "address_line_str": "addresses = {0x000073, 0x003023}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad4", "address_offset": "0x74", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000074", "centipede_c": true, "address_c": "0x003024", "address_line_str": "addresses = {0x000074, 0x003024}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad5", "address_offset": "0x75", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000075", "centipede_c": true, "address_c": "0x003025", "address_line_str": "addresses = {0x000075, 0x003025}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad6", "address_offset": "0x76", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000076", "centipede_c": true, "address_c": "0x003026", "address_line_str": "addresses = {0x000076, 0x003026}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad7", "address_offset": "0x77", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000077", "centipede_c": true, "address_c": "0x003027", "address_line_str": "addresses = {0x000077, 0x003027}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad8", "address_offset": "0x78", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000078", "centipede_c": true, "address_c": "0x003028", "address_line_str": "addresses = {0x000078, 0x003028}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad9", "address_offset": "0x79", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000079", "centipede_c": true, "address_c": "0x003029", "address_line_str": "addresses = {0x000079, 0x003029}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad10", "address_offset": "0x7A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007A", "centipede_c": true, "address_c": "0x00302A", "address_line_str": "addresses = {0x00007A, 0x00302A}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad11", "address_offset": "0x7B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007B", "centipede_c": true, "address_c": "0x00302B", "address_line_str": "addresses = {0x00007B, 0x00302B}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad12", "address_offset": "0x7C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007C", "centipede_c": true, "address_c": "0x00302C", "address_line_str": "addresses = {0x00007C, 0x00302C}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad13", "address_offset": "0x7D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007D", "centipede_c": true, "address_c": "0x00302D", "address_line_str": "addresses = {0x00007D, 0x00302D}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad14", "address_offset": "0x7E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007E", "centipede_c": true, "address_c": "0x00302E", "address_line_str": "addresses = {0x00007E, 0x00302E}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Scratch_Pad15", "address_offset": "0x7F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "spare reg to be used as scratchpad", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00007F", "centipede_c": true, "address_c": "0x00302F", "address_line_str": "addresses = {0x00007F, 0x00302F}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "CFG_deb_nibble_sel_lo", "address_offset": "0x82", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "host if write", "name": "host_if_wr"}, {"value": "1", "description": "host if read", "name": "host_if_rd"}, {"value": "2", "description": "apb1 wr interface", "name": "apb1_wr"}, {"value": "3", "description": "apb1 address", "name": "apb1_add"}, {"value": "4", "description": "apb1 rd interface", "name": "apb1_rd"}, {"value": "5", "description": "apb1 wr strobe and penable", "name": "apb1_wr_penable"}, {"value": "6", "description": "apb2 wr interface", "name": "apb2_wr"}, {"value": "7", "description": "apb2 address", "name": "apb2_add"}, {"value": "8", "description": "apb2 rd interface", "name": "apb2_rd"}, {"value": "9", "description": "apb2 wr strobe and penable", "name": "apb2_wr_penable"}]}], "centipede_b": true, "address_b": "0x000082", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000082", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "CFG_deb_nibble_sel_mi", "address_offset": "0x83", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "host if write", "name": "host_if_wr"}, {"value": "1", "description": "host if read", "name": "host_if_rd"}, {"value": "2", "description": "apb1 wr interface", "name": "apb1_wr"}, {"value": "3", "description": "apb1 address", "name": "apb1_add"}, {"value": "4", "description": "apb1 rd interface", "name": "apb1_rd"}, {"value": "5", "description": "apb1 wr strobe and penable", "name": "apb1_wr_penable"}, {"value": "6", "description": "apb2 wr interface", "name": "apb2_wr"}, {"value": "7", "description": "apb2 address", "name": "apb2_add"}, {"value": "8", "description": "apb2 rd interface", "name": "apb2_rd"}, {"value": "9", "description": "apb2 wr strobe and penable", "name": "apb2_wr_penable"}]}], "centipede_b": true, "address_b": "0x000083", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000083", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "CFG_deb_nibble_sel_hi", "address_offset": "0x84", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "host if write", "name": "host_if_wr"}, {"value": "1", "description": "host if read", "name": "host_if_rd"}, {"value": "2", "description": "apb1 wr interface", "name": "apb1_wr"}, {"value": "3", "description": "apb1 address", "name": "apb1_add"}, {"value": "4", "description": "apb1 rd interface", "name": "apb1_rd"}, {"value": "5", "description": "apb1 wr strobe and penable", "name": "apb1_wr_penable"}, {"value": "6", "description": "apb2 wr interface", "name": "apb2_wr"}, {"value": "7", "description": "apb2 address", "name": "apb2_add"}, {"value": "8", "description": "apb2 rd interface", "name": "apb2_rd"}, {"value": "9", "description": "apb2 wr strobe and penable", "name": "apb2_wr_penable"}]}], "centipede_b": true, "address_b": "0x000084", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000084", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_control", "address_offset": "0x86", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "gpio_spi_n", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "spi or gpio select", "default_value": "0x0", "values": [{"value": "0", "description": "SPI mode", "name": "spi"}, {"value": "1", "description": "GPIO mode", "name": "GPIO"}]}, {"name": "irq_gpio_n", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "when 1, the gpio3 pin is replaced with debug irq", "default_value": "0x0", "values": [{"value": "0", "description": "gpio3 mode", "name": "gpio3"}, {"value": "1", "description": "irq mode", "name": "irq"}]}, {"name": "trigger_mode", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "debug record trigger mode", "default_value": "0x0", "values": [{"value": "0", "description": "continous mode", "name": "cont"}, {"value": "1", "description": "event mode", "name": "cont"}]}, {"name": "debug_rec_en", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "debug record enable", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disable"}, {"value": "1", "description": "enabled", "name": "en"}]}, {"name": "trigger_inv", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "inverts (xor) the trigger", "default_value": "0x0", "values": [{"value": "0", "description": "normal", "name": "normal"}, {"value": "1", "description": "inverted", "name": "inv"}]}, {"name": "output_mode", "bit_offset": 5, "bit_width": 2, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "sets the output frequency mode", "default_value": "0x0", "values": [{"value": "0", "description": "normal", "name": "normal"}, {"value": "1", "description": "half rate", "name": "half"}, {"value": "2", "description": "quarter rate", "name": "quarter"}]}, {"name": "manual_trig", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "overrides the trigger logic to provide maual triggering by the sequencer", "default_value": "0x0", "values": [{"value": "0", "description": "normal", "name": "normal"}, {"value": "1", "description": "triggered", "name": "triggered"}]}], "centipede_b": true, "address_b": "0x000086", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000086", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_control2", "address_offset": "0x87", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "trigger_num_of_smp", "bit_offset": 0, "bit_width": 12, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "number of samples to record in continous mode after trigger", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000087", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000087", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_src_nibble_sel_lo", "address_offset": "0x88", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "every 2 bits refer to the corresponding nibble source", "default_value": "0x0", "values": [{"value": "0", "description": "rx debug source", "name": "rx"}, {"value": "1", "description": "tx debug source", "name": "tx"}, {"value": "2", "description": "sequencer debug source", "name": "seq"}, {"value": "3", "description": "config debug source", "name": "cfg"}, {"value": "4", "description": "DSP single req debug source", "name": "cfg"}, {"value": "5", "description": "DSP OCP debug source", "name": "cfg"}, {"value": "6", "description": "DSP AXI debug source", "name": "cfg"}]}], "centipede_b": true, "address_b": "0x000088", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000088", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_src_nibble_sel_hi", "address_offset": "0x89", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "every 2 bits refer to the corresponding nibble source", "default_value": "0x0", "values": [{"value": "0", "description": "rx debug source", "name": "rx"}, {"value": "1", "description": "tx debug source", "name": "tx"}, {"value": "2", "description": "sequencer debug source", "name": "seq"}, {"value": "3", "description": "config debug source", "name": "cfg"}, {"value": "4", "description": "DSP single req debug source", "name": "cfg"}, {"value": "5", "description": "DSP OCP debug source", "name": "cfg"}, {"value": "6", "description": "DSP AXI debug source", "name": "cfg"}]}], "centipede_b": true, "address_b": "0x000089", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000089", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_write_ptr_lo", "address_offset": "0x8A", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "16 lsb's of the debug write pointer", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_write_ptr_hi", "address_offset": "0x8B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "4 msb's of the debug write pointer", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008B", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask0", "address_offset": "0x8c", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008C", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask1", "address_offset": "0x8d", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008D", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask2", "address_offset": "0x8E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008E", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask3", "address_offset": "0x8F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00008F", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00008F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask4", "address_offset": "0x90", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000090", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000090", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask5", "address_offset": "0x91", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000091", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000091", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask6", "address_offset": "0x92", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000092", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000092", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask7", "address_offset": "0x93", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000093", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000093", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask8", "address_offset": "0x94", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000094", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000094", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask9", "address_offset": "0x95", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000095", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000095", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trigger_timestamp_lo", "address_offset": "0x98", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "16 lsb of the trigger timestamp", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000098", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000098", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trigger_timestamp_mi", "address_offset": "0x99", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "31-16 mid of the trigger timestamp", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x000099", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000099", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trigger_timestamp_hi", "address_offset": "0x9A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "47-32 msb's of the trigger timestamp", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00009A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00009A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_mux_ctrl_lo", "address_offset": "0x9B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "16 lsb mask for the debug pin mux", "default_value": "0x0", "values": [{"value": "0", "description": "normal mode", "name": "norm"}, {"value": "1", "description": "debug mode", "name": "debug"}]}], "centipede_b": true, "address_b": "0x00009B", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00009B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_mux_ctrl_hi", "address_offset": "0x9c", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "16 msb mask for the debug pin mux", "default_value": "0x0", "values": [{"value": "0", "description": "normal mode", "name": "norm"}, {"value": "1", "description": "debug mode", "name": "debug"}]}], "centipede_b": true, "address_b": "0x00009C", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00009C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "CLK_scope_ctrl", "address_offset": "0x9D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src_sel", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "selects which source to scope", "default_value": "0x0", "values": [{"value": "0", "description": "fast clk (pll clock)", "name": "fast_clk"}, {"value": "1", "description": "adc0 clock", "name": "acd0"}, {"value": "2", "description": "adcw clock", "name": "acdw"}, {"value": "3", "description": "dac1 clock", "name": "dac1"}, {"value": "4", "description": "dac2 clock", "name": "dac2"}]}], "centipede_b": true, "address_b": "0x00009D", "centipede_c": true, "address_c": "0x0031F0", "address_line_str": "addresses = {0x00009D, 0x0031F0}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp0", "address_offset": "0xA0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A0", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp1", "address_offset": "0xA1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A1", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp2", "address_offset": "0xA2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A2", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp3", "address_offset": "0xA3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A3", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp4", "address_offset": "0xA4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A4", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp5", "address_offset": "0xA5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A5", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp6", "address_offset": "0xA6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A6", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp7", "address_offset": "0xA7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A7", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp8", "address_offset": "0xA8", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A8", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp9", "address_offset": "0xA9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000A9", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000A9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_pin_nibble_sel_lo", "address_offset": "0xAB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "selects which nibble (of the 40 bits) to output to 32bits of debug pins. 4 bits (10 options) per nibble.", "default_value": "0x0", "values": [{"value": "0", "description": "nibble [3:0]", "name": "nib0"}, {"value": "11", "description": "nibble [39:36]", "name": "nib11"}]}], "centipede_b": true, "address_b": "0x0000AB", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000AB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_pin_nibble_sel_hi", "address_offset": "0xAC", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "selects which nibble (of the 40 bits) to output to 32bits of debug pins. 4 bits (10 options) per nibble.", "default_value": "0x0", "values": [{"value": "0", "description": "nibble [3:0]", "name": "nib0"}, {"value": "11", "description": "nibble [39:36]", "name": "nib11"}]}], "centipede_b": true, "address_b": "0x0000AC", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000AC", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "ChipID", "address_offset": "0xAD", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "chip ID number", "default_value": "0x7201", "values": [{"value": "0x7201", "description": "current chip ID", "name": "ID"}]}], "centipede_b": true, "address_b": "0x0000AD", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000AD", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "ChipRevision", "address_offset": "0xAE", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "chip revision number", "default_value": "0x00B0", "values": [{"value": "0x00A0", "description": "current chip ID", "name": "rev"}]}], "centipede_b": true, "address_b": "0x0000AE", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0000AE", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "scope_data_out_lo", "address_offset": "0xB0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "16 output bits of the scope mechanism", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000B0", "centipede_c": true, "address_c": "0x0031F1", "address_line_str": "addresses = {0x0000B0, 0x0031F1}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "scope_data_out_mi", "address_offset": "0xB1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "16 output bits of the scope mechanism", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000B1", "centipede_c": true, "address_c": "0x0031F2", "address_line_str": "addresses = {0x0000B1, 0x0031F2}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "scope_data_out_hi", "address_offset": "0xB2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "16 output bits of the scope mechanism", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0000B2", "centipede_c": true, "address_c": "0x0031F3", "address_line_str": "addresses = {0x0000B2, 0x0031F3}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "MISC_MACRO", "address_offset": "0xC0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "pll0_chirp_start", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "starting chirp function", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "pll0_chirp_start_delay", "bit_offset": 4, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chip start delay from 40Mhz edge in 320Mhz clock", "default_value": "0x3", "values": "TBD"}, {"name": "pll1_chirp_start", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "starting chirp function", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved1", "bit_offset": 9, "bit_width": 3, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "pll1_chirp_start_delay", "bit_offset": 12, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "chip start delay from 40Mhz edge in 320Mhz clock", "default_value": "0x3", "values": "TBD"}], "centipede_b": true, "address_b": "0x0000C0", "centipede_c": true, "address_c": "0x0020A0", "address_line_str": "addresses = {0x0000C0, 0x0020A0}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_hi_timetorise", "address_offset": "0x130", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetorise_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetorise register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetorise_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetorise register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000130", "centipede_c": true, "address_c": "0x000008", "address_line_str": "addresses = {0x000130, 0x000008}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_hi_timetofall", "address_offset": "0x131", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetofall_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetofall register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetofall_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetofall register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000131", "centipede_c": true, "address_c": "0x000009", "address_line_str": "addresses = {0x000131, 0x000009}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_latch_hi_timetogap", "address_offset": "0x132", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch_timetogap_rd", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetogap register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}, {"name": "latch_timetogap_wr", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB to extend RF_latch_timetogap register", "default_value": "0x0", "values": [{"value": "255", "description": "number of clocks", "name": "num of clocks"}]}], "centipede_b": true, "address_b": "0x000132", "centipede_c": true, "address_c": "0x00000A", "address_line_str": "addresses = {0x000132, 0x00000A}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF3_data_rd", "address_offset": "0x133", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000133", "centipede_c": true, "address_c": "0x00000B", "address_line_str": "addresses = {0x000133, 0x00000B}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF4_data_rd", "address_offset": "0x134", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000134", "centipede_c": true, "address_c": "0x00000C", "address_line_str": "addresses = {0x000134, 0x00000C}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_GLOBAL", "address_offset": "0x140", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "BReset", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Reset input to the processor", "default_value": "0x1", "values": [{"value": "1", "description": "Core reset active high", "name": "BReset"}]}, {"name": "DReset", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Debug Reset", "default_value": "0x1", "values": [{"value": "1", "description": "Reset Debug functionality", "name": "DReset"}]}, {"name": "StatVectorSel", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Memory Handle Vector", "default_value": "0x0", "values": [{"value": "1", "description": "alternate mem handling ", "name": "StatVectorSel"}]}, {"name": "TMode", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "TMode", "default_value": "0x0", "values": [{"value": "1", "description": "TMode", "name": "TMode"}]}, {"name": "Binterrupt_bit16", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "the 17th bit of interrupt vector", "default_value": "0x0", "values": [{"value": "1", "description": "TMode", "name": "TMode"}]}], "centipede_b": true, "address_b": "0x000140", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000140", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_INTR", "address_offset": "0x141", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "vector", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "DSP Interrupts", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000141", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000141", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_STATUS", "address_offset": "0x142", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PWaitMode", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Indicates DSP in sleep ", "default_value": "0x0", "values": "TBD"}, {"name": "PArithmeticException", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "arithmetic exception", "default_value": "0x0", "values": "TBD"}, {"name": "TrigOut_iDMA", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "iDMA descriptor completed", "default_value": "0x0", "values": "TBD"}, {"name": "DoubleExceptionError", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "double exception faults- logic sticky", "default_value": "0x0", "values": "TBD"}, {"name": "PFatalError", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Sticky fatal error", "default_value": "0x0", "values": "TBD"}, {"name": "XOCDMode", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "DSP in OCD halt mode", "default_value": "0x0", "values": "TBD"}, {"name": "DebugMode", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "non-maskable XOCDMode", "default_value": "0x0", "values": "TBD"}, {"name": "BreakInAck", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "BreakIn Ack", "default_value": "0x0", "values": "TBD"}, {"name": "BreakOut", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "DSP indication of OCD halt entering", "default_value": "0x0", "values": "TBD"}, {"name": "CrossTriggerInAck", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "CrossTriggerIn Ack", "default_value": "0x0", "values": "TBD"}, {"name": "CrossTriggerOut", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "tracing has been stopped indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000142", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000142", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_SCAN_DBG", "address_offset": "0x143", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "TModeClkGateOverride", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Override Clock Gating in Scan", "default_value": "0x0", "values": "TBD"}, {"name": "PDebugEnable", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Traceport enable", "default_value": "0x0", "values": "TBD"}, {"name": "TrigIn_iDMA", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": " increases the iDMA trigger count", "default_value": "0x0", "values": "TBD"}, {"name": "OCDHaltOnReset", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Enters OCDHaltMode if asserted at reset", "default_value": "0x0", "values": "TBD"}, {"name": "BreakIn", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "external debug interrupt", "default_value": "0x0", "values": "TBD"}, {"name": "BreakOutAck", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "BreakOut Ack", "default_value": "0x0", "values": "TBD"}, {"name": "CrossTriggerIn", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Stop tracing", "default_value": "0x0", "values": "TBD"}, {"name": "CrossTriggerOutAck", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "CrossTriggerOut Ack", "default_value": "0x0", "values": "TBD"}, {"name": "TraceMemReady", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "TraceRAM is ready", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000143", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000143", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_RUNSTALL", "address_offset": "0x144", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "RunStall", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Stop Core running for Memory uploading", "default_value": "0x1", "values": "TBD"}], "centipede_b": true, "address_b": "0x000144", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000144", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_FAULT_lo", "address_offset": "0x146", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PFaultInfo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "PFaultInfo 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000146", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000146", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_FAULT_hi", "address_offset": "0x147", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "PFaultInfo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "PFaultInfo 16 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "Data received", "name": "data"}]}], "centipede_b": true, "address_b": "0x000147", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000147", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_PRB", "address_offset": "0x156", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "enable", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Enable reflecting of probed address", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA disabled", "name": "dma_off"}, {"value": "1", "description": "Host DMA enabled", "name": "dma_on"}]}], "centipede_b": true, "address_b": "0x000156", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000156", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_PRB_DRam0AddrB0S0", "address_offset": "0x157", "size": "13", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "address inside 8K of module", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000157", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000157", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_PRB_data", "address_offset": "0x158", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Data probed ", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000158", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000158", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_base_addr_lo", "address_offset": "0x160", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing base address (16b word granularity) 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000160", "centipede_c": true, "address_c": "0x00112C", "address_line_str": "addresses = {0x000160, 0x00112C}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_base_addr_hi", "address_offset": "0x161", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing base address (16b word granularity) 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000161", "centipede_c": true, "address_c": "0x00112D", "address_line_str": "addresses = {0x000161, 0x00112D}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_mask_addr_lo", "address_offset": "0x162", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing mask address 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000162", "centipede_c": true, "address_c": "0x00112E", "address_line_str": "addresses = {0x000162, 0x00112E}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_mask_addr_hi", "address_offset": "0x163", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing mask address 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000163", "centipede_c": true, "address_c": "0x00112F", "address_line_str": "addresses = {0x000163, 0x00112F}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_con_read_lo", "address_offset": "0x164", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing consecutive read count (16b word granularity) 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000164", "centipede_c": true, "address_c": "0x001130", "address_line_str": "addresses = {0x000164, 0x001130}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_con_read_hi", "address_offset": "0x165", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing consecutive read count (16b word granularity) 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000165", "centipede_c": true, "address_c": "0x001131", "address_line_str": "addresses = {0x000165, 0x001131}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_stride_num_lo", "address_offset": "0x166", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing Stride Number 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "configured number of strides plus 1 is actual number of strides", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000166", "centipede_c": true, "address_c": "0x001132", "address_line_str": "addresses = {0x000166, 0x001132}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_stride_num_hi", "address_offset": "0x167", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing Stride Number 5 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "configured number of strides plus 1 is actual number of strides", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000167", "centipede_c": true, "address_c": "0x001133", "address_line_str": "addresses = {0x000167, 0x001133}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_stride_offset_lo", "address_offset": "0x168", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing Stride Offset (16b word granularity) 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000168", "centipede_c": true, "address_c": "0x001134", "address_line_str": "addresses = {0x000168, 0x001134}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_stride_offset_hi", "address_offset": "0x169", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing Stride Offset (16b word granularity) 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000169", "centipede_c": true, "address_c": "0x001135", "address_line_str": "addresses = {0x000169, 0x001135}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_CurAddr_lo", "address_offset": "0x16A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing next stride Address keeper 16LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00016A", "centipede_c": true, "address_c": "0x001136", "address_line_str": "addresses = {0x00016A, 0x001136}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_CurAddr_hi", "address_offset": "0x16B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing next stride Address keeper 5 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00016B", "centipede_c": true, "address_c": "0x001137", "address_line_str": "addresses = {0x00016B, 0x001137}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal", "address_offset": "0x16C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "fifo_clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing fifo clear", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear", "name": "fifo_clear"}]}, {"name": "fifo_err_clear", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing clear sticky error", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear error", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear sticky error", "name": "fifo_clear"}]}, {"name": "___reserved0", "bit_offset": 2, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "burstlen", "bit_offset": 4, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing burst size in multpiles of 16b", "default_value": "0x20", "values": "TBD"}], "centipede_b": true, "address_b": "0x00016C", "centipede_c": true, "address_c": "0x001138", "address_line_str": "addresses = {0x00016C, 0x001138}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_fifo", "address_offset": "0x16D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "level", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing FIFO level in entries (not 16b), valid only when no error occured", "default_value": "0x0", "values": "TBD"}, {"name": "err_of", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing FIFO overflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_uf", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing FIFO underflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_af", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX Coalescing FIFO configured level exceeded error ", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00016D", "centipede_c": true, "address_c": "0x001139", "address_line_str": "addresses = {0x00016D, 0x001139}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rxcoal", "address_offset": "0x16E", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "on", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX Coalescing enable", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA disabled", "name": "dma_off"}, {"value": "1", "description": "Host DMA enabled", "name": "dma_on"}]}], "centipede_b": true, "address_b": "0x00016E", "centipede_c": true, "address_c": "0x00113A", "address_line_str": "addresses = {0x00016E, 0x00113A}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_RX_width", "address_offset": "0x16F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sel", "bit_offset": 0, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX OCP Width", "default_value": "0x0", "values": [{"value": "0", "description": "RX OCP is 64b", "name": "64b"}, {"value": "1", "description": "RX OCP is 32b", "name": "32b"}, {"value": "2", "description": "RX OCP is 16b", "name": "16b"}, {"value": "3", "description": "RX OCP is illegal", "name": "illegal"}]}], "centipede_b": true, "address_b": "0x00016F", "centipede_c": true, "address_c": "0x00113B", "address_line_str": "addresses = {0x00016F, 0x00113B}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_base_addr_lo", "address_offset": "0x170", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000170", "centipede_c": true, "address_c": "0x00113C", "address_line_str": "addresses = {0x000170, 0x00113C}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_base_addr_hi", "address_offset": "0x171", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA base addr 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000171", "centipede_c": true, "address_c": "0x00113D", "address_line_str": "addresses = {0x000171, 0x00113D}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_mask_addr_lo", "address_offset": "0x172", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA mask address 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000172", "centipede_c": true, "address_c": "0x00113E", "address_line_str": "addresses = {0x000172, 0x00113E}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_mask_addr_hi", "address_offset": "0x173", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA mask address 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000173", "centipede_c": true, "address_c": "0x00113F", "address_line_str": "addresses = {0x000173, 0x00113F}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_con_read_lo", "address_offset": "0x174", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA consecutive read count 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000174", "centipede_c": true, "address_c": "0x001140", "address_line_str": "addresses = {0x000174, 0x001140}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_con_read_hi", "address_offset": "0x175", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA consecutive read count 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000175", "centipede_c": true, "address_c": "0x001141", "address_line_str": "addresses = {0x000175, 0x001141}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_stride_num_lo", "address_offset": "0x176", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA Stride Number 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "number of strides plus 1", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000176", "centipede_c": true, "address_c": "0x001142", "address_line_str": "addresses = {0x000176, 0x001142}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_stride_num_hi", "address_offset": "0x177", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA Stride Number 5 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "number of strides plus 1", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000177", "centipede_c": true, "address_c": "0x001143", "address_line_str": "addresses = {0x000177, 0x001143}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_stride_offset_lo", "address_offset": "0x178", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA Stride Offset 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000178", "centipede_c": true, "address_c": "0x001144", "address_line_str": "addresses = {0x000178, 0x001144}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_stride_offset_hi", "address_offset": "0x179", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA Stride Offset 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000179", "centipede_c": true, "address_c": "0x001145", "address_line_str": "addresses = {0x000179, 0x001145}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_CurAddr_lo", "address_offset": "0x17A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA  Current Address 16LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00017A", "centipede_c": true, "address_c": "0x001146", "address_line_str": "addresses = {0x00017A, 0x001146}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_CurAddr_hi", "address_offset": "0x17B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA  Current Address 5 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00017B", "centipede_c": true, "address_c": "0x001147", "address_line_str": "addresses = {0x00017B, 0x001147}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma", "address_offset": "0x17C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "fifo_clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA fifo clear", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear", "name": "fifo_clear"}]}, {"name": "fifo_err_clear", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA clear sticky error", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear error", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear sticky error", "name": "fifo_clear"}]}, {"name": "___reserved0", "bit_offset": 2, "bit_width": 2, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "burstlen", "bit_offset": 4, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA burst size in multpiles of 16b", "default_value": "0x20", "values": "TBD"}], "centipede_b": true, "address_b": "0x00017C", "centipede_c": true, "address_c": "0x001148", "address_line_str": "addresses = {0x00017C, 0x001148}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_fifo", "address_offset": "0x17D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "level", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA FIFO level in entries (not 16b), valid only when no error occured", "default_value": "0x0", "values": "TBD"}, {"name": "err_of", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA FIFO overflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_uf", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA FIFO underflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_af", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX DMA FIFO level exceeded error", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00017D", "centipede_c": true, "address_c": "0x001149", "address_line_str": "addresses = {0x00017D, 0x001149}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rxdma", "address_offset": "0x17E", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "on", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA enable", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA disabled", "name": "dma_off"}, {"value": "1", "description": "Host DMA enabled", "name": "dma_on"}]}], "centipede_b": true, "address_b": "0x00017E", "centipede_c": true, "address_c": "0x00114A", "address_line_str": "addresses = {0x00017E, 0x00114A}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_RX_err_level", "address_offset": "0x17F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "coal", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX coal FIFO level to invoke a level exceeded af error", "default_value": "0xFF", "values": "TBD"}, {"name": "dma", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX dma FIFO level to invoke a level exceeded af error", "default_value": "0xFF", "values": "TBD"}], "centipede_b": true, "address_b": "0x00017F", "centipede_c": true, "address_c": "0x00114B", "address_line_str": "addresses = {0x00017F, 0x00114B}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_base_addr_lo", "address_offset": "0x180", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000180", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000180", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_base_addr_hi", "address_offset": "0x181", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA base addr 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000181", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000181", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_mask_addr_lo", "address_offset": "0x182", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA mask address 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000182", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000182", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_mask_addr_hi", "address_offset": "0x183", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA mask address 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000183", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000183", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_con_read_lo", "address_offset": "0x184", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA consecutive read count 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000184", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000184", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_con_read_hi", "address_offset": "0x185", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA consecutive read count 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000185", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000185", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_stride_num_lo", "address_offset": "0x186", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA Stride Number 16 LSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "number of strides plus 1", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000186", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000186", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_stride_num_hi", "address_offset": "0x187", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA Stride Number 5 MSB", "default_value": "0x0", "values": [{"value": "0", "description": "single stride", "name": "num_Zero"}, {"value": "val", "description": "number of strides plus 1", "name": "stride_num "}]}], "centipede_b": true, "address_b": "0x000187", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000187", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_stride_offset_lo", "address_offset": "0x188", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA Stride Offset 16 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000188", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000188", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_stride_offset_hi", "address_offset": "0x189", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA Stride Offset 5 MSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000189", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000189", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_CurAddr_lo", "address_offset": "0x18A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA  Current Address 16LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00018A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_CurAddr_hi", "address_offset": "0x18B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA  Current Address 5 LSB", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00018B", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma", "address_offset": "0x18C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "fifo_clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA fifo clear", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear", "name": "fifo_clear"}]}, {"name": "fifo_err_clear", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA clear sticky error", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA dont clear error", "name": "fifo_unclear"}, {"value": "1", "description": "Host DMA clear sticky error", "name": "fifo_clear"}]}, {"name": "mode", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA synch or asynch", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA synch", "name": "sync"}, {"value": "1", "description": "Host DMA Asynch", "name": "async"}]}, {"name": "sram_resetn", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Reset for SRAM Clock, active low", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA synch", "name": "sync"}, {"value": "1", "description": "Host DMA Asynch", "name": "async"}]}, {"name": "burstlen", "bit_offset": 4, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA burst size in multpiles of 16b", "default_value": "0x20", "values": "TBD"}, {"name": "req_fifo_clear", "bit_offset": 12, "bit_width": 4, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Clears the request FIFO of single requestors", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00018C", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_dma_fifo", "address_offset": "0x18D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "level", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA FIFO level in entries (not 16b), valid only when no error occured", "default_value": "0x0", "values": "TBD"}, {"name": "err_of", "bit_offset": 8, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA FIFO overflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_uf", "bit_offset": 9, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA FIFO underflow error", "default_value": "0x0", "values": "TBD"}, {"name": "err_af", "bit_offset": 10, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "Host DMA FIFO configured level exceeded error", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x00018D", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_hostdma", "address_offset": "0x18E", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "on", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA enable can breakoff upon errors", "default_value": "0x0", "values": [{"value": "0", "description": "Host DMA disabled", "name": "dma_off"}, {"value": "1", "description": "Host DMA enabled", "name": "dma_on"}]}], "centipede_b": true, "address_b": "0x00018E", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_host_err_level", "address_offset": "0x18F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dma", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "The level which asserts err signal due to DMA FIFO occupancy", "default_value": "0xFF", "values": "TBD"}], "centipede_b": true, "address_b": "0x00018F", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00018F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_fifo_flush", "address_offset": "0x190", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "flush_on", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": " FIFO flush en - while on dummy writes are written to FIFO. Be aware it is counting entries not 16b as the rest of DMA configurations ", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000190", "centipede_c": true, "address_c": "0x00114C", "address_line_str": "addresses = {0x000190, 0x00114C}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_coal_fifo_flush_length", "address_offset": "0x191", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "flush_length", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "defines how many write to flush into FIFO - 0 flush while flush_on is set, != 0 shutdown flush after legth is reached ", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000191", "centipede_c": true, "address_c": "0x00114D", "address_line_str": "addresses = {0x000191, 0x00114D}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_fifo_flush", "address_offset": "0x192", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "flush_on", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": " FIFO flush en - while on dummy writes are written to FIFO. Be aware it is counting entries not 16b as the rest of DMA configurations", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000192", "centipede_c": true, "address_c": "0x00114E", "address_line_str": "addresses = {0x000192, 0x00114E}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_rx_dma_fifo_flush_length", "address_offset": "0x193", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "flush_length", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "defines how many write to flush into FIFO - 0 flush while flush_on is set, != 0 shutdown flush after legth is reached ", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000193", "centipede_c": true, "address_c": "0x00114F", "address_line_str": "addresses = {0x000193, 0x00114F}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_single_req_deb_nibble_sel_lo", "address_offset": "0x194", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000194", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000194", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_single_req_deb_nibble_sel_hi", "address_offset": "0x195", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000195", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000195", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_deb_nibble_sel_lo", "address_offset": "0x196", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000196", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000196", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_deb_nibble_sel_hi", "address_offset": "0x197", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000197", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000197", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_AXI_deb_nibble_sel_lo", "address_offset": "0x198", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000198", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000198", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_AXI_deb_nibble_sel_hi", "address_offset": "0x199", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x000199", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x000199", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask10", "address_offset": "0x19A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask11", "address_offset": "0x19B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019B", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask12", "address_offset": "0x19C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019C", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask13", "address_offset": "0x19D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019D", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask14", "address_offset": "0x19E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019E", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask15", "address_offset": "0x19F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00019F", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00019F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask16", "address_offset": "0x1A0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A0", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_mask17", "address_offset": "0x1A1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger mask (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A1", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp10", "address_offset": "0x1A2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A2", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp11", "address_offset": "0x1A3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A3", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp12", "address_offset": "0x1A4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A4", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp13", "address_offset": "0x1A5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A5", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp14", "address_offset": "0x1A6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A6", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp15", "address_offset": "0x1A7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A7", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp16", "address_offset": "0x1A8", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A8", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEB_trig_comp17", "address_offset": "0x1A9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "part of the trigger comp (total 280bits)", "default_value": "0x0", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001A9", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001A9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_dma_threshold", "address_offset": "0x1AA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "rx", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "RX DMA will use this value as maximal available need to align with other configurations", "default_value": "0x40", "values": [{"value": "0", "description": "zero", "name": "zero"}]}, {"name": "host", "bit_offset": 8, "bit_width": 8, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "Host DMA will use this value as maximal available need to align with other configurations", "default_value": "0x40", "values": [{"value": "0", "description": "zero", "name": "zero"}]}], "centipede_b": true, "address_b": "0x0001AA", "centipede_c": true, "address_c": "0x001150", "address_line_str": "addresses = {0x0001AA, 0x001150}; address = addresses[(CentipedeRegMapSelector::GetCentipedeVersion())]", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DSP_OCP_single_requestor_status", "address_offset": "0x1AB", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sram_level", "bit_offset": 0, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "The number of pending requests in sram request FIFO", "default_value": "0x0", "values": "TBD"}, {"name": "sram_read_pending", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "There is an pending sram read request", "default_value": "0x0", "values": "TBD"}, {"name": "spi_level", "bit_offset": 4, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "The number of pending requests in spi request FIFO", "default_value": "0x0", "values": "TBD"}, {"name": "spi_read_pending", "bit_offset": 7, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "There is an pending spi read request", "default_value": "0x0", "values": "TBD"}, {"name": "seq_writes_level", "bit_offset": 8, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "The number of pending requests in seq write request FIFO", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 11, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "seq_read_level", "bit_offset": 12, "bit_width": 3, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "The number of pending requests in seq read request FIFO", "default_value": "0x0", "values": "TBD"}, {"name": "seq_read_pending", "bit_offset": 15, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-only", "description": "There is an pending seq read request", "default_value": "0x0", "values": "TBD"}], "centipede_b": true, "address_b": "0x0001AB", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0001AB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "RF_apb_ready_mode", "address_offset": "0x05", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "force_ready", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "force pready to 1 for slaves that require short response time e.g. SPI in external mode ", "default_value": "0x0", "values": [{"value": "1", "description": "force ready", "name": "forced"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000005", "address_line_str": "address = 0x000005", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_write_0_to_7", "address_offset": "0x10", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000010", "address_line_str": "address = 0x000010", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_write_8_to_15", "address_offset": "0x11", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000011", "address_line_str": "address = 0x000011", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_write_16_to_23", "address_offset": "0x12", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000012", "address_line_str": "address = 0x000012", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_write_24_to_31", "address_offset": "0x13", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "default_value": "0x0", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000013", "address_line_str": "address = 0x000013", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_write_32_to_35", "address_offset": "0x14", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking). This controls 4 GPO (when configured as output) ", "default_value": "0x0", "values": "TBD"}, {"name": "mask", "bit_offset": 4, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "masking bits. This controls 4 GPO (when configured as output), 0 = masked, 1 = unmasked ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000014", "address_line_str": "address = 0x000014", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_read_0_to_15", "address_offset": "0x15", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000015", "address_line_str": "address = 0x000015", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_read_16_to_31", "address_offset": "0x16", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000016", "address_line_str": "address = 0x000016", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_read_32_to_35", "address_offset": "0x17", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000017", "address_line_str": "address = 0x000017", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_dir_0_to_15", "address_offset": "0x18", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "GPIO direction. 0 is input, 1 is output.", "default_value": "0x0570", "values": [{"value": "0", "description": "input direction (GPI)", "name": "input"}, {"value": "1", "description": "output direction (GPO)", "name": "output"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000018", "address_line_str": "address = 0x000018", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_dir_16_to_31", "address_offset": "0x19", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "GPIO direction. 0 is input, 1 is output.", "default_value": "0x0040", "values": [{"value": "0", "description": "input direction (GPI)", "name": "input"}, {"value": "1", "description": "output direction (GPO)", "name": "output"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000019", "address_line_str": "address = 0x000019", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_dir_32_to_35", "address_offset": "0x1A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "GPIO direction. 0 is input, 1 is output.", "default_value": "0x0", "values": [{"value": "0", "description": "input direction (GPI)", "name": "input"}, {"value": "1", "description": "output direction (GPO)", "name": "output"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00001A", "address_line_str": "address = 0x00001A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_func_0_to_15", "address_offset": "0x1B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "default_value": "0xC28F", "values": [{"value": "0", "description": "Functional Mode", "name": "FUNC"}, {"value": "1", "description": "GPIO mode", "name": "GPIO"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00001B", "address_line_str": "address = 0x00001B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_func_16_to_31", "address_offset": "0x1C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "default_value": "0x3F17", "values": [{"value": "0", "description": "Functional Mode", "name": "FUNC"}, {"value": "1", "description": "GPIO mode", "name": "GPIO"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00001C", "address_line_str": "address = 0x00001C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "GPIO_func_32_to_35", "address_offset": "0x1D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "dir", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "default_value": "0x3", "values": [{"value": "0", "description": "Functional Mode", "name": "FUNC"}, {"value": "1", "description": "GPIO mode", "name": "GPIO"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00001D", "address_line_str": "address = 0x00001D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_SLV_enable", "address_offset": "0x30", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable PRI interface for SPI slave RX FIFO", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}, {"name": "dst", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable PRI interface for SPI slave TX FIFO", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000030", "address_line_str": "address = 0x000030", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_SLV_flush", "address_offset": "0x31", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Writing 1 flushes pending peripheral request if pending", "default_value": "0x0", "values": "TBD"}, {"name": "dst", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Writing 1 flushes pending peripheral request if pending", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000031", "address_line_str": "address = 0x000031", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_SLV_mode", "address_offset": "0x32", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "RX FIFO PRI operation mode", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}, {"name": "dst", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "TX FIFO PRI operation mode", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000032", "address_line_str": "address = 0x000032", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_MAST_enable", "address_offset": "0x33", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable PRI interface for SPI slave RX FIFO", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}, {"name": "dst", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable PRI interface for SPI slave TX FIFO", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000033", "address_line_str": "address = 0x000033", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_MAST_flush", "address_offset": "0x34", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Writing 1 flushes pending peripheral request if pending", "default_value": "0x0", "values": "TBD"}, {"name": "dst", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Writing 1 flushes pending peripheral request if pending", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000034", "address_line_str": "address = 0x000034", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PRI_SPI_MAST_mode", "address_offset": "0x35", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "src", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "RX FIFO PRI operation mode", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}, {"name": "dst", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "TX FIFO PRI operation mode", "default_value": "0x0", "values": [{"value": "0", "description": "PRI interface is disabled", "name": "PRI disabled"}, {"value": "1", "description": "PRI interface is enabled", "name": "PRI enabled"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000035", "address_line_str": "address = 0x000035", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "XIP_SW_CTRL", "address_offset": "0x40", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "overwrite_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable XIP SW control", "default_value": "0x0", "values": [{"value": "0", "description": "SW control disabled", "name": "disabled"}, {"value": "1", "description": "SW control enabled", "name": "enabled"}]}, {"name": "overwrite_val", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "XIP SW controlled value", "default_value": "0x0", "values": [{"value": "0", "description": "non XIP access", "name": "non XIP"}, {"value": "1", "description": "XIP access", "name": "XIP"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000040", "address_line_str": "address = 0x000040", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SPI_SLV_GLITCH_FILT_SW_CTRL", "address_offset": "0x41", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sw_ctrl_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Enable SW control of Glitch Filter", "default_value": "0x0", "values": [{"value": "0", "description": "SW control disabled", "name": "disabled"}, {"value": "1", "description": "SW control enabled", "name": "enabled"}]}, {"name": "sw_gf_en", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "SW defined value for Glitch Filter enable", "default_value": "0x0", "values": [{"value": "0", "description": "Glitch Filter disabled", "name": "!glitch_filer_en"}, {"value": "1", "description": "Glitch Filter enabled", "name": "glitch_filer_en"}]}, {"name": "___reserved0", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "sw_gf_active_taps_nr", "bit_offset": 4, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "SW defined value for number of active taps in Glitch Filter: sw_gf_active_taps_nr+1", "default_value": "0x3", "values": [{"value": "3", "description": "Enable 4 Glitch filter taps", "name": "default"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000041", "address_line_str": "address = 0x000041", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "IF_TMR_CTRL_err_inv", "address_offset": "0x50", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Invert TMR error indication", "default_value": "0x0", "values": [{"value": "0", "description": "Don't invert error indication", "name": "default"}, {"value": "1", "description": "Invert error indication", "name": "invert"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000050", "address_line_str": "address = 0x000050", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "IF_TMR_CTRL_flip_inject_vec", "address_offset": "0x52", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 3, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000052", "address_line_str": "address = 0x000052", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "IF_TMR_CTRL_flip_bit_vec", "address_offset": "0x53", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000053", "address_line_str": "address = 0x000053", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "IF_TMR_STS_MN", "address_offset": "0x54", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000054", "address_line_str": "address = 0x000054", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "IF_TMR_STS_RD", "address_offset": "0x55", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x000055", "address_line_str": "address = 0x000055", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}]}, {"name": "SEQ", "reg_type": "TBD", "base_address": "0x3000", "registers": [{"bus_id": "err", "reg_block_id": "err", "name": "Seq_ctrl", "address_offset": "0x0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "enable", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "enables sequencer operation", "default_value": "0x0", "values": [{"value": "0", "description": "sequencer is disabled", "name": "disabled"}, {"value": "1", "description": "sequencer is enabled", "name": "enabled"}]}, {"name": "seq_mem_ctrl", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "sequencer control over program and parameter memories. for program memory, relevant only when backward compitability is active", "default_value": "0x0", "values": [{"value": "0", "description": "host control", "name": "host"}, {"value": "1", "description": "sequencer control", "name": "seq"}]}, {"name": "block0_prog_mas_sel", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "master select for program memory block 0. relevant when backward compitability is disabled. Remember: do not do jump command in 3 last opcodes of block 0 otherwise the sequencer can be recived wrong halt command.  ", "default_value": "0x0", "values": [{"value": "0", "description": "host control", "name": "host"}, {"value": "1", "description": "sequencer control", "name": "seq"}]}, {"name": "block1_prog_mas_sel", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "master select for program memory block 1. relevant when backward compitability is disabled ", "default_value": "0x0", "values": [{"value": "0", "description": "host control", "name": "host"}, {"value": "1", "description": "sequencer control", "name": "seq"}]}, {"name": "block0_param_mas_sel", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "master select for parameter memory block 0. relevant when backward compitability is disabled. Remember: do not do jump command in 3 last opcodes of block 0 otherwise the sequencer can be recived wrong halt command.  ", "default_value": "0x0", "values": [{"value": "0", "description": "host control", "name": "host"}, {"value": "1", "description": "sequencer control", "name": "seq"}]}, {"name": "block1_param_mas_sel", "bit_offset": 5, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "master select for parameter memory block 1. relevant when backward compitability is disabled ", "default_value": "0x0", "values": [{"value": "0", "description": "host control", "name": "host"}, {"value": "1", "description": "sequencer control", "name": "seq"}]}, {"name": "mem_bk_cmp_n", "bit_offset": 6, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": " sequencer memories (prog & param) backward compitability (active low) ", "default_value": "0x0", "values": [{"value": "0", "description": "backward compitability on", "name": "active"}, {"value": "1", "description": "backward compitability off", "name": "disable"}]}, {"name": "mem_paging_en", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": " sequencer memories (prog & param) backward compitability (active low) ", "default_value": "0x0", "values": [{"value": "0", "description": "Memory only support single page", "name": "active"}, {"value": "1", "description": "memory can be spllited to 2 pages to suport page load on runtime ", "name": "disable"}]}], "centipede_b": true, "address_b": "0x003000", "centipede_c": true, "address_c": "0x003000", "address_line_str": "address = 0x003000", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_clear", "address_offset": "0x1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears sequencer pipeline and internal state (incl. halted state)", "default_value": "0x0", "values": [{"value": "0", "description": "sequencer not cleared", "name": "not cleared"}, {"value": "1", "description": "sequencer is cleared", "name": "clear"}]}], "centipede_b": true, "address_b": "0x003001", "centipede_c": true, "address_c": "0x003001", "address_line_str": "address = 0x003001", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_status", "address_offset": "0x2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "active", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer active state", "default_value": "0x0", "values": [{"value": "0", "description": "sequencer not active", "name": "idle/halted"}, {"value": "1", "description": "sequencer is active", "name": "running"}]}, {"name": "wait_ind", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "wait indication", "default_value": "0x0", "values": [{"value": "0", "description": "not waiting", "name": "not waiting"}, {"value": "1", "description": "waiting", "name": "waiting"}]}, {"name": "err_too_many_sub", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "error - too many subroutines (call stack overflow)", "default_value": "0x0", "values": [{"value": "0", "description": "no error", "name": "no error"}, {"value": "1", "description": "error", "name": "error"}]}, {"name": "err_ret_wo_call", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "error - return without call (call stack underrun)", "default_value": "0x0", "values": [{"value": "0", "description": "no error", "name": "no error"}, {"value": "1", "description": "error", "name": "error"}]}, {"name": "err_rw_collision", "bit_offset": 4, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "error - read and write collision (same time + same interface)", "default_value": "0x0", "values": [{"value": "0", "description": "no error", "name": "no error"}, {"value": "1", "description": "error", "name": "error"}]}, {"name": "err_param_stack_overrun", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "error param stack overflow", "default_value": "0x0", "values": [{"value": "0", "description": "no error", "name": "no error"}, {"value": "1", "description": "error", "name": "error"}]}, {"name": "err_param_stack_underrun", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "error - param stack underrun", "default_value": "0x0", "values": [{"value": "0", "description": "no error", "name": "no error"}, {"value": "1", "description": "error", "name": "error"}]}], "centipede_b": true, "address_b": "0x003002", "centipede_c": true, "address_c": "0x003002", "address_line_str": "address = 0x003002", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_prog_counter", "address_offset": "0x3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "sequencer program counter, writable (RWH) for setting start address", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "PC value", "name": "PC value"}]}], "centipede_b": true, "address_b": "0x003003", "centipede_c": true, "address_c": "0x003003", "address_line_str": "address = 0x003003", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_wait_counter_lo", "address_offset": "0x4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cnt", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal wait counter 16 LSB's", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "wait counter value in clock cycles", "name": "wait value"}]}], "centipede_b": true, "address_b": "0x003004", "centipede_c": true, "address_c": "0x003004", "address_line_str": "address = 0x003004", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_wait_counter_hi", "address_offset": "0x5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "cnt", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal wait counter 16 MSB's", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "wait counter value in clock cycles", "name": "wait value"}]}], "centipede_b": true, "address_b": "0x003005", "centipede_c": true, "address_c": "0x003005", "address_line_str": "address = 0x003005", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_SRC_base_addr_hi", "address_offset": "0x11", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the source base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": true, "address_b": "0x003011", "centipede_c": true, "address_c": "0x003011", "address_line_str": "address = 0x003011", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_SRC_base_addr_lo", "address_offset": "0x10", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": true, "address_b": "0x003010", "centipede_c": true, "address_c": "0x003010", "address_line_str": "address = 0x003010", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_DST_base_addr_hi", "address_offset": "0x13", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the destination base address .When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": true, "address_b": "0x003013", "centipede_c": true, "address_c": "0x003013", "address_line_str": "address = 0x003013", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_DST_base_addr_lo", "address_offset": "0x12", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the destination base address .When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": true, "address_b": "0x003012", "centipede_c": true, "address_c": "0x003012", "address_line_str": "address = 0x003012", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_en_reg_hi", "address_offset": "0x15", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 MSB's of the internal condition enable register (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition MSB - '1' means the condition is enabled, '0' means the condition is ignored.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003015", "centipede_c": true, "address_c": "0x003015", "address_line_str": "address = 0x003015", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_en_reg_lo", "address_offset": "0x14", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the internal condition enable register (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition LSB - '1' means the condition is enabled, '0' means the condition is ignored.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003014", "centipede_c": true, "address_c": "0x003014", "address_line_str": "address = 0x003014", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_inv_reg_hi", "address_offset": "0x17", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 MSB's of the internal condition inversion register", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition MSB - '1' means the condition is inverted, '0' means the condition is not inverted.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003017", "centipede_c": true, "address_c": "0x003017", "address_line_str": "address = 0x003017", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_inv_reg_lo", "address_offset": "0x16", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the internal condition inversion register", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition LSB - '1' means the condition is inverted, '0' means the condition is not inverted.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003016", "centipede_c": true, "address_c": "0x003016", "address_line_str": "address = 0x003016", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_status_lo", "address_offset": "0x18", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "16 LSB's of the internal condition", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition LSB.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003018", "centipede_c": true, "address_c": "0x003018", "address_line_str": "address = 0x003018", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_status_hi", "address_offset": "0x19", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "16 MSB's of the internal condition", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition MSB.", "name": "condition"}]}], "centipede_b": true, "address_b": "0x003019", "centipede_c": true, "address_c": "0x003019", "address_line_str": "address = 0x003019", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_serdes", "address_offset": "0x1A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "RX_SF", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX super frame signal to serdes block", "default_value": "0x0", "values": [{"value": "0", "description": "zero.", "name": "zero"}]}, {"name": "RX_DE", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "RX data enable signal to serdes block", "default_value": "0x0", "values": [{"value": "0", "description": "zero.", "name": "zero"}]}], "centipede_b": true, "address_b": "0x00301A", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x00301A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_ptr", "address_offset": "0x40", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack pointer", "default_value": "0x0", "values": [{"value": "0xF", "description": "number of addresses stored in stack", "name": "SP value"}]}], "centipede_b": true, "address_b": "0x003040", "centipede_c": true, "address_c": "0x003040", "address_line_str": "address = 0x003040", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr0", "address_offset": "0x41", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 0", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003041", "centipede_c": true, "address_c": "0x003041", "address_line_str": "address = 0x003041", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr1", "address_offset": "0x42", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 1", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003042", "centipede_c": true, "address_c": "0x003042", "address_line_str": "address = 0x003042", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr2", "address_offset": "0x43", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 2", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003043", "centipede_c": true, "address_c": "0x003043", "address_line_str": "address = 0x003043", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr3", "address_offset": "0x44", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 3", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003044", "centipede_c": true, "address_c": "0x003044", "address_line_str": "address = 0x003044", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr4", "address_offset": "0x45", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 4", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003045", "centipede_c": true, "address_c": "0x003045", "address_line_str": "address = 0x003045", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr5", "address_offset": "0x46", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 5", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003046", "centipede_c": true, "address_c": "0x003046", "address_line_str": "address = 0x003046", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr6", "address_offset": "0x47", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 6", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003047", "centipede_c": true, "address_c": "0x003047", "address_line_str": "address = 0x003047", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr7", "address_offset": "0x48", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 7", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003048", "centipede_c": true, "address_c": "0x003048", "address_line_str": "address = 0x003048", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr8", "address_offset": "0x49", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 8", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003049", "centipede_c": true, "address_c": "0x003049", "address_line_str": "address = 0x003049", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr9", "address_offset": "0x4A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 9", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304A", "centipede_c": true, "address_c": "0x00304A", "address_line_str": "address = 0x00304A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr10", "address_offset": "0x4B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 10", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304B", "centipede_c": true, "address_c": "0x00304B", "address_line_str": "address = 0x00304B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr11", "address_offset": "0x4C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 11", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304C", "centipede_c": true, "address_c": "0x00304C", "address_line_str": "address = 0x00304C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr12", "address_offset": "0x4D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 12", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304D", "centipede_c": true, "address_c": "0x00304D", "address_line_str": "address = 0x00304D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr13", "address_offset": "0x4E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 13", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304E", "centipede_c": true, "address_c": "0x00304E", "address_line_str": "address = 0x00304E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr14", "address_offset": "0x4F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 14", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x00304F", "centipede_c": true, "address_c": "0x00304F", "address_line_str": "address = 0x00304F", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr15", "address_offset": "0x50", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": true, "address_b": "0x003050", "centipede_c": true, "address_c": "0x003050", "address_line_str": "address = 0x003050", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_ctrl1", "address_offset": "0x60", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "comp1_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW ", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disable"}, {"value": "1", "description": "enabled", "name": "enable"}]}], "centipede_b": true, "address_b": "0x003060", "centipede_c": true, "address_c": "0x003060", "address_line_str": "address = 0x003060", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_ctrl2", "address_offset": "0x61", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "comp2_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW.", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disable"}, {"value": "1", "description": "enabled", "name": "enable"}]}], "centipede_b": true, "address_b": "0x003061", "centipede_c": true, "address_c": "0x003061", "address_line_str": "address = 0x003061", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_ctrl3", "address_offset": "0x62", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears timer to 0x0 (self clrearing) write '1' to clear", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "clear, write only (self clearing)", "name": "clear"}]}, {"name": "latch1", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "latches current timer value to latch1 (self clrearing) write '1' to latch", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "latch, write only (self clearing)", "name": "latch"}]}, {"name": "clr_sticky1", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears sticky gong bit of comperator1 (self clrearing) write '1' to clear", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "clear, write only (self clearing)", "name": "clear"}]}], "centipede_b": true, "address_b": "0x003062", "centipede_c": true, "address_c": "0x003062", "address_line_str": "address = 0x003062", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_ctrl4", "address_offset": "0x63", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch2", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "latches current timer value to latch2 (self clrearing) write '1' to latch", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "latch, write only (self clearing)", "name": "latch"}]}, {"name": "clr_sticky2", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears sticky gong bit of comperator2 (self clrearing) write '1' to clear", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "clear, write only (self clearing)", "name": "clear"}]}], "centipede_b": true, "address_b": "0x003063", "centipede_c": true, "address_c": "0x003063", "address_line_str": "address = 0x003063", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_curr_hi", "address_offset": "0x72", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x003072", "centipede_c": true, "address_c": "0x003072", "address_line_str": "address = 0x003072", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_curr_mid", "address_offset": "0x71", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x003071", "centipede_c": true, "address_c": "0x003071", "address_line_str": "address = 0x003071", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_curr_lo", "address_offset": "0x70", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x003070", "centipede_c": true, "address_c": "0x003070", "address_line_str": "address = 0x003070", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch1_hi", "address_offset": "0x75", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x003075", "centipede_c": true, "address_c": "0x003075", "address_line_str": "address = 0x003075", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch1_mid", "address_offset": "0x74", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x003074", "centipede_c": true, "address_c": "0x003074", "address_line_str": "address = 0x003074", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch1_lo", "address_offset": "0x73", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x003073", "centipede_c": true, "address_c": "0x003073", "address_line_str": "address = 0x003073", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch2_hi", "address_offset": "0x78", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x003078", "centipede_c": true, "address_c": "0x003078", "address_line_str": "address = 0x003078", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch2_mid", "address_offset": "0x77", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x003077", "centipede_c": true, "address_c": "0x003077", "address_line_str": "address = 0x003077", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_latch2_lo", "address_offset": "0x76", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x003076", "centipede_c": true, "address_c": "0x003076", "address_line_str": "address = 0x003076", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp1_hi", "address_offset": "0x7b", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 MSB bits", "name": "comp_hi_val"}]}], "centipede_b": true, "address_b": "0x00307B", "centipede_c": true, "address_c": "0x00307B", "address_line_str": "address = 0x00307B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp1_mid", "address_offset": "0x7A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 middle (32:16) bits", "name": "comp_mid_val"}]}], "centipede_b": true, "address_b": "0x00307A", "centipede_c": true, "address_c": "0x00307A", "address_line_str": "address = 0x00307A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp1_lo", "address_offset": "0x79", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 LSB's (15:0) bits", "name": "comp_lo_val"}]}], "centipede_b": true, "address_b": "0x003079", "centipede_c": true, "address_c": "0x003079", "address_line_str": "address = 0x003079", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp2_hi", "address_offset": "0x7E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 MSB bits", "name": "comp_hi_val"}]}], "centipede_b": true, "address_b": "0x00307E", "centipede_c": true, "address_c": "0x00307E", "address_line_str": "address = 0x00307E", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp2_mid", "address_offset": "0x7D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 middle (32:16) bits", "name": "comp_mid_val"}]}], "centipede_b": true, "address_b": "0x00307D", "centipede_c": true, "address_c": "0x00307D", "address_line_str": "address = 0x00307D", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_comp2_lo", "address_offset": "0x7C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 LSB's (15:0) bits", "name": "comp_lo_val"}]}], "centipede_b": true, "address_b": "0x00307C", "centipede_c": true, "address_c": "0x00307C", "address_line_str": "address = 0x00307C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer_status", "address_offset": "0x80", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "comp1_lat", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare1 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}, {"name": "comp2_lat", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare2 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}, {"name": "comp1_sticky", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare1 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}, {"name": "comp2_sticky", "bit_offset": 3, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare2 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}], "centipede_b": true, "address_b": "0x003080", "centipede_c": true, "address_c": "0x003080", "address_line_str": "address = 0x003080", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count1_value", "address_offset": "0x90", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Peripheral manual counter value", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "counter value", "name": "val"}]}], "centipede_b": true, "address_b": "0x003090", "centipede_c": true, "address_c": "0x003090", "address_line_str": "address = 0x003090", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count1_ctrl", "address_offset": "0x91", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "inc", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Writing 1 to this bit produces a strobe that increments the counter", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "do nothing"}, {"value": "1", "description": "increment counter", "name": "increment counter"}]}, {"name": "clr", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "writing 1 to this bit resets the counter to 0.", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "do nothing"}, {"value": "1", "description": "increment counter", "name": "increment counter"}]}], "centipede_b": true, "address_b": "0x003091", "centipede_c": true, "address_c": "0x003091", "address_line_str": "address = 0x003091", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count1_comp", "address_offset": "0x92", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Compare value used for generating the discrete line \"Count 1 compare\" that goes to the sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "compare value", "name": "val"}]}], "centipede_b": true, "address_b": "0x003092", "centipede_c": true, "address_c": "0x003092", "address_line_str": "address = 0x003092", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count2_value", "address_offset": "0x94", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Peripheral manual counter value", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "counter value", "name": "val"}]}], "centipede_b": true, "address_b": "0x003094", "centipede_c": true, "address_c": "0x003094", "address_line_str": "address = 0x003094", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count2_ctrl", "address_offset": "0x95", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "inc", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Writing 1 to this bit produces a strobe that increments the counter", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "do nothing"}, {"value": "1", "description": "increment counter", "name": "increment counter"}]}, {"name": "clr", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "writing 1 to this bit resets the counter to 0.", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "do nothing"}, {"value": "1", "description": "increment counter", "name": "increment counter"}]}], "centipede_b": true, "address_b": "0x003095", "centipede_c": true, "address_c": "0x003095", "address_line_str": "address = 0x003095", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_count2_comp", "address_offset": "0x96", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Compare value used for generating the discrete line \"Count 2 compare\" that goes to the sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "compare value", "name": "val"}]}], "centipede_b": true, "address_b": "0x003096", "centipede_c": true, "address_c": "0x003096", "address_line_str": "address = 0x003096", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_condition_value", "address_offset": "0x98", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value which is operated upon to produce ConditionLogicOut to sequencer. ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition value", "name": "val"}]}], "centipede_b": true, "address_b": "0x003098", "centipede_c": true, "address_c": "0x003098", "address_line_str": "address = 0x003098", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_bitmask", "address_offset": "0x99", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Bit mask to select which bits to look at in Value (for ConditionLogicOut line). ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition bitmask", "name": "val"}]}], "centipede_b": true, "address_b": "0x003099", "centipede_c": true, "address_c": "0x003099", "address_line_str": "address = 0x003099", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_threshold", "address_offset": "0x9A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Threshold to compare value (for ConditionLogicOut line). ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "condition Threshold", "name": "val"}]}], "centipede_b": true, "address_b": "0x00309A", "centipede_c": true, "address_c": "0x00309A", "address_line_str": "address = 0x00309A", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_handshake_write", "address_offset": "0x9B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value to be written (before masking).This controls 4 lines that are connected to the status bits of the sequencer. It allows for example for the CPU to write 1 to one of these bits and release the sequencer from wait. On write: For all if WriteMask[n]=1, then HandshakeLine[n] value is updated to Value[n]. (RWH self clearing)", "default_value": "0x0", "values": [{"value": "0xF", "description": "handshake write value", "name": "val"}]}, {"name": "___reserved0", "bit_offset": 4, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "mask", "bit_offset": 8, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "masking bits.This controls 4 lines that are connected to the status bits of the sequencer. It allows for example for the CPU to write 1 to one of these bits and release the sequencer from wait. On write: For all if WriteMask[n]=1, then HandshakeLine[n] value is updated to Value[n]. (RWH self clearing)", "default_value": "0x0", "values": [{"value": "0xF", "description": "handshake write mask", "name": "mask"}]}], "centipede_b": true, "address_b": "0x00309B", "centipede_c": true, "address_c": "0x00309B", "address_line_str": "address = 0x00309B", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_handshake_read", "address_offset": "0x9C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Value of the internal handshake register", "default_value": "0x0", "values": [{"value": "0xF", "description": "handshake read value", "name": "val"}]}], "centipede_b": true, "address_b": "0x00309C", "centipede_c": true, "address_c": "0x00309C", "address_line_str": "address = 0x00309C", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEBUG_been_there", "address_offset": "0xA0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "addr", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "value to be compared with decoder state PC. determines that the command at that address has been excecuted", "default_value": "0xFFFF", "values": [{"value": "0xFFFF", "description": "address decoded (about to be executed).", "name": "address"}]}], "centipede_b": true, "address_b": "0x0030A0", "centipede_c": true, "address_c": "0x0030A0", "address_line_str": "address = 0x0030A0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "DEBUG_flags", "address_offset": "0xA1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "been_there", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "address set at debug been there was decoded (about to be executed)", "default_value": "0x0", "values": [{"value": "0x0", "description": "not occured", "name": "not occured"}, {"value": "0x1", "description": "occured", "name": "occured"}]}, {"name": "stack_confusion", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "branch stack was ordered to push and pop at the same time...", "default_value": "0x0", "values": [{"value": "0x0", "description": "not occured", "name": "not occured"}, {"value": "0x1", "description": "occured", "name": "occured"}]}, {"name": "store_buff_exploded", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "RX memory store buffer overrun", "default_value": "0x0", "values": [{"value": "0x0", "description": "not occured", "name": "not occured"}, {"value": "0x1", "description": "occured", "name": "occured"}]}], "centipede_b": true, "address_b": "0x0030A1", "centipede_c": true, "address_c": "0x0030A1", "address_line_str": "address = 0x0030A1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_deb_nibble_sel_lo", "address_offset": "0xA4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "Program counter", "name": "pc"}, {"value": "1", "description": "stack return addr (stack_out in sequencer)", "name": "ret_addr"}, {"value": "2", "description": "stack pointer and indications", "name": "sp"}, {"value": "3", "description": "wait counter", "name": "wat_cnt"}, {"value": "4", "description": "condition mask", "name": "condmsk"}, {"value": "5", "description": "condition status", "name": "cond_stat"}, {"value": "6", "description": "global timer", "name": "glob_tmr"}, {"value": "7", "description": "program memory banks & blocks control", "name": "prog_mem_ctl"}]}], "centipede_b": true, "address_b": "0x0030A4", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0030A4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_deb_nibble_sel_hi", "address_offset": "0xA5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "true", "centipede_c": "false", "access": "read-write", "description": "nibble select for debug bus", "default_value": "0x0", "values": [{"value": "0", "description": "Program counter", "name": "pc"}, {"value": "1", "description": "stack return addr (stack_out in sequencer)", "name": "ret_addr"}, {"value": "2", "description": "stack pointer and indications", "name": "sp"}, {"value": "3", "description": "wait counter", "name": "wat_cnt"}, {"value": "4", "description": "condition mask", "name": "condmsk"}, {"value": "5", "description": "condition status", "name": "cond_stat"}, {"value": "6", "description": "global timer", "name": "glob_tmr"}, {"value": "7", "description": "program memory banks & blocks control", "name": "prog_mem_ctl"}]}], "centipede_b": true, "address_b": "0x0030A5", "centipede_c": false, "address_c": -1, "address_line_str": "address = 0x0030A5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "false"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_ctrl1", "address_offset": "0xB0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "comp1_en", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW ", "default_value": "0x0", "values": [{"value": "0", "description": "disabled", "name": "disable"}, {"value": "1", "description": "enabled", "name": "enable"}]}], "centipede_b": true, "address_b": "0x0030B0", "centipede_c": true, "address_c": "0x0030B0", "address_line_str": "address = 0x0030B0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_ctrl3", "address_offset": "0xB2", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "clear", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears timer to 0x0 (self clrearing) write '1' to clear", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "clear, write only (self clearing)", "name": "clear"}]}, {"name": "latch1", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "latches current timer value to latch1 (self clrearing) write '1' to latch", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "latch, write only (self clearing)", "name": "latch"}]}, {"name": "clr_sticky1", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "clears sticky gong bit of comperator1 (self clrearing) write '1' to clear", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "clear, write only (self clearing)", "name": "clear"}]}], "centipede_b": true, "address_b": "0x0030B2", "centipede_c": true, "address_c": "0x0030B2", "address_line_str": "address = 0x0030B2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_ctrl4", "address_offset": "0xB3", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "latch2", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "latches current timer value to latch2 (self clrearing) write '1' to latch", "default_value": "0x0", "values": [{"value": "0", "description": "do nothing", "name": "no nothing"}, {"value": "1", "description": "latch, write only (self clearing)", "name": "latch"}]}], "centipede_b": true, "address_b": "0x0030B3", "centipede_c": true, "address_c": "0x0030B3", "address_line_str": "address = 0x0030B3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_curr_lo", "address_offset": "0xC0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x0030C0", "centipede_c": true, "address_c": "0x0030C0", "address_line_str": "address = 0x0030C0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_curr_mid", "address_offset": "0xC1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x0030C1", "centipede_c": true, "address_c": "0x0030C1", "address_line_str": "address = 0x0030C1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_curr_hi", "address_offset": "0xC2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x0030C2", "centipede_c": true, "address_c": "0x0030C2", "address_line_str": "address = 0x0030C2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch1_lo", "address_offset": "0xC3", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x0030C3", "centipede_c": true, "address_c": "0x0030C3", "address_line_str": "address = 0x0030C3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch1_mid", "address_offset": "0xC4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x0030C4", "centipede_c": true, "address_c": "0x0030C4", "address_line_str": "address = 0x0030C4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch1_hi", "address_offset": "0xC5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x0030C5", "centipede_c": true, "address_c": "0x0030C5", "address_line_str": "address = 0x0030C5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch2_lo", "address_offset": "0xC6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 LSB's (15:0) bits", "name": "timer_lo_val"}]}], "centipede_b": true, "address_b": "0x0030C6", "centipede_c": true, "address_c": "0x0030C6", "address_line_str": "address = 0x0030C6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch2_mid", "address_offset": "0xC7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 middle (32:16) bits", "name": "timer_mid_val"}]}], "centipede_b": true, "address_b": "0x0030C7", "centipede_c": true, "address_c": "0x0030C7", "address_line_str": "address = 0x0030C7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_latch2_hi", "address_offset": "0xC8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "timer 16 MSB bits", "name": "timer_hi_val"}]}], "centipede_b": true, "address_b": "0x0030C8", "centipede_c": true, "address_c": "0x0030C8", "address_line_str": "address = 0x0030C8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_comp1_lo", "address_offset": "0xC9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 LSB's (15:0) bits", "name": "comp_lo_val"}]}], "centipede_b": true, "address_b": "0x0030C9", "centipede_c": true, "address_c": "0x0030C9", "address_line_str": "address = 0x0030C9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_comp1_mid", "address_offset": "0xCA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 middle (32:16) bits", "name": "comp_mid_val"}]}], "centipede_b": true, "address_b": "0x0030CA", "centipede_c": true, "address_c": "0x0030CA", "address_line_str": "address = 0x0030CA", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_comp1_hi", "address_offset": "0xCB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "comp 16 MSB bits", "name": "comp_hi_val"}]}], "centipede_b": true, "address_b": "0x0030CB", "centipede_c": true, "address_c": "0x0030CB", "address_line_str": "address = 0x0030CB", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "Timer2_status", "address_offset": "0xD0", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "comp1_lat", "bit_offset": 0, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare1 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "comp1_sticky", "bit_offset": 2, "bit_width": 1, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "Compare1 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "default_value": "0x0", "values": [{"value": "0", "description": "no gong", "name": "no_gong"}, {"value": "1", "description": "gong", "name": "gong"}]}], "centipede_b": true, "address_b": "0x0030D0", "centipede_c": true, "address_c": "0x0030D0", "address_line_str": "address = 0x0030D0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_in1_lo", "address_offset": "0xE0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator input1 16 LSB", "name": "calc_in1_lo"}]}], "centipede_b": true, "address_b": "0x0030E0", "centipede_c": true, "address_c": "0x0030E0", "address_line_str": "address = 0x0030E0", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_in1_hi", "address_offset": "0xE1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator input1 16 MSB", "name": "calc_in1_hi"}]}], "centipede_b": true, "address_b": "0x0030E1", "centipede_c": true, "address_c": "0x0030E1", "address_line_str": "address = 0x0030E1", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_in2_lo", "address_offset": "0xE2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator input2 16 LSB", "name": "calc_in2_lo"}]}], "centipede_b": true, "address_b": "0x0030E2", "centipede_c": true, "address_c": "0x0030E2", "address_line_str": "address = 0x0030E2", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_in2_hi", "address_offset": "0xE3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-write", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator input2 16 MSB", "name": "calc_in2_hi"}]}], "centipede_b": true, "address_b": "0x0030E3", "centipede_c": true, "address_c": "0x0030E3", "address_line_str": "address = 0x0030E3", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_sum_out_lo", "address_offset": "0xE4", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of adding operation: sum_out = in1+in2 Where in1, in2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator sum 16 LSB's (15:0) bits", "name": "calc_sum_out_lo"}]}], "centipede_b": true, "address_b": "0x0030E4", "centipede_c": true, "address_c": "0x0030E4", "address_line_str": "address = 0x0030E4", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_sum_out_hi", "address_offset": "0xE5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of adding operation: sum_out = in1+in2 Where in1, in2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator sum 16 MSB's (31:16) bits", "name": "calc_sum_out_hi"}]}], "centipede_b": true, "address_b": "0x0030E5", "centipede_c": true, "address_c": "0x0030E5", "address_line_str": "address = 0x0030E5", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_diff_out_lo", "address_offset": "0xE6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of the subtraction operation: diff_out = In1-In2 Where In1, In2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator diff 16 LSB's (15:0) bits", "name": "calc_diff_out_lo"}]}], "centipede_b": true, "address_b": "0x0030E6", "centipede_c": true, "address_c": "0x0030E6", "address_line_str": "address = 0x0030E6", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_diff_out_hi", "address_offset": "0xE7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of the subtraction operation: diff_out = In1-In2 Where In1, In2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator diff 16 MSB's (31:16) bits", "name": "calc_diff_out_hi"}]}], "centipede_b": true, "address_b": "0x0030E7", "centipede_c": true, "address_c": "0x0030E7", "address_line_str": "address = 0x0030E7", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_prod_out_lo", "address_offset": "0xE8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of unsigned multiplication ProdOut = In1_lo * In2_lo Where In1_lo, In2_lo are the 16 LSBs of the input registers.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator prod 16 LSB's (15:0) bits", "name": "calc_prod_out_lo"}]}], "centipede_b": true, "address_b": "0x0030E8", "centipede_c": true, "address_c": "0x0030E8", "address_line_str": "address = 0x0030E8", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_calc_prod_out_hi", "address_offset": "0xE9", "size": "16", "access": "read-only", "volatile": "false", "range_type": "signed", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "true", "centipede_c": "true", "access": "read-only", "description": "The result of unsigned multiplication ProdOut = In1_lo * In2_lo Where In1_lo, In2_lo are the 16 LSBs of the input registers.", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "calculator prod 16 MSB's (31:16) bits", "name": "calc_prod_out_hi"}]}], "centipede_b": true, "address_b": "0x0030E9", "centipede_c": true, "address_c": "0x0030E9", "address_line_str": "address = 0x0030E9", "super_class": "", "is_centipede_b": "true", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_sel_7_0", "address_offset": "0x1A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sel00", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 0 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel01", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 1 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel02", "bit_offset": 4, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 2 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel03", "bit_offset": 6, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 3 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel04", "bit_offset": 8, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 4 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel05", "bit_offset": 10, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 5 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel06", "bit_offset": 12, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 6 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel07", "bit_offset": 14, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 7 of condition input vector. ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00301A", "address_line_str": "address = 0x00301A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_sel_15_8", "address_offset": "0x1B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sel08", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 8 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel09", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 9 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel10", "bit_offset": 4, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 10 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel11", "bit_offset": 6, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 11 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel12", "bit_offset": 8, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 12 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel13", "bit_offset": 10, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 13 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel14", "bit_offset": 12, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 14 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel15", "bit_offset": 14, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 15 of condition input vector. ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00301B", "address_line_str": "address = 0x00301B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_sel_23_16", "address_offset": "0x1C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sel16", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 16 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel17", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 17 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel18", "bit_offset": 4, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 18 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel19", "bit_offset": 6, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 19 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel20", "bit_offset": 8, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 20 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel21", "bit_offset": 10, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 21 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel22", "bit_offset": 12, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 22 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel23", "bit_offset": 14, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 23 of condition input vector. ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00301C", "address_line_str": "address = 0x00301C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_condition_sel_31_24", "address_offset": "0x1D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "sel24", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 24 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel25", "bit_offset": 2, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 25 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel26", "bit_offset": 4, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 26 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel27", "bit_offset": 6, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 27 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel28", "bit_offset": 8, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 28 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel29", "bit_offset": 10, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 29 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel30", "bit_offset": 12, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 30 of condition input vector. ", "default_value": "0x0", "values": "TBD"}, {"name": "sel31", "bit_offset": 14, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Multiplexer select signla for bit 31 of condition input vector. ", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00301D", "address_line_str": "address = 0x00301D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr16", "address_offset": "0x30", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003030", "address_line_str": "address = 0x003030", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr17", "address_offset": "0x31", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003031", "address_line_str": "address = 0x003031", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr18", "address_offset": "0x32", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003032", "address_line_str": "address = 0x003032", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr19", "address_offset": "0x33", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003033", "address_line_str": "address = 0x003033", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr20", "address_offset": "0x34", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003034", "address_line_str": "address = 0x003034", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr21", "address_offset": "0x35", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003035", "address_line_str": "address = 0x003035", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr22", "address_offset": "0x36", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003036", "address_line_str": "address = 0x003036", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr23", "address_offset": "0x37", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003037", "address_line_str": "address = 0x003037", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr24", "address_offset": "0x38", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003038", "address_line_str": "address = 0x003038", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr25", "address_offset": "0x39", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003039", "address_line_str": "address = 0x003039", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr26", "address_offset": "0x3A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303A", "address_line_str": "address = 0x00303A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr27", "address_offset": "0x3B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303B", "address_line_str": "address = 0x00303B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr28", "address_offset": "0x3C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303C", "address_line_str": "address = 0x00303C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr29", "address_offset": "0x3D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303D", "address_line_str": "address = 0x00303D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr30", "address_offset": "0x3E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303E", "address_line_str": "address = 0x00303E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_stack_addr31", "address_offset": "0x3F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal stack contents of address 15", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00303F", "address_line_str": "address = 0x00303F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_crc_result_lo", "address_offset": "0xD1", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "CRC result low", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030D1", "address_line_str": "address = 0x0030D1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_crc_result_hi", "address_offset": "0xD2", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "CRC result high", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030D2", "address_line_str": "address = 0x0030D2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_crc_data", "address_offset": "0xD3", "size": "16", "access": "read-write-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write-enable", "description": "CRC input reg", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030D3", "address_line_str": "address = 0x0030D3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_crc_restart", "address_offset": "0xD4", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "CRC restart reg", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030D4", "address_line_str": "address = 0x0030D4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_rmw_curr", "address_offset": "0xEA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "current_data entering the read modify write module.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030EA", "address_line_str": "address = 0x0030EA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_rmw_mask", "address_offset": "0xEB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": " new data entering and updating the read modify write module.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030EB", "address_line_str": "address = 0x0030EB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_rmw_next", "address_offset": "0xEC", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": " new data entering the read modify write module.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030EC", "address_line_str": "address = 0x0030EC", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "PERI_rmw_out", "address_offset": "0xED", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": " data exiting the read modify write module.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030ED", "address_line_str": "address = 0x0030ED", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_in_a_lo", "address_offset": "0xF0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 15:0 used for the first data value in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F0", "address_line_str": "address = 0x0030F0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_in_a_hi", "address_offset": "0xF1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 31:16 used for the first data value in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F1", "address_line_str": "address = 0x0030F1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_in_b_lo", "address_offset": "0xF2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 15:0 used for the second data value or the shift ammount in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F2", "address_line_str": "address = 0x0030F2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_in_b_hi", "address_offset": "0xF3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 31:16 used for the second data value or the shift ammount in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F3", "address_line_str": "address = 0x0030F3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_ctrl", "address_offset": "0xF4", "size": "3", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 3, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Select the bitwise operation to be written to the output - and,or,xor,logic shift, arithmetic shift", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F4", "address_line_str": "address = 0x0030F4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_out_lo", "address_offset": "0xF5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 15:0 used for the output data value in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F5", "address_line_str": "address = 0x0030F5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_bitwise_op_data_out_hi", "address_offset": "0xF6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bits 31:16 used for the output data value in a bitwise operation of the sequencer peripheral", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030F6", "address_line_str": "address = 0x0030F6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_multiplier_signed", "address_offset": "0xFB", "size": "1", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "when 1 = signed", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0030FB", "address_line_str": "address = 0x0030FB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r0_lo", "address_offset": "0x100", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003100", "address_line_str": "address = 0x003100", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r0_hi", "address_offset": "0x101", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003101", "address_line_str": "address = 0x003101", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r1_lo", "address_offset": "0x102", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003102", "address_line_str": "address = 0x003102", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r1_hi", "address_offset": "0x103", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0FFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003103", "address_line_str": "address = 0x003103", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r2_lo", "address_offset": "0x104", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003104", "address_line_str": "address = 0x003104", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r2_hi", "address_offset": "0x105", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003105", "address_line_str": "address = 0x003105", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r3_lo", "address_offset": "0x106", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003106", "address_line_str": "address = 0x003106", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r3_hi", "address_offset": "0x107", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003107", "address_line_str": "address = 0x003107", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r4_lo", "address_offset": "0x108", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003108", "address_line_str": "address = 0x003108", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r4_hi", "address_offset": "0x109", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003109", "address_line_str": "address = 0x003109", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r5_lo", "address_offset": "0x10A", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310A", "address_line_str": "address = 0x00310A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r5_hi", "address_offset": "0x10B", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310B", "address_line_str": "address = 0x00310B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r6_lo", "address_offset": "0x10C", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310C", "address_line_str": "address = 0x00310C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r6_hi", "address_offset": "0x10D", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310D", "address_line_str": "address = 0x00310D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r7_lo", "address_offset": "0x10E", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "lo", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address LSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310E", "address_line_str": "address = 0x00310E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_r7_hi", "address_offset": "0x10F", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "hi", "bit_offset": 0, "bit_width": 8, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "default_value": "0x0", "values": [{"value": "0xFF", "description": "address MSB", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00310F", "address_line_str": "address = 0x00310F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack", "address_offset": "0x110", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "param stack pointer - updated on branch when \"push stack addr\" is enabled", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "param stack pointer address", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003110", "address_line_str": "address = 0x003110", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_ptr", "address_offset": "0x111", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "ptr", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack pointer", "default_value": "0x0", "values": [{"value": "0xF", "description": "number of addresses stored in stack", "name": "SP value"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003111", "address_line_str": "address = 0x003111", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr0", "address_offset": "0x112", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003112", "address_line_str": "address = 0x003112", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr1", "address_offset": "0x113", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003113", "address_line_str": "address = 0x003113", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr2", "address_offset": "0x114", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003114", "address_line_str": "address = 0x003114", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr3", "address_offset": "0x115", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003115", "address_line_str": "address = 0x003115", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr4", "address_offset": "0x116", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003116", "address_line_str": "address = 0x003116", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr5", "address_offset": "0x117", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003117", "address_line_str": "address = 0x003117", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr6", "address_offset": "0x118", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003118", "address_line_str": "address = 0x003118", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr7", "address_offset": "0x119", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003119", "address_line_str": "address = 0x003119", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr8", "address_offset": "0x11A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311A", "address_line_str": "address = 0x00311A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr9", "address_offset": "0x11B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311B", "address_line_str": "address = 0x00311B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr10", "address_offset": "0x11C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311C", "address_line_str": "address = 0x00311C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr11", "address_offset": "0x11D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311D", "address_line_str": "address = 0x00311D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr12", "address_offset": "0x11E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311E", "address_line_str": "address = 0x00311E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr13", "address_offset": "0x11F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00311F", "address_line_str": "address = 0x00311F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr14", "address_offset": "0x120", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003120", "address_line_str": "address = 0x003120", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr15", "address_offset": "0x121", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003121", "address_line_str": "address = 0x003121", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr16", "address_offset": "0x122", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003122", "address_line_str": "address = 0x003122", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr17", "address_offset": "0x123", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003123", "address_line_str": "address = 0x003123", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr18", "address_offset": "0x124", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003124", "address_line_str": "address = 0x003124", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr19", "address_offset": "0x125", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003125", "address_line_str": "address = 0x003125", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr20", "address_offset": "0x126", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003126", "address_line_str": "address = 0x003126", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr21", "address_offset": "0x127", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003127", "address_line_str": "address = 0x003127", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr22", "address_offset": "0x128", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003128", "address_line_str": "address = 0x003128", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr23", "address_offset": "0x129", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003129", "address_line_str": "address = 0x003129", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr24", "address_offset": "0x12A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312A", "address_line_str": "address = 0x00312A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr25", "address_offset": "0x12B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312B", "address_line_str": "address = 0x00312B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr26", "address_offset": "0x12C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312C", "address_line_str": "address = 0x00312C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr27", "address_offset": "0x12D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312D", "address_line_str": "address = 0x00312D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr28", "address_offset": "0x12E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312E", "address_line_str": "address = 0x00312E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr29", "address_offset": "0x12F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00312F", "address_line_str": "address = 0x00312F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr30", "address_offset": "0x130", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003130", "address_line_str": "address = 0x003130", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_param_stack_addr31", "address_offset": "0x131", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "sequencer internal param stack contents of address x", "default_value": "0x0", "values": [{"value": "0xFFFF", "description": "address stored", "name": "address"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003131", "address_line_str": "address = 0x003131", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_access_mode", "address_offset": "0x132", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master system access mode/size", "default_value": "0x0", "values": [{"value": "0", "description": "Every transaction on AHB bus has a HWORD (16 bits) size", "name": "HWORD"}, {"value": "1", "description": "Every transaction on AHB bus has a WORD (32 bits) size", "name": "WORD"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003132", "address_line_str": "address = 0x003132", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_base_wr_addr_hword_lo", "address_offset": "0x134", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 LSBs of half word base address for sequecer AHB master write transaction", "default_value": "0x0", "values": [{"value": "0", "description": "default address LSBs", "name": "default"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003134", "address_line_str": "address = 0x003134", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_base_wr_addr_hword_hi", "address_offset": "0x135", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 MSBs of half word base address for sequecer AHB master write transaction", "default_value": "0x0", "values": [{"value": "0", "description": "default address LSBs", "name": "default"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003135", "address_line_str": "address = 0x003135", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_ind_rd_addr_hword_lo", "address_offset": "0x136", "size": "16", "access": "read-write-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write-enable", "description": "16 LSBs of address for sequecer AHB master indirect read transaction. Writing the register triggers read request", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003136", "address_line_str": "address = 0x003136", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_ind_rd_addr_hword_hi", "address_offset": "0x137", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "16 MSBs of address for sequecer AHB master indirect read transaction", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003137", "address_line_str": "address = 0x003137", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_ind_rd_status", "address_offset": "0x138", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "rd_pending", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Indicaticates if there is pending indirect read request not processed yet by AHB master bridge", "default_value": "0x0", "values": [{"value": "0", "description": "no pending req - new request can be issued", "name": "default"}, {"value": "1", "description": "pending req - new request may overwrite pending req", "name": "pending"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003138", "address_line_str": "address = 0x003138", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_resp_error", "address_offset": "0x13A", "size": "16", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "Slave error response indication. Reading this register causes AHB master response FIFO pop.", "default_value": "0x0", "values": [{"value": "0", "description": "Corresponding transfer completed without errors.", "name": "no error"}, {"value": "1", "description": "Corresponding transfer completed with error.", "name": "error"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313A", "address_line_str": "address = 0x00313A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_resp_dir", "address_offset": "0x13B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Indicates direction of transfer related to error response", "default_value": "0x0", "values": [{"value": "0", "description": "Value in read data register(s) valid if error reponse is LOW.", "name": "read transfer"}, {"value": "1", "description": "Value in read data register(s) invalid. Error reponse indicates wheter transfer failed or not.", "name": "write transfer"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313B", "address_line_str": "address = 0x00313B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_resp_rdata_lo", "address_offset": "0x13C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "16LSBs of AHB master indirect read transfer data", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313C", "address_line_str": "address = 0x00313C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_resp_rdata_hi", "address_offset": "0x13D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "16MSBs of AHB master indirect read transfer data", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313D", "address_line_str": "address = 0x00313D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_pending_resp_count", "address_offset": "0x13E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Number of pending system bus responses in AHB master resonse FIFO", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313E", "address_line_str": "address = 0x00313E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_MAST_pending_req_count", "address_offset": "0x13F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Number of pending system bus requests in AHB master resonse FIFO", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00313F", "address_line_str": "address = 0x00313F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_TMR_CTRL_err_inv", "address_offset": "0x140", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Invert TMR error indication", "default_value": "0x0", "values": [{"value": "0", "description": "Don't invert error indication", "name": "default"}, {"value": "1", "description": "Invert error indication", "name": "invert"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003140", "address_line_str": "address = 0x003140", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_TMR_CTRL_flip_inject_vec", "address_offset": "0x142", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 3, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003142", "address_line_str": "address = 0x003142", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_TMR_CTRL_flip_bit_vec", "address_offset": "0x143", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003143", "address_line_str": "address = 0x003143", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_TMR_STS_MN", "address_offset": "0x144", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003144", "address_line_str": "address = 0x003144", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_TMR_STS_RD", "address_offset": "0x145", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "error", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main TMR error indication", "default_value": "0x0", "values": "TBD"}, {"name": "___reserved0", "bit_offset": 1, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "unanim_error", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Main Unanimous TMR error indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003145", "address_line_str": "address = 0x003145", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "err_too_many_sub_PC", "address_offset": "0x150", "size": "16", "access": "read-only", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Latch PC value at error edge.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003150", "address_line_str": "address = 0x003150", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "err_ret_wo_call_PC", "address_offset": "0x151", "size": "16", "access": "read-only", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Latch PC value at error edge.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003151", "address_line_str": "address = 0x003151", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "err_rw_collision_PC", "address_offset": "0x152", "size": "16", "access": "read-only", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Latch PC value at error edge.", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003152", "address_line_str": "address = 0x003152", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_correction_disable", "address_offset": "0x160", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bypass parameter memory ECC error correction logic", "default_value": "0x0", "values": [{"value": "0", "description": "Error correction logic enabled", "name": "correction enable"}, {"value": "1", "description": "Error correction logic disabled", "name": "correction disable"}]}, {"name": "prog_mem", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Bypass program memory ECC error correction logic", "default_value": "0x0", "values": [{"value": "0", "description": "Error correction logic enabled", "name": "correction enable"}, {"value": "1", "description": "Error correction logic disabled", "name": "correction disable"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003160", "address_line_str": "address = 0x003160", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_injection", "address_offset": "0x161", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_sei", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: Single Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Single Error Injection disabled", "name": "sei disable"}, {"value": "1", "description": "Single Error Injection disabled", "name": "sei enable"}]}, {"name": "param_mem_dei", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: Double Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Double Error Injection disabled", "name": "dei disable"}, {"value": "1", "description": "Double Error Injection disabled", "name": "dei enable"}]}, {"name": "param_mem_aei", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: Address Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Address Error Injection disabled", "name": "aei disable"}, {"value": "1", "description": "Address Error Injection disabled", "name": "aei enable"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_sei", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: Single Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Single Error Injection disabled", "name": "sei disable"}, {"value": "1", "description": "Single Error Injection disabled", "name": "sei enable"}]}, {"name": "prog_mem_dei", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: Double Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Double Error Injection disabled", "name": "dei disable"}, {"value": "1", "description": "Double Error Injection disabled", "name": "dei enable"}]}, {"name": "prog_mem_aei", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: Address Error Injection control signal", "default_value": "0x0", "values": [{"value": "0", "description": "Address Error Injection disabled", "name": "aei disable"}, {"value": "1", "description": "Address Error Injection disabled", "name": "aei enable"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003161", "address_line_str": "address = 0x003161", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_RAW_0", "address_offset": "0x162", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_blk0_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk0_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk0_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "param_mem_blk1_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk1_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk1_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk0_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk0_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk0_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003162", "address_line_str": "address = 0x003162", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_RAW_1", "address_offset": "0x163", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_blk0_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk0_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk0_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "param_mem_blk1_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk1_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk1_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk0_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk0_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk0_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003163", "address_line_str": "address = 0x003163", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_STICKY_0", "address_offset": "0x164", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_blk0_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk0_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk0_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "param_mem_blk1_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk1_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk1_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Sticky Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk0_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk0_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk0_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Sticky Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003164", "address_line_str": "address = 0x003164", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_STICKY_1", "address_offset": "0x165", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_blk0_SEC", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk0_DED", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk0_AED", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "param_mem_blk1_SEC", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "param_mem_blk1_DED", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "param_mem_blk1_AED", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Parameter memory: Redundant sticky Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved1", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk0_SEC", "bit_offset": 8, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Single Error Corrected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk0_DED", "bit_offset": 9, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Double Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk0_AED", "bit_offset": 10, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Address Error Detected Indicator for blk0 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}, {"name": "___reserved2", "bit_offset": 11, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_blk1_SEC", "bit_offset": 12, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Single Error Corrected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Single Error Corrected", "name": "sec"}]}, {"name": "prog_mem_blk1_DED", "bit_offset": 13, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Double Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Double Error Detected", "name": "ded"}]}, {"name": "prog_mem_blk1_AED", "bit_offset": 14, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Program memory: Redundant sticky Address Error Detected Indicator for blk1 memory block", "default_value": "0x0", "values": [{"value": "1", "description": "Address Error Detected", "name": "aed"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003165", "address_line_str": "address = 0x003165", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_MASK", "address_offset": "0x166", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_sec", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: mask single error corrected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}, {"name": "param_mem_ded", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: mask double error detected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}, {"name": "param_mem_aed", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: mask address error detected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_sec", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: mask single error corrected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}, {"name": "prog_mem_ded", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: mask double error detected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}, {"name": "prog_mem_aed", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: mask address error detected as ECC error interrupt source", "default_value": "0x1", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003166", "address_line_str": "address = 0x003166", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_ECC_ERR_CLEAR", "address_offset": "0x167", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "param_mem_sec", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: clear single error corrected ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}, {"name": "param_mem_ded", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: clear double error detected ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}, {"name": "param_mem_aed", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Parameter memory: clear address error detected ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}, {"name": "___reserved0", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read", "description": "Automatically added to fill undeclared bits", "default_value": "TBD", "values": "TBD"}, {"name": "prog_mem_sec", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: clear single error corrected ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}, {"name": "prog_mem_ded", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: clear double error detecter ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}, {"name": "prog_mem_aed", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Program memory: clear address error detecter ECC error interrupt source if active", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003167", "address_line_str": "address = 0x003167", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_PARAM_ECC_err_addr_blk0", "address_offset": "0x168", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for blk0 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003168", "address_line_str": "address = 0x003168", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_PARAM_ECC_err_addr_blk1", "address_offset": "0x169", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 13, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for blk1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003169", "address_line_str": "address = 0x003169", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_PROG_ECC_err_addr_blk0", "address_offset": "0x16A", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for blk0 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316A", "address_line_str": "address = 0x00316A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_PROG_ECC_err_addr_blk1", "address_offset": "0x16B", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 14, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "ECC error address for blk1 memory block", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316B", "address_line_str": "address = 0x00316B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_dcls_err_RAW_0", "address_offset": "0x16C", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "status", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Error status from Sequecer shadow CPU - redundant", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316C", "address_line_str": "address = 0x00316C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_dcls_err_RAW_1", "address_offset": "0x16D", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "status", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Error status from Sequecer shadow CPU - redundant", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316D", "address_line_str": "address = 0x00316D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_dcls_err_STICKY_0", "address_offset": "0x16E", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "status", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Error status from Sequecer shadow CPU - redundant", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316E", "address_line_str": "address = 0x00316E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_dcls_err_STICKY_1", "address_offset": "0x16F", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "status", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Error status from Sequecer shadow CPU - redundant", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00316F", "address_line_str": "address = 0x00316F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_DCLS_ERR_MASK", "address_offset": "0x170", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer DCLS error interrupt mask", "default_value": "0x0", "values": [{"value": "0", "description": "Interrupt unmasked", "name": "unmasked"}, {"value": "1", "description": "Interrupt mask", "name": "masked"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003170", "address_line_str": "address = 0x003170", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_DCLS_ERR_CLEAR", "address_offset": "0x171", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer DCLS error interrupt clear", "default_value": "0x0", "values": [{"value": "1", "description": "Writing 1 clears the interrupt, writing 0 has no effect", "name": "clear"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003171", "address_line_str": "address = 0x003171", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_0", "address_offset": "0x180", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 0", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003180", "address_line_str": "address = 0x003180", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_1", "address_offset": "0x181", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 1", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003181", "address_line_str": "address = 0x003181", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_2", "address_offset": "0x182", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 2", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003182", "address_line_str": "address = 0x003182", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_3", "address_offset": "0x183", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 3", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003183", "address_line_str": "address = 0x003183", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_4", "address_offset": "0x184", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 4", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003184", "address_line_str": "address = 0x003184", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_5", "address_offset": "0x185", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "DSP SW level interrupt 5", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003185", "address_line_str": "address = 0x003185", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_6", "address_offset": "0x186", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 6", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003186", "address_line_str": "address = 0x003186", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_INTR_SW_LEVEL_7", "address_offset": "0x187", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "intr", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer SW level interrupt 7", "default_value": "0x0", "values": [{"value": "1", "description": "SW interrupt generated", "name": "active"}, {"value": "0", "description": "SW interrupt not generated", "name": "inactive"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003187", "address_line_str": "address = 0x003187", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range7_hi_bound_hi", "address_offset": "0x191", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003191", "address_line_str": "address = 0x003191", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range7_hi_bound_lo", "address_offset": "0x190", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003190", "address_line_str": "address = 0x003190", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range7_lo_bound_hi", "address_offset": "0x193", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003193", "address_line_str": "address = 0x003193", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range7_lo_bound_lo", "address_offset": "0x192", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003192", "address_line_str": "address = 0x003192", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range6_hi_bound_hi", "address_offset": "0x195", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003195", "address_line_str": "address = 0x003195", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range6_hi_bound_lo", "address_offset": "0x194", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003194", "address_line_str": "address = 0x003194", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range6_lo_bound_hi", "address_offset": "0x197", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003197", "address_line_str": "address = 0x003197", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range6_lo_bound_lo", "address_offset": "0x196", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003196", "address_line_str": "address = 0x003196", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range5_hi_bound_hi", "address_offset": "0x199", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003199", "address_line_str": "address = 0x003199", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range5_hi_bound_lo", "address_offset": "0x198", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003198", "address_line_str": "address = 0x003198", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range5_lo_bound_hi", "address_offset": "0x19B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319B", "address_line_str": "address = 0x00319B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range5_lo_bound_lo", "address_offset": "0x19A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319A", "address_line_str": "address = 0x00319A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range4_hi_bound_hi", "address_offset": "0x19D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319D", "address_line_str": "address = 0x00319D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range4_hi_bound_lo", "address_offset": "0x19C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319C", "address_line_str": "address = 0x00319C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range4_lo_bound_hi", "address_offset": "0x19F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319F", "address_line_str": "address = 0x00319F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range4_lo_bound_lo", "address_offset": "0x19E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00319E", "address_line_str": "address = 0x00319E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range3_hi_bound_hi", "address_offset": "0x1A1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A1", "address_line_str": "address = 0x0031A1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range3_hi_bound_lo", "address_offset": "0x1A0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A0", "address_line_str": "address = 0x0031A0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range3_lo_bound_hi", "address_offset": "0x1A3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A3", "address_line_str": "address = 0x0031A3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range3_lo_bound_lo", "address_offset": "0x1A2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A2", "address_line_str": "address = 0x0031A2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range2_hi_bound_hi", "address_offset": "0x1A5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A5", "address_line_str": "address = 0x0031A5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range2_hi_bound_lo", "address_offset": "0x1A4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A4", "address_line_str": "address = 0x0031A4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range2_lo_bound_hi", "address_offset": "0x1A7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A7", "address_line_str": "address = 0x0031A7", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range2_lo_bound_lo", "address_offset": "0x1A6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A6", "address_line_str": "address = 0x0031A6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range1_hi_bound_hi", "address_offset": "0x1A9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A9", "address_line_str": "address = 0x0031A9", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range1_hi_bound_lo", "address_offset": "0x1A8", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031A8", "address_line_str": "address = 0x0031A8", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range1_lo_bound_hi", "address_offset": "0x1AB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AB", "address_line_str": "address = 0x0031AB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range1_lo_bound_lo", "address_offset": "0x1AA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AA", "address_line_str": "address = 0x0031AA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range0_hi_bound_hi", "address_offset": "0x1AD", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 bounds config: Upper bound MSBs", "default_value": "0xF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AD", "address_line_str": "address = 0x0031AD", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range0_hi_bound_lo", "address_offset": "0x1AC", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AC", "address_line_str": "address = 0x0031AC", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range0_lo_bound_hi", "address_offset": "0x1AF", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 4, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 bounds config: Lower bound MSBs", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AF", "address_line_str": "address = 0x0031AF", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_range0_lo_bound_lo", "address_offset": "0x1AE", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031AE", "address_line_str": "address = 0x0031AE", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_rw_range_config", "address_offset": "0x1B0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "range0", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range1", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range2", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range3", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range4", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range5", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range6", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range7", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_VPB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B0", "address_line_str": "address = 0x0031B0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_VPB_M_AM_wo_ron_range_config", "address_offset": "0x1B1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "range0", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 0 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range1", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 1 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range2", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 2 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range3", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 3 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range4", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 4 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range5", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 5 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range6", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 6 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range7", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range 7 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B1", "address_line_str": "address = 0x0031B1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range7_hi_bound_hi", "address_offset": "0x1B3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B3", "address_line_str": "address = 0x0031B3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range7_hi_bound_lo", "address_offset": "0x1B2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B2", "address_line_str": "address = 0x0031B2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range7_lo_bound_hi", "address_offset": "0x1B5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B5", "address_line_str": "address = 0x0031B5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range7_lo_bound_lo", "address_offset": "0x1B4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B4", "address_line_str": "address = 0x0031B4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range6_hi_bound_hi", "address_offset": "0x1B7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B7", "address_line_str": "address = 0x0031B7", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range6_hi_bound_lo", "address_offset": "0x1B6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B6", "address_line_str": "address = 0x0031B6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range6_lo_bound_hi", "address_offset": "0x1B9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B9", "address_line_str": "address = 0x0031B9", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range6_lo_bound_lo", "address_offset": "0x1B8", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031B8", "address_line_str": "address = 0x0031B8", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range5_hi_bound_hi", "address_offset": "0x1BB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BB", "address_line_str": "address = 0x0031BB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range5_hi_bound_lo", "address_offset": "0x1BA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BA", "address_line_str": "address = 0x0031BA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range5_lo_bound_hi", "address_offset": "0x1BD", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BD", "address_line_str": "address = 0x0031BD", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range5_lo_bound_lo", "address_offset": "0x1BC", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BC", "address_line_str": "address = 0x0031BC", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range4_hi_bound_hi", "address_offset": "0x1BF", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BF", "address_line_str": "address = 0x0031BF", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range4_hi_bound_lo", "address_offset": "0x1BE", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031BE", "address_line_str": "address = 0x0031BE", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range4_lo_bound_hi", "address_offset": "0x1C1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C1", "address_line_str": "address = 0x0031C1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range4_lo_bound_lo", "address_offset": "0x1C0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C0", "address_line_str": "address = 0x0031C0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range3_hi_bound_hi", "address_offset": "0x1C3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C3", "address_line_str": "address = 0x0031C3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range3_hi_bound_lo", "address_offset": "0x1C2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C2", "address_line_str": "address = 0x0031C2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range3_lo_bound_hi", "address_offset": "0x1C5", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C5", "address_line_str": "address = 0x0031C5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range3_lo_bound_lo", "address_offset": "0x1C4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C4", "address_line_str": "address = 0x0031C4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range2_hi_bound_hi", "address_offset": "0x1C7", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C7", "address_line_str": "address = 0x0031C7", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range2_hi_bound_lo", "address_offset": "0x1C6", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C6", "address_line_str": "address = 0x0031C6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range2_lo_bound_hi", "address_offset": "0x1C9", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C9", "address_line_str": "address = 0x0031C9", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range2_lo_bound_lo", "address_offset": "0x1C8", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031C8", "address_line_str": "address = 0x0031C8", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range1_hi_bound_hi", "address_offset": "0x1CB", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CB", "address_line_str": "address = 0x0031CB", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range1_hi_bound_lo", "address_offset": "0x1CA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CA", "address_line_str": "address = 0x0031CA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range1_lo_bound_hi", "address_offset": "0x1CD", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CD", "address_line_str": "address = 0x0031CD", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range1_lo_bound_lo", "address_offset": "0x1CC", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CC", "address_line_str": "address = 0x0031CC", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range0_hi_bound_hi", "address_offset": "0x1CF", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 bounds config: Upper bound MSBs", "default_value": "0x7FFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CF", "address_line_str": "address = 0x0031CF", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range0_hi_bound_lo", "address_offset": "0x1CE", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 bounds config: Upper bound LSBs", "default_value": "0xFFFF", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031CE", "address_line_str": "address = 0x0031CE", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range0_lo_bound_hi", "address_offset": "0x1D1", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 bounds config: Lower bound MSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D1", "address_line_str": "address = 0x0031D1", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_range0_lo_bound_lo", "address_offset": "0x1D0", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 bounds config: Lower bound LSBs", "default_value": "0x0000", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D0", "address_line_str": "address = 0x0031D0", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_rw_range_config", "address_offset": "0x1D2", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "range0", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range1", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range2", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range3", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range4", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range5", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range6", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}, {"name": "range7", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 contraint config: if set constraint applies to both read and write", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies to both read and write access", "name": "rw"}, {"value": "0", "description": "Range constraint appliest to either read or write access - determined by SEQ_AHB_M_AM_wo_ron_range_config register.", "name": "wo_ro"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D2", "address_line_str": "address = 0x0031D2", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_AHB_M_AM_wo_ron_range_config", "address_offset": "0x1D3", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "range0", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 0 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range1", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 1 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range2", "bit_offset": 2, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 2 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range3", "bit_offset": 3, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 3 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range4", "bit_offset": 4, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 4 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range5", "bit_offset": 5, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 5 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range6", "bit_offset": 6, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 6 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}, {"name": "range7", "bit_offset": 7, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range 7 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "default_value": "0x1", "values": [{"value": "1", "description": "Range constraint applies write access only", "name": "wo"}, {"value": "0", "description": "Range constraint applies read access only", "name": "ro"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D3", "address_line_str": "address = 0x0031D3", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_toggle_range", "address_offset": "0x1D4", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor range contraint config: if set to 0 constraints define allowed access ranges", "default_value": "0x0", "values": [{"value": "0", "description": "Range constraints define allowed access ranges", "name": "allowed ranges"}, {"value": "1", "description": "Range constraints define forbidden access range", "name": "forbiden ranges"}]}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor range contraint config: if set to 0 constraints define allowed access ranges", "default_value": "0x0", "values": [{"value": "0", "description": "Range constraints define allowed access ranges", "name": "allowed ranges"}, {"value": "1", "description": "Range constraints define forbidden access range", "name": "forbiden ranges"}]}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D4", "address_line_str": "address = 0x0031D4", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_RAW_0", "address_offset": "0x1D5", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer VPB master monitor raw access fault indication", "default_value": "0x0", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor raw access fault indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D5", "address_line_str": "address = 0x0031D5", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_RAW_1", "address_offset": "0x1D6", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer VPB master monitor redundant raw access fault indication", "default_value": "0x0", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer AHB master monitor redundant raw access fault indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D6", "address_line_str": "address = 0x0031D6", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_STICKY_0", "address_offset": "0x1D7", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer VPB master monitor sticky access fault indication", "default_value": "0x0", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer AHB master monitor sticky access fault indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D7", "address_line_str": "address = 0x0031D7", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_STICKY_1", "address_offset": "0x1D8", "size": "16", "access": "read-only", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer VPB master monitor redundant sticky access fault indication", "default_value": "0x0", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only", "description": "Sequencer AHB master monitor redundant sticky access fault indication", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D8", "address_line_str": "address = 0x0031D8", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_CLEAR", "address_offset": "0x1D9", "size": "16", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor fault indication clear. Self clear register", "default_value": "0x0", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor fault indication clear. Self clear register", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031D9", "address_line_str": "address = 0x0031D9", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "SEQ_M_AM_ERR_MASK", "address_offset": "0x1DA", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "VPB", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer VPB master monitor fault indication mask.", "default_value": "0x1", "values": "TBD"}, {"name": "AHB", "bit_offset": 1, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Sequencer AHB master monitor fault indication mask.", "default_value": "0x1", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x0031DA", "address_line_str": "address = 0x0031DA", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_a", "address_offset": "0x200", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex A state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003200", "address_line_str": "address = 0x003200", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_a_wr2clear", "address_offset": "0x201", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex A", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003201", "address_line_str": "address = 0x003201", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_b", "address_offset": "0x202", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex b state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003202", "address_line_str": "address = 0x003202", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_b_wr2clear", "address_offset": "0x203", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex B", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003203", "address_line_str": "address = 0x003203", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_c", "address_offset": "0x204", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex C state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003204", "address_line_str": "address = 0x003204", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_c_wr2clear", "address_offset": "0x205", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex C", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003205", "address_line_str": "address = 0x003205", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_d", "address_offset": "0x206", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex D state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003206", "address_line_str": "address = 0x003206", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_d_wr2clear", "address_offset": "0x207", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex D", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003207", "address_line_str": "address = 0x003207", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_e", "address_offset": "0x208", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex E state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003208", "address_line_str": "address = 0x003208", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_e_wr2clear", "address_offset": "0x209", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex E", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003209", "address_line_str": "address = 0x003209", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_f", "address_offset": "0x20A", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex F state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320A", "address_line_str": "address = 0x00320A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_f_wr2clear", "address_offset": "0x20B", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex F", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320B", "address_line_str": "address = 0x00320B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_g", "address_offset": "0x20C", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex G state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320C", "address_line_str": "address = 0x00320C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_g_wr2clear", "address_offset": "0x20D", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex G", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320D", "address_line_str": "address = 0x00320D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_h", "address_offset": "0x20E", "size": "1", "access": "read-only-enable", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-only-enable", "description": "mutex H state - 1 means busy", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320E", "address_line_str": "address = 0x00320E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_mutex_h_wr2clear", "address_offset": "0x20F", "size": "1", "access": "read-write", "volatile": "true", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Write 1 to clear mutex H", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00320F", "address_line_str": "address = 0x00320F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_apb_0", "address_offset": "0x210", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003210", "address_line_str": "address = 0x003210", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_apb_1", "address_offset": "0x211", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 7, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003211", "address_line_str": "address = 0x003211", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_apb_2", "address_offset": "0x212", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003212", "address_line_str": "address = 0x003212", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_0", "address_offset": "0x213", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003213", "address_line_str": "address = 0x003213", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_1", "address_offset": "0x214", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003214", "address_line_str": "address = 0x003214", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_2", "address_offset": "0x215", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003215", "address_line_str": "address = 0x003215", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_3", "address_offset": "0x216", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003216", "address_line_str": "address = 0x003216", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_4", "address_offset": "0x217", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003217", "address_line_str": "address = 0x003217", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_5", "address_offset": "0x218", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003218", "address_line_str": "address = 0x003218", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_6", "address_offset": "0x219", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003219", "address_line_str": "address = 0x003219", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_7", "address_offset": "0x21A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321A", "address_line_str": "address = 0x00321A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_8", "address_offset": "0x21B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321B", "address_line_str": "address = 0x00321B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_9", "address_offset": "0x21C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321C", "address_line_str": "address = 0x00321C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_10", "address_offset": "0x21D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321D", "address_line_str": "address = 0x00321D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_11", "address_offset": "0x21E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321E", "address_line_str": "address = 0x00321E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_12", "address_offset": "0x21F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00321F", "address_line_str": "address = 0x00321F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_13", "address_offset": "0x220", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003220", "address_line_str": "address = 0x003220", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_14", "address_offset": "0x221", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003221", "address_line_str": "address = 0x003221", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_15", "address_offset": "0x222", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003222", "address_line_str": "address = 0x003222", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_16", "address_offset": "0x223", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003223", "address_line_str": "address = 0x003223", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_17", "address_offset": "0x224", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003224", "address_line_str": "address = 0x003224", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_18", "address_offset": "0x225", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003225", "address_line_str": "address = 0x003225", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_19", "address_offset": "0x226", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003226", "address_line_str": "address = 0x003226", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_20", "address_offset": "0x227", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003227", "address_line_str": "address = 0x003227", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_21", "address_offset": "0x228", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003228", "address_line_str": "address = 0x003228", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_22", "address_offset": "0x229", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003229", "address_line_str": "address = 0x003229", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_23", "address_offset": "0x22A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322A", "address_line_str": "address = 0x00322A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_24", "address_offset": "0x22B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322B", "address_line_str": "address = 0x00322B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_25", "address_offset": "0x22C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322C", "address_line_str": "address = 0x00322C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_26", "address_offset": "0x22D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322D", "address_line_str": "address = 0x00322D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_27", "address_offset": "0x22E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322E", "address_line_str": "address = 0x00322E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_28", "address_offset": "0x22F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00322F", "address_line_str": "address = 0x00322F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_29", "address_offset": "0x230", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003230", "address_line_str": "address = 0x003230", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_30", "address_offset": "0x231", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003231", "address_line_str": "address = 0x003231", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_addr_31", "address_offset": "0x232", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003232", "address_line_str": "address = 0x003232", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_seq_status", "address_offset": "0x233", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003233", "address_line_str": "address = 0x003233", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_rxmem_0", "address_offset": "0x234", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003234", "address_line_str": "address = 0x003234", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_rxmem_1", "address_offset": "0x235", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003235", "address_line_str": "address = 0x003235", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_rxmem_2", "address_offset": "0x236", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 9, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003236", "address_line_str": "address = 0x003236", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_0", "address_offset": "0x237", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003237", "address_line_str": "address = 0x003237", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_1", "address_offset": "0x238", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003238", "address_line_str": "address = 0x003238", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_2", "address_offset": "0x239", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003239", "address_line_str": "address = 0x003239", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_prog_0", "address_offset": "0x23A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323A", "address_line_str": "address = 0x00323A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_prog_1", "address_offset": "0x23B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323B", "address_line_str": "address = 0x00323B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_prog_2", "address_offset": "0x23C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 1, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323C", "address_line_str": "address = 0x00323C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_src_0", "address_offset": "0x23D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323D", "address_line_str": "address = 0x00323D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_src_1", "address_offset": "0x23E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323E", "address_line_str": "address = 0x00323E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_dst_0", "address_offset": "0x23F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00323F", "address_line_str": "address = 0x00323F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_dst_1", "address_offset": "0x240", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 10, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003240", "address_line_str": "address = 0x003240", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_condition_0", "address_offset": "0x241", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003241", "address_line_str": "address = 0x003241", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_condition_1", "address_offset": "0x242", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003242", "address_line_str": "address = 0x003242", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_condition_2", "address_offset": "0x243", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 2, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003243", "address_line_str": "address = 0x003243", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_wait_cntr_0", "address_offset": "0x244", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003244", "address_line_str": "address = 0x003244", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_wait_cntr_1", "address_offset": "0x245", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003245", "address_line_str": "address = 0x003245", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_stack_ptr_0", "address_offset": "0x246", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003246", "address_line_str": "address = 0x003246", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_ptr_0", "address_offset": "0x247", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003247", "address_line_str": "address = 0x003247", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_ptr_1", "address_offset": "0x248", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 5, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003248", "address_line_str": "address = 0x003248", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_0", "address_offset": "0x249", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003249", "address_line_str": "address = 0x003249", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_1", "address_offset": "0x24A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324A", "address_line_str": "address = 0x00324A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_2", "address_offset": "0x24B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324B", "address_line_str": "address = 0x00324B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_3", "address_offset": "0x24C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324C", "address_line_str": "address = 0x00324C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_4", "address_offset": "0x24D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324D", "address_line_str": "address = 0x00324D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_5", "address_offset": "0x24E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324E", "address_line_str": "address = 0x00324E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_6", "address_offset": "0x24F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00324F", "address_line_str": "address = 0x00324F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_7", "address_offset": "0x250", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003250", "address_line_str": "address = 0x003250", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_8", "address_offset": "0x251", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003251", "address_line_str": "address = 0x003251", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_9", "address_offset": "0x252", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003252", "address_line_str": "address = 0x003252", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_10", "address_offset": "0x253", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003253", "address_line_str": "address = 0x003253", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_11", "address_offset": "0x254", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003254", "address_line_str": "address = 0x003254", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_12", "address_offset": "0x255", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003255", "address_line_str": "address = 0x003255", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_13", "address_offset": "0x256", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003256", "address_line_str": "address = 0x003256", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_14", "address_offset": "0x257", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003257", "address_line_str": "address = 0x003257", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_15", "address_offset": "0x258", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003258", "address_line_str": "address = 0x003258", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_16", "address_offset": "0x259", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003259", "address_line_str": "address = 0x003259", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_17", "address_offset": "0x25A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325A", "address_line_str": "address = 0x00325A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_18", "address_offset": "0x25B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325B", "address_line_str": "address = 0x00325B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_19", "address_offset": "0x25C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325C", "address_line_str": "address = 0x00325C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_20", "address_offset": "0x25D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325D", "address_line_str": "address = 0x00325D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_21", "address_offset": "0x25E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325E", "address_line_str": "address = 0x00325E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_22", "address_offset": "0x25F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00325F", "address_line_str": "address = 0x00325F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_23", "address_offset": "0x260", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003260", "address_line_str": "address = 0x003260", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_24", "address_offset": "0x261", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003261", "address_line_str": "address = 0x003261", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_25", "address_offset": "0x262", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003262", "address_line_str": "address = 0x003262", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_26", "address_offset": "0x263", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003263", "address_line_str": "address = 0x003263", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_27", "address_offset": "0x264", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003264", "address_line_str": "address = 0x003264", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_28", "address_offset": "0x265", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003265", "address_line_str": "address = 0x003265", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_29", "address_offset": "0x266", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003266", "address_line_str": "address = 0x003266", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_30", "address_offset": "0x267", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003267", "address_line_str": "address = 0x003267", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_param_stack_addr_31", "address_offset": "0x268", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 15, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003268", "address_line_str": "address = 0x003268", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_0", "address_offset": "0x269", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003269", "address_line_str": "address = 0x003269", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_1", "address_offset": "0x26A", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326A", "address_line_str": "address = 0x00326A", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_2", "address_offset": "0x26B", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326B", "address_line_str": "address = 0x00326B", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_3", "address_offset": "0x26C", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326C", "address_line_str": "address = 0x00326C", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_4", "address_offset": "0x26D", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326D", "address_line_str": "address = 0x00326D", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_5", "address_offset": "0x26E", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326E", "address_line_str": "address = 0x00326E", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_6", "address_offset": "0x26F", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x00326F", "address_line_str": "address = 0x00326F", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_7", "address_offset": "0x270", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003270", "address_line_str": "address = 0x003270", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_8", "address_offset": "0x271", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003271", "address_line_str": "address = 0x003271", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_9", "address_offset": "0x272", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003272", "address_line_str": "address = 0x003272", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_10", "address_offset": "0x273", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003273", "address_line_str": "address = 0x003273", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_11", "address_offset": "0x274", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003274", "address_line_str": "address = 0x003274", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_r0_7_write_12", "address_offset": "0x275", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003275", "address_line_str": "address = 0x003275", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_deb_0", "address_offset": "0x276", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003276", "address_line_str": "address = 0x003276", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_deb_1", "address_offset": "0x277", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 16, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003277", "address_line_str": "address = 0x003277", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}, {"bus_id": "err", "reg_block_id": "err", "name": "seq_fi_match_deb_2", "address_offset": "0x278", "size": "16", "access": "read-write", "volatile": "false", "range_type": "unsigned", "description": "TBD", "fields": [{"name": "val", "bit_offset": 0, "bit_width": 6, "centipede_b": "false", "centipede_c": "true", "access": "read-write", "description": "Fault injection for DCLS compare", "default_value": "0x0", "values": "TBD"}], "centipede_b": false, "address_b": -1, "centipede_c": true, "address_c": "0x003278", "address_line_str": "address = 0x003278", "super_class": "", "is_centipede_b": "false", "is_centipede_c": "true"}]}]