 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : system_top
Version: K-2015.06
Date   : Sat Sep 27 03:50:10 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: UART_CLK (clock source 'clk2')
  Endpoint: int_clk_div_tx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (fall edge)                                135.65     135.65
  UART_CLK (in)                                           0.00     135.65 f
  int_clk_div_tx/i_ref_clk (int_clk_div_0)                0.00     135.65 f
  int_clk_div_tx/U11/Y (OAI2BB2X1M)                       0.48     136.13 f
  int_clk_div_tx/U4/Y (NOR2BX12M)                         0.66     136.78 f
  int_clk_div_tx/U19/Y (OAI2B2X1M)                        0.43     137.21 r
  int_clk_div_tx/div_clk_reg_reg/D (DFFRX1M)              0.00     137.21 r
  data arrival time                                                137.21

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/div_clk_reg_reg/CK (DFFRX1M)             0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                               -137.21
  --------------------------------------------------------------------------
  slack (MET)                                                      133.56


  Startpoint: UART_CLK (clock source 'clk2')
  Endpoint: int_clk_div_rx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (fall edge)                                135.65     135.65
  UART_CLK (in)                                           0.00     135.65 f
  int_clk_div_rx/i_ref_clk (int_clk_div_1)                0.00     135.65 f
  int_clk_div_rx/U11/Y (OAI2BB2X1M)                       0.45     136.10 f
  int_clk_div_rx/U45/Y (NOR2BX8M)                         0.63     136.74 f
  int_clk_div_rx/U22/Y (OAI2B2X1M)                        0.43     137.16 r
  int_clk_div_rx/div_clk_reg_reg/D (DFFRX1M)              0.00     137.16 r
  data arrival time                                                137.16

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/div_clk_reg_reg/CK (DFFRX1M)             0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                               -137.16
  --------------------------------------------------------------------------
  slack (MET)                                                      133.60


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              0.87       0.87 f
  SYS_CTRL/U11/Y (NOR2X4M)                                0.87       1.74 r
  SYS_CTRL/U57/Y (NAND3X2M)                               0.77       2.51 f
  SYS_CTRL/U24/Y (NAND2X2M)                               0.54       3.04 r
  SYS_CTRL/CLK_EN (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       3.04 r
  CLK_GATE/CLK_EN (CLK_GATE)                              0.00       3.04 r
  CLK_GATE/Latch_Out_reg/D (TLATNX2M)                     0.00       3.04 r
  data arrival time                                                  3.04

  clock clk1 (fall edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                    0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76

  Time Borrowing Information
  --------------------------------------------------------------
  clk1 nominal pulse width                               10.00   
  library setup time                                     -0.13   
  --------------------------------------------------------------
  max time borrow                                         9.87   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U39/Y (OAI2BB2XLM)                    1.00      10.27 r
  register8_16_inst/REG_FILE_reg[1][0]/D (DFFRHQX8M)      0.00      10.27 r
  data arrival time                                                 10.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][0]/CK (DFFRHQX8M)     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        9.29


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U116/Y (OAI2BB2X1M)                   0.67       9.94 r
  register8_16_inst/REG_FILE_reg[1][5]/D (DFFRQX2M)       0.00       9.94 r
  data arrival time                                                  9.94

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.48


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U45/Y (OAI2BB2XLM)                    0.74      10.01 f
  register8_16_inst/REG_FILE_reg[1][6]/D (DFFRHQX8M)      0.00      10.01 f
  data arrival time                                                 10.01

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][6]/CK (DFFRHQX8M)     0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.51


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U41/Y (OAI2BB2XLM)                    0.72       9.99 f
  register8_16_inst/REG_FILE_reg[1][2]/D (DFFRQX4M)       0.00       9.99 f
  data arrival time                                                  9.99

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][2]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.56


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U40/Y (OAI2BB2XLM)                    0.72       9.99 f
  register8_16_inst/REG_FILE_reg[1][1]/D (DFFRQX4M)       0.00       9.99 f
  data arrival time                                                  9.99

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][1]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.56


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U42/Y (OAI2BB2XLM)                    0.72       9.99 f
  register8_16_inst/REG_FILE_reg[1][3]/D (DFFRQX4M)       0.00       9.99 f
  data arrival time                                                  9.99

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][3]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.56


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U43/Y (OAI2BB2XLM)                    0.72       9.99 f
  register8_16_inst/REG_FILE_reg[1][4]/D (DFFRQX4M)       0.00       9.99 f
  data arrival time                                                  9.99

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][4]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.56


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U82/Y (NAND2X2M)                      0.94       8.26 f
  register8_16_inst/U7/Y (CLKBUFX4M)                      1.01       9.27 f
  register8_16_inst/U117/Y (OAI2BB2X1M)                   0.69       9.96 f
  register8_16_inst/REG_FILE_reg[1][7]/D (DFFRHQX8M)      0.00       9.96 f
  data arrival time                                                  9.96

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[1][7]/CK (DFFRHQX8M)     0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -9.96
  --------------------------------------------------------------------------
  slack (MET)                                                        9.58


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U44/Y (OAI2BB2XLM)                    0.93       9.95 r
  register8_16_inst/REG_FILE_reg[0][6]/D (DFFRHQX8M)      0.00       9.95 r
  data arrival time                                                  9.95

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][6]/CK (DFFRHQX8M)     0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        9.61


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U114/Y (OAI2BB2X1M)                   0.60       9.63 r
  register8_16_inst/REG_FILE_reg[0][2]/D (DFFRQX2M)       0.00       9.63 r
  data arrival time                                                  9.63

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.79


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U113/Y (OAI2BB2X1M)                   0.60       9.63 r
  register8_16_inst/REG_FILE_reg[0][1]/D (DFFRQX2M)       0.00       9.63 r
  data arrival time                                                  9.63

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.79


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U112/Y (OAI2BB2X1M)                   0.60       9.63 r
  register8_16_inst/REG_FILE_reg[0][0]/D (DFFRQX2M)       0.00       9.63 r
  data arrival time                                                  9.63

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.79


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U115/Y (OAI2BB2X1M)                   0.60       9.63 r
  register8_16_inst/REG_FILE_reg[0][3]/D (DFFRQX2M)       0.00       9.63 r
  data arrival time                                                  9.63

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.79


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U126/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[3][3]/D (DFFRQX4M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][3]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U125/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[3][2]/D (DFFRQX4M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][2]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U127/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[3][4]/D (DFFRQX4M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][4]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U124/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[3][1]/D (DFFRQX4M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][1]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U123/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[3][0]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U140/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[5][4]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U139/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[5][3]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U138/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[5][2]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U137/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[5][1]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U136/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[5][0]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U154/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[7][4]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U153/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[7][3]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U152/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[7][2]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U151/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[7][1]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U150/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[7][0]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U147/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[6][4]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U146/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[6][3]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U145/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[6][2]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U144/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[6][1]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U143/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[6][0]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U133/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[4][4]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U132/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[4][3]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U131/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[4][2]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U130/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[4][1]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U129/Y (OAI2BB2X1M)                   0.58       9.62 r
  register8_16_inst/REG_FILE_reg[4][0]/D (DFFRQX2M)       0.00       9.62 r
  data arrival time                                                  9.62

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U215/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[3][5]/D (DFFSQX4M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][5]/CK (DFFSQX4M)      0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.87


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U37/Y (OAI2BB2XLM)                    0.62       9.65 f
  register8_16_inst/REG_FILE_reg[0][5]/D (DFFRQX2M)       0.00       9.65 f
  data arrival time                                                  9.65

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        9.90


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U38/Y (OAI2BB2XLM)                    0.62       9.65 f
  register8_16_inst/REG_FILE_reg[0][7]/D (DFFRQX4M)       0.00       9.65 f
  data arrival time                                                  9.65

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][7]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        9.90


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U6/Y (CLKNAND2X2M)                    0.96       8.28 f
  register8_16_inst/U57/Y (BUFX4M)                        0.75       9.03 f
  register8_16_inst/U36/Y (OAI2BB2XLM)                    0.62       9.65 f
  register8_16_inst/REG_FILE_reg[0][4]/D (DFFRQX2M)       0.00       9.65 f
  data arrival time                                                  9.65

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[0][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        9.90


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U128/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[3][7]/D (DFFRQX4M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][7]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U5/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U56/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U99/Y (OAI2BB2X1M)                    0.58       9.61 f
  register8_16_inst/REG_FILE_reg[3][6]/D (DFFRQX4M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[3][6]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U142/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[5][7]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][7]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U141/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[5][5]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U156/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[7][7]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][7]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U155/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[7][5]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U9/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U59/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U101/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[5][6]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[5][6]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U80/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U11/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U61/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U103/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[7][6]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[7][6]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.96


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U149/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[6][7]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][7]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U148/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[6][5]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U135/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[4][7]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][7]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U134/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[4][5]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][5]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U10/Y (CLKNAND2X2M)                   0.96       8.29 f
  register8_16_inst/U60/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U102/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[6][6]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[6][6]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U8/Y (CLKNAND2X2M)                    0.96       8.29 f
  register8_16_inst/U58/Y (BUFX4M)                        0.75       9.04 f
  register8_16_inst/U100/Y (OAI2BB2X1M)                   0.58       9.61 f
  register8_16_inst/REG_FILE_reg[4][6]/D (DFFRQX2M)       0.00       9.61 f
  data arrival time                                                  9.61

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[4][6]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        9.97


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U83/Y (NAND2X2M)                      0.82       8.15 f
  register8_16_inst/U55/Y (BUFX4M)                        0.66       8.80 f
  register8_16_inst/U122/Y (OAI2BB2X1M)                   0.56       9.37 r
  register8_16_inst/REG_FILE_reg[2][5]/D (DFFRQX4M)       0.00       9.37 r
  data arrival time                                                  9.37

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[2][5]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.37
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U83/Y (NAND2X2M)                      0.82       8.15 f
  register8_16_inst/U55/Y (BUFX4M)                        0.66       8.80 f
  register8_16_inst/U119/Y (OAI2BB2X1M)                   0.56       9.37 r
  register8_16_inst/REG_FILE_reg[2][2]/D (DFFRQX4M)       0.00       9.37 r
  data arrival time                                                  9.37

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[2][2]/CK (DFFRQX4M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.37
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U83/Y (NAND2X2M)                      0.82       8.15 f
  register8_16_inst/U55/Y (BUFX4M)                        0.66       8.80 f
  register8_16_inst/U214/Y (OAI2BB2X1M)                   0.55       9.35 f
  register8_16_inst/REG_FILE_reg[2][7]/D (DFFSQX4M)       0.00       9.35 f
  data arrival time                                                  9.35

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[2][7]/CK (DFFSQX4M)      0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U23/Y (NOR2BX1M)                      0.88       6.62 r
  register8_16_inst/U27/Y (AND2X2M)                       0.70       7.32 r
  register8_16_inst/U83/Y (NAND2X2M)                      0.82       8.15 f
  register8_16_inst/U55/Y (BUFX4M)                        0.66       8.80 f
  register8_16_inst/U213/Y (OAI2BB2X1M)                   0.55       9.35 f
  register8_16_inst/REG_FILE_reg[2][0]/D (DFFSQX2M)       0.00       9.35 f
  data arrival time                                                  9.35

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[2][0]/CK (DFFSQX2M)      0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[11][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U15/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U54/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U182/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[11][4]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[11][4]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[11][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U15/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U54/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U181/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[11][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[11][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[11][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U15/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U54/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U180/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[11][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[11][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U15/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U54/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U179/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[11][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[11][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U15/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U54/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U178/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[11][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[11][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U13/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U52/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U168/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[9][4]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[9][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U13/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U52/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U167/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[9][3]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[9][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U13/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U52/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U166/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[9][2]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[9][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U13/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U52/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U165/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[9][1]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[9][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U13/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U52/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U164/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[9][0]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[9][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U14/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U53/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U175/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[10][4]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[10][4]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U14/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U53/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U174/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[10][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[10][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U14/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U53/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U173/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[10][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[10][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U14/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U53/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U172/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[10][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[10][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U14/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U53/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U171/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[10][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[10][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[8][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U12/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U51/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U161/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[8][4]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[8][4]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[8][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U12/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U51/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U160/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[8][3]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[8][3]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U12/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U51/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U159/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[8][2]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[8][2]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[8][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U12/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U51/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U158/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[8][1]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[8][1]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[8][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U12/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U51/Y (BUFX4M)                        0.75       8.69 f
  register8_16_inst/U157/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[8][0]/D (DFFRQX2M)       0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[8][0]/CK (DFFRQX2M)      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U17/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U63/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U196/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[13][4]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[13][4]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U17/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U63/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U195/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[13][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[13][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U17/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U63/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U194/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[13][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[13][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U17/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U63/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U193/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[13][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[13][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U17/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U63/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U192/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[13][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[13][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[15][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U19/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U65/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U210/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[15][4]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[15][4]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[15][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U19/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U65/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U209/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[15][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[15][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[15][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U19/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U65/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U208/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[15][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[15][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[15][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U19/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U65/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U207/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[15][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[15][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[15][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U81/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U19/Y (CLKNAND2X2M)                   1.00       7.94 f
  register8_16_inst/U65/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U206/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[15][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[15][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U18/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U64/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U202/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[14][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[14][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U18/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U64/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U201/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[14][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[14][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U18/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U64/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U200/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[14][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[14][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U18/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U64/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U199/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[14][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[14][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U16/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U62/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U189/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[12][4]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[12][4]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U16/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U62/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U188/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[12][3]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[12][3]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U16/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U62/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U187/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[12][2]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[12][2]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U16/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U62/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U186/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[12][1]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[12][1]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: register8_16_inst/REG_FILE_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              1.10       1.10 r
  SYS_CTRL/U64/Y (INVX2M)                                 0.53       1.63 f
  SYS_CTRL/U3/Y (NOR3X2M)                                 0.94       2.57 r
  SYS_CTRL/U10/Y (NOR2BX2M)                               0.94       3.51 r
  SYS_CTRL/U20/Y (NOR2X2M)                                0.44       3.95 f
  SYS_CTRL/U25/Y (OAI21X4M)                               0.62       4.56 r
  SYS_CTRL/WrEn (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.56 r
  register8_16_inst/WrEn (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       4.56 r
  register8_16_inst/U79/Y (INVX2M)                        0.36       4.93 f
  register8_16_inst/U78/Y (NOR2X2M)                       0.81       5.74 r
  register8_16_inst/U90/Y (AND2X1M)                       0.54       6.28 r
  register8_16_inst/U26/Y (AND2X2M)                       0.66       6.94 r
  register8_16_inst/U16/Y (CLKNAND2X2M)                   0.99       7.94 f
  register8_16_inst/U62/Y (BUFX4M)                        0.75       8.68 f
  register8_16_inst/U185/Y (OAI2BB2X1M)                   0.58       9.27 r
  register8_16_inst/REG_FILE_reg[12][0]/D (DFFRQX2M)      0.00       9.27 r
  data arrival time                                                  9.27

  clock clk1 (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  register8_16_inst/REG_FILE_reg[12][0]/CK (DFFRQX2M)     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                       10.16


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U25/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[7]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[7]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U20/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[6]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[6]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U19/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[5]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[5]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U18/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[4]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[4]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U17/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[3]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[3]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U16/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[2]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[2]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U15/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[1]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[1]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U13/Y (NAND2BX4M)                        0.66       5.46 f
  int_clk_div_rx/U26/Y (NOR2BX2M)                         0.45       5.91 r
  int_clk_div_rx/counter_reg[0]/D (DFFRQX2M)              0.00       5.91 r
  data arrival time                                                  5.91

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.84


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U89/Y (NOR2BX1M)                         0.56       1.73 f
  int_clk_div_tx/U90/Y (OAI2B2X1M)                        0.63       2.37 r
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.50       2.86 f
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.73       3.59 r
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.37       3.96 r
  int_clk_div_tx/U24/Y (AND2X2M)                          0.39       4.35 r
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.27       4.62 f
  int_clk_div_tx/U20/Y (NOR2X2M)                          0.62       5.24 r
  int_clk_div_tx/U19/Y (OAI2B2X1M)                        0.57       5.81 r
  int_clk_div_tx/div_clk_reg_reg/D (DFFRX1M)              0.00       5.81 r
  data arrival time                                                  5.81

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/div_clk_reg_reg/CK (DFFRX1M)             0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -5.81
  --------------------------------------------------------------------------
  slack (MET)                                                      264.95


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U72/Y (NOR2X1M)                          0.85       2.18 r
  int_clk_div_rx/U73/Y (OAI22X1M)                         0.53       2.71 f
  int_clk_div_rx/U82/Y (AND4X1M)                          0.63       3.33 f
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.48       3.82 f
  int_clk_div_rx/U27/Y (AND2X2M)                          0.33       4.15 f
  int_clk_div_rx/U14/Y (AOI2B1X2M)                        0.66       4.81 r
  int_clk_div_rx/U23/Y (NOR2X2M)                          0.37       5.18 f
  int_clk_div_rx/U22/Y (OAI2B2X1M)                        0.58       5.76 r
  int_clk_div_rx/div_clk_reg_reg/D (DFFRX1M)              0.00       5.76 r
  data arrival time                                                  5.76

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/div_clk_reg_reg/CK (DFFRX1M)             0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -5.76
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[7]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U22/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[7]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[7]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U16/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[6]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[6]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U15/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[5]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[5]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U14/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[4]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[4]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U13/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[3]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[3]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U12/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[2]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[2]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U23/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[0]/D (DFFRX1M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.08


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U91/Y (NOR2BX1M)                         0.89       2.06 r
  int_clk_div_tx/U92/Y (OAI2B2X1M)                        0.53       2.59 f
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.39       2.99 r
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.25       3.23 f
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.40       3.63 f
  int_clk_div_tx/U24/Y (AND2X2M)                          0.33       3.96 f
  int_clk_div_tx/U7/Y (AOI2B1X2M)                         0.66       4.62 r
  int_clk_div_tx/U9/Y (NAND2BX4M)                         0.66       5.27 f
  int_clk_div_tx/U10/Y (NOR2BX2M)                         0.45       5.72 r
  int_clk_div_tx/counter_reg[1]/D (DFFRX2M)               0.00       5.72 r
  data arrival time                                                  5.72

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/counter_reg[1]/CK (DFFRX2M)              0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.09


  Startpoint: int_clk_div_tx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_tx/flag_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/counter_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  int_clk_div_tx/counter_reg[0]/Q (DFFRX1M)               1.18       1.18 r
  int_clk_div_tx/U89/Y (NOR2BX1M)                         0.56       1.73 f
  int_clk_div_tx/U90/Y (OAI2B2X1M)                        0.63       2.37 r
  int_clk_div_tx/U93/Y (NAND3BX1M)                        0.50       2.86 f
  int_clk_div_tx/U96/Y (NOR4X1M)                          0.73       3.59 r
  int_clk_div_tx/U25/Y (AO2B2X2M)                         0.37       3.96 r
  int_clk_div_tx/U24/Y (AND2X2M)                          0.39       4.35 r
  int_clk_div_tx/U27/Y (XNOR2X2M)                         0.24       4.59 f
  int_clk_div_tx/U26/Y (NOR2X2M)                          0.36       4.94 r
  int_clk_div_tx/flag_reg/D (DFFRX1M)                     0.00       4.94 r
  data arrival time                                                  4.94

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_tx/flag_reg/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                      265.86


  Startpoint: int_clk_div_rx/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: int_clk_div_rx/flag_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_rx/counter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  int_clk_div_rx/counter_reg[0]/Q (DFFRQX2M)              0.95       0.95 r
  int_clk_div_rx/U29/Y (INVX2M)                           0.38       1.34 f
  int_clk_div_rx/U74/Y (CLKNAND2X2M)                      0.38       1.71 r
  int_clk_div_rx/U75/Y (AOI22X1M)                         0.37       2.09 f
  int_clk_div_rx/U76/Y (NOR3X1M)                          0.74       2.82 r
  int_clk_div_rx/U82/Y (AND4X1M)                          0.64       3.46 r
  int_clk_div_rx/U28/Y (AO2B2X2M)                         0.38       3.85 r
  int_clk_div_rx/U27/Y (AND2X2M)                          0.39       4.23 r
  int_clk_div_rx/U31/Y (XNOR2X2M)                         0.24       4.47 f
  int_clk_div_rx/U30/Y (NOR2X2M)                          0.35       4.82 r
  int_clk_div_rx/flag_reg/D (DFFRQX2M)                    0.00       4.82 r
  data arrival time                                                  4.82

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  int_clk_div_rx/flag_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -4.82
  --------------------------------------------------------------------------
  slack (MET)                                                      265.93


  Startpoint: RST_SYNC_uart/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: RST_SYNC_uart/sync_rst_reg
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_uart/out_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  RST_SYNC_uart/out_reg[1]/Q (DFFRQX2M)                   0.48       0.48 r
  RST_SYNC_uart/sync_rst_reg/D (DFFRQX2M)                 0.00       0.48 r
  data arrival time                                                  0.48

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_uart/sync_rst_reg/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: RST_SYNC_uart/out_reg[0]/CK
              (internal path startpoint clocked by clk2)
  Endpoint: RST_SYNC_uart/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_uart/out_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  RST_SYNC_uart/out_reg[0]/Q (DFFRQX2M)                   0.48       0.48 r
  RST_SYNC_uart/out_reg[1]/D (DFFRQX2M)                   0.00       0.48 r
  data arrival time                                                  0.48

  clock clk2 (rise edge)                                271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_uart/out_reg[1]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: register8_16_inst/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][5]/Q (DFFRQX2M)       0.57       0.57 f
  register8_16_inst/U4/Y (BUFX16M)                        0.24       0.81 f
  register8_16_inst/REG1[5] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/div_52/b[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.81 f
  ALU_INST/div_52/U6/Y (INVX12M)                          0.21       1.02 r
  ALU_INST/div_52/U30/Y (AND3X12M)                        0.22       1.24 r
  ALU_INST/div_52/U37/Y (AND2X4M)                         0.29       1.53 r
  ALU_INST/div_52/U15/Y (AND4X4M)                         0.34       1.87 r
  ALU_INST/div_52/U22/Y (MX2X3M)                          0.32       2.19 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.65       2.84 r
  ALU_INST/div_52/U14/Y (AND2X8M)                         0.26       3.09 r
  ALU_INST/div_52/U29/Y (MX2X4M)                          0.28       3.37 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.63       4.00 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.39       4.39 r
  ALU_INST/div_52/U32/Y (AND2X1M)                         0.35       4.74 r
  ALU_INST/div_52/U13/Y (BUFX8M)                          0.28       5.01 r
  ALU_INST/div_52/U8/Y (MX2X4M)                           0.33       5.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.57       5.92 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.46       6.38 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.34       6.72 f
  ALU_INST/div_52/U4/Y (CLKAND2X4M)                       0.26       6.98 f
  ALU_INST/div_52/U2/Y (INVX10M)                          0.13       7.11 r
  ALU_INST/div_52/U3/Y (INVX16M)                          0.08       7.19 f
  ALU_INST/div_52/U25/Y (MX2X6M)                          0.29       7.48 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.57       8.05 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.46       8.50 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.46       8.96 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.46       9.42 f
  ALU_INST/div_52/U12/Y (AND2X8M)                         0.29       9.71 f
  ALU_INST/div_52/U7/Y (MX2X3M)                           0.42      10.13 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.48      10.60 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.38      10.98 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.40      11.38 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.40      11.78 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.40      12.18 r
  ALU_INST/div_52/U9/Y (AND2X6M)                          0.33      12.51 r
  ALU_INST/div_52/U28/Y (MX2X4M)                          0.34      12.86 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.57      13.43 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.46      13.89 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.46      14.34 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.47      14.81 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.33      15.14 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.26      15.40 f
  ALU_INST/div_52/U5/Y (AND2X12M)                         0.25      15.65 f
  ALU_INST/div_52/U69/Y (CLKMX2X2M)                       0.34      15.99 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.60      16.59 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.46      17.05 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.46      17.51 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.47      17.98 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.30      18.28 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.45      18.73 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.31      19.04 f
  ALU_INST/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      19.04 f
  ALU_INST/U4/Y (NAND2X4M)                                0.13      19.16 r
  ALU_INST/U17/Y (AND3X4M)                                0.26      19.42 r
  ALU_INST/U18/Y (AOI31X4M)                               0.17      19.59 f
  ALU_INST/ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00      19.59 f
  data arrival time                                                 19.59

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: register8_16_inst/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][5]/Q (DFFRQX2M)       0.57       0.57 f
  register8_16_inst/U4/Y (BUFX16M)                        0.24       0.81 f
  register8_16_inst/REG1[5] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/div_52/b[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.81 f
  ALU_INST/div_52/U6/Y (INVX12M)                          0.21       1.02 r
  ALU_INST/div_52/U30/Y (AND3X12M)                        0.22       1.24 r
  ALU_INST/div_52/U37/Y (AND2X4M)                         0.29       1.53 r
  ALU_INST/div_52/U15/Y (AND4X4M)                         0.34       1.87 r
  ALU_INST/div_52/U22/Y (MX2X3M)                          0.32       2.19 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.65       2.84 r
  ALU_INST/div_52/U14/Y (AND2X8M)                         0.26       3.09 r
  ALU_INST/div_52/U29/Y (MX2X4M)                          0.28       3.37 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.63       4.00 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.39       4.39 r
  ALU_INST/div_52/U32/Y (AND2X1M)                         0.35       4.74 r
  ALU_INST/div_52/U13/Y (BUFX8M)                          0.28       5.01 r
  ALU_INST/div_52/U8/Y (MX2X4M)                           0.33       5.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.57       5.92 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.46       6.38 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.34       6.72 f
  ALU_INST/div_52/U4/Y (CLKAND2X4M)                       0.26       6.98 f
  ALU_INST/div_52/U2/Y (INVX10M)                          0.13       7.11 r
  ALU_INST/div_52/U3/Y (INVX16M)                          0.08       7.19 f
  ALU_INST/div_52/U25/Y (MX2X6M)                          0.29       7.48 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.57       8.05 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.46       8.50 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.46       8.96 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.46       9.42 f
  ALU_INST/div_52/U12/Y (AND2X8M)                         0.29       9.71 f
  ALU_INST/div_52/U7/Y (MX2X3M)                           0.42      10.13 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.48      10.60 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.38      10.98 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.40      11.38 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.40      11.78 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.40      12.18 r
  ALU_INST/div_52/U9/Y (AND2X6M)                          0.33      12.51 r
  ALU_INST/div_52/U28/Y (MX2X4M)                          0.34      12.86 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.57      13.43 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.46      13.89 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.46      14.34 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.47      14.81 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.33      15.14 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.26      15.40 f
  ALU_INST/div_52/U5/Y (AND2X12M)                         0.25      15.65 f
  ALU_INST/div_52/quotient[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      15.65 f
  ALU_INST/U50/Y (AOI222X1M)                              0.77      16.42 r
  ALU_INST/U47/Y (AOI31X2M)                               0.41      16.83 f
  ALU_INST/ALU_OUT_reg[1]/D (DFFRQX1M)                    0.00      16.83 f
  data arrival time                                                 16.83

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -16.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.76


  Startpoint: register8_16_inst/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][5]/Q (DFFRQX2M)       0.57       0.57 f
  register8_16_inst/U4/Y (BUFX16M)                        0.24       0.81 f
  register8_16_inst/REG1[5] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/div_52/b[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.81 f
  ALU_INST/div_52/U6/Y (INVX12M)                          0.21       1.02 r
  ALU_INST/div_52/U30/Y (AND3X12M)                        0.22       1.24 r
  ALU_INST/div_52/U37/Y (AND2X4M)                         0.29       1.53 r
  ALU_INST/div_52/U15/Y (AND4X4M)                         0.34       1.87 r
  ALU_INST/div_52/U22/Y (MX2X3M)                          0.32       2.19 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.65       2.84 r
  ALU_INST/div_52/U14/Y (AND2X8M)                         0.26       3.09 r
  ALU_INST/div_52/U29/Y (MX2X4M)                          0.28       3.37 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.63       4.00 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.39       4.39 r
  ALU_INST/div_52/U32/Y (AND2X1M)                         0.35       4.74 r
  ALU_INST/div_52/U13/Y (BUFX8M)                          0.28       5.01 r
  ALU_INST/div_52/U8/Y (MX2X4M)                           0.33       5.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.57       5.92 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.46       6.38 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.34       6.72 f
  ALU_INST/div_52/U4/Y (CLKAND2X4M)                       0.26       6.98 f
  ALU_INST/div_52/U2/Y (INVX10M)                          0.13       7.11 r
  ALU_INST/div_52/U3/Y (INVX16M)                          0.08       7.19 f
  ALU_INST/div_52/U25/Y (MX2X6M)                          0.29       7.49 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.62       8.11 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.40       8.51 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.40       8.91 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.41       9.31 r
  ALU_INST/div_52/U12/Y (AND2X8M)                         0.35       9.66 r
  ALU_INST/div_52/U7/Y (MX2X3M)                           0.37      10.03 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.43      10.46 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.43      10.89 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.46      11.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.46      11.81 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.46      12.27 f
  ALU_INST/div_52/U9/Y (AND2X6M)                          0.28      12.55 f
  ALU_INST/div_52/U11/Y (INVX2M)                          0.19      12.74 r
  ALU_INST/div_52/U10/Y (INVX2M)                          0.33      13.06 f
  ALU_INST/div_52/quotient[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      13.06 f
  ALU_INST/U54/Y (AOI222X1M)                              0.97      14.03 r
  ALU_INST/U51/Y (AOI31X2M)                               0.41      14.44 f
  ALU_INST/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00      14.44 f
  data arrival time                                                 14.44

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -14.44
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U22/Y (OA21X1M)                   0.58       9.93 r
  ALU_INST/mult_49/FS_1/U19/Y (AOI2BB1X1M)                0.90      10.83 r
  ALU_INST/mult_49/FS_1/U17/Y (OA21X1M)                   0.60      11.42 r
  ALU_INST/mult_49/FS_1/U2/Y (OAI21BX2M)                  0.49      11.92 f
  ALU_INST/mult_49/FS_1/U3/Y (OAI21XLM)                   0.86      12.78 r
  ALU_INST/mult_49/FS_1/U11/Y (OAI2BB1X1M)                0.43      13.21 f
  ALU_INST/mult_49/FS_1/U5/Y (CLKXOR2X2M)                 0.47      13.68 r
  ALU_INST/mult_49/FS_1/SUM[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      13.68 r
  ALU_INST/mult_49/PRODUCT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      13.68 r
  ALU_INST/U32/Y (OAI2BB1X2M)                             0.26      13.94 r
  ALU_INST/ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00      13.94 r
  data arrival time                                                 13.94

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.94
  --------------------------------------------------------------------------
  slack (MET)                                                        5.52


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U22/Y (OA21X1M)                   0.58       9.93 r
  ALU_INST/mult_49/FS_1/U19/Y (AOI2BB1X1M)                0.90      10.83 r
  ALU_INST/mult_49/FS_1/U17/Y (OA21X1M)                   0.60      11.42 r
  ALU_INST/mult_49/FS_1/U2/Y (OAI21BX2M)                  0.49      11.92 f
  ALU_INST/mult_49/FS_1/U12/Y (XOR3XLM)                   0.64      12.56 r
  ALU_INST/mult_49/FS_1/SUM[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      12.56 r
  ALU_INST/mult_49/PRODUCT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      12.56 r
  ALU_INST/U33/Y (OAI2BB1X2M)                             0.29      12.85 r
  ALU_INST/ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00      12.85 r
  data arrival time                                                 12.85

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U22/Y (OA21X1M)                   0.58       9.93 r
  ALU_INST/mult_49/FS_1/U19/Y (AOI2BB1X1M)                0.90      10.83 r
  ALU_INST/mult_49/FS_1/U17/Y (OA21X1M)                   0.60      11.42 r
  ALU_INST/mult_49/FS_1/U13/Y (XNOR2X1M)                  0.45      11.88 r
  ALU_INST/mult_49/FS_1/SUM[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      11.88 r
  ALU_INST/mult_49/PRODUCT[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      11.88 r
  ALU_INST/U34/Y (OAI2BB1X2M)                             0.31      12.19 r
  ALU_INST/ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00      12.19 r
  data arrival time                                                 12.19

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.19
  --------------------------------------------------------------------------
  slack (MET)                                                        7.27


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U22/Y (OA21X1M)                   0.58       9.93 r
  ALU_INST/mult_49/FS_1/U19/Y (AOI2BB1X1M)                0.90      10.83 r
  ALU_INST/mult_49/FS_1/U18/Y (CLKXOR2X2M)                0.55      11.38 r
  ALU_INST/mult_49/FS_1/SUM[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      11.38 r
  ALU_INST/mult_49/PRODUCT[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      11.38 r
  ALU_INST/U35/Y (OAI2BB1X2M)                             0.27      11.64 r
  ALU_INST/ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00      11.64 r
  data arrival time                                                 11.64

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -11.64
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: register8_16_inst/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][5]/Q (DFFRQX2M)       0.57       0.57 f
  register8_16_inst/U4/Y (BUFX16M)                        0.24       0.81 f
  register8_16_inst/REG1[5] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/div_52/b[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.81 f
  ALU_INST/div_52/U6/Y (INVX12M)                          0.21       1.02 r
  ALU_INST/div_52/U30/Y (AND3X12M)                        0.22       1.24 r
  ALU_INST/div_52/U37/Y (AND2X4M)                         0.29       1.53 r
  ALU_INST/div_52/U15/Y (AND4X4M)                         0.34       1.87 r
  ALU_INST/div_52/U22/Y (MX2X3M)                          0.32       2.19 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.65       2.84 r
  ALU_INST/div_52/U14/Y (AND2X8M)                         0.26       3.09 r
  ALU_INST/div_52/U29/Y (MX2X4M)                          0.28       3.37 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.63       4.00 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.39       4.39 r
  ALU_INST/div_52/U32/Y (AND2X1M)                         0.35       4.74 r
  ALU_INST/div_52/U13/Y (BUFX8M)                          0.28       5.01 r
  ALU_INST/div_52/U8/Y (MX2X4M)                           0.33       5.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.57       5.92 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.46       6.38 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.34       6.72 f
  ALU_INST/div_52/U4/Y (CLKAND2X4M)                       0.26       6.98 f
  ALU_INST/div_52/U2/Y (INVX10M)                          0.13       7.11 r
  ALU_INST/div_52/U3/Y (INVX16M)                          0.08       7.19 f
  ALU_INST/div_52/U25/Y (MX2X6M)                          0.29       7.48 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.57       8.05 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.46       8.50 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.46       8.96 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.46       9.42 f
  ALU_INST/div_52/U12/Y (AND2X8M)                         0.29       9.71 f
  ALU_INST/div_52/quotient[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       9.71 f
  ALU_INST/U58/Y (AOI222X1M)                              0.92      10.63 r
  ALU_INST/U55/Y (AOI31X2M)                               0.41      11.04 f
  ALU_INST/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00      11.04 f
  data arrival time                                                 11.04

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.04
  --------------------------------------------------------------------------
  slack (MET)                                                        8.53


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U22/Y (OA21X1M)                   0.58       9.93 r
  ALU_INST/mult_49/FS_1/U7/Y (XNOR2X1M)                   0.45      10.38 r
  ALU_INST/mult_49/FS_1/SUM[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      10.38 r
  ALU_INST/mult_49/PRODUCT[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      10.38 r
  ALU_INST/U37/Y (OAI2BB1X2M)                             0.31      10.69 r
  ALU_INST/ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00      10.69 r
  data arrival time                                                 10.69

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.77


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U105/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U33/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_3/CO (ADDFX2M)                    0.52       4.36 r
  ALU_INST/mult_49/S2_3_3/CO (ADDFX2M)                    0.70       5.06 r
  ALU_INST/mult_49/S2_4_3/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_3/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_3/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_3/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U15/Y (CLKXOR2X2M)                     0.55       8.52 f
  ALU_INST/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.52 f
  ALU_INST/mult_49/FS_1/U24/Y (NOR2X1M)                   0.83       9.35 r
  ALU_INST/mult_49/FS_1/U10/Y (NAND2BX1M)                 0.37       9.72 r
  ALU_INST/mult_49/FS_1/U9/Y (CLKXOR2X2M)                 0.41      10.12 f
  ALU_INST/mult_49/FS_1/SUM[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      10.12 f
  ALU_INST/mult_49/PRODUCT[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      10.12 f
  ALU_INST/U36/Y (OAI2BB1X2M)                             0.33      10.45 f
  ALU_INST/ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00      10.45 f
  data arrival time                                                 10.45

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                        9.15


  Startpoint: register8_16_inst/REG_FILE_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][1]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][1]/Q (DFFRQX4M)       1.01       1.01 r
  register8_16_inst/REG1[1] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       1.01 r
  ALU_INST/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       1.01 r
  ALU_INST/mult_49/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.01 r
  ALU_INST/mult_49/U11/Y (CLKINVX3M)                      1.07       2.08 f
  ALU_INST/mult_49/U101/Y (NOR2X1M)                       1.07       3.15 r
  ALU_INST/mult_49/U37/Y (XOR2XLM)                        0.73       3.88 r
  ALU_INST/mult_49/S1_2_0/CO (ADDFX2M)                    0.52       4.40 r
  ALU_INST/mult_49/S1_3_0/CO (ADDFX2M)                    0.70       5.10 r
  ALU_INST/mult_49/S1_4_0/CO (ADDFX2M)                    0.70       5.80 r
  ALU_INST/mult_49/S1_5_0/CO (ADDFX2M)                    0.70       6.50 r
  ALU_INST/mult_49/S1_6_0/CO (ADDFX2M)                    0.70       7.20 r
  ALU_INST/mult_49/S4_0/CO (ADDFX2M)                      0.81       8.01 r
  ALU_INST/mult_49/U43/Y (CLKXOR2X2M)                     0.41       8.42 f
  ALU_INST/mult_49/FS_1/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.42 f
  ALU_INST/mult_49/FS_1/SUM[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.42 f
  ALU_INST/mult_49/PRODUCT[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       8.42 f
  ALU_INST/U78/Y (AOI2BB2XLM)                             0.77       9.19 r
  ALU_INST/U75/Y (AOI21X2M)                               0.33       9.51 f
  ALU_INST/ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       9.51 f
  data arrival time                                                  9.51

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: register8_16_inst/REG_FILE_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[0][0]/Q (DFFRQX2M)       0.71       0.71 r
  register8_16_inst/REG0[0] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.71 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.71 r
  ALU_INST/U23/Y (BUFX4M)                                 0.91       1.62 r
  ALU_INST/mult_49/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.62 r
  ALU_INST/mult_49/U29/Y (INVX4M)                         0.60       2.22 f
  ALU_INST/mult_49/U106/Y (NOR2X1M)                       0.86       3.08 r
  ALU_INST/mult_49/U32/Y (XOR2XLM)                        0.76       3.85 r
  ALU_INST/mult_49/S2_2_2/CO (ADDFX2M)                    0.52       4.37 r
  ALU_INST/mult_49/S2_3_2/CO (ADDFX2M)                    0.70       5.07 r
  ALU_INST/mult_49/S2_4_2/CO (ADDFX2M)                    0.70       5.76 r
  ALU_INST/mult_49/S2_5_2/CO (ADDFX2M)                    0.70       6.46 r
  ALU_INST/mult_49/S2_6_2/CO (ADDFX2M)                    0.70       7.16 r
  ALU_INST/mult_49/S4_2/S (ADDFX2M)                       0.81       7.97 f
  ALU_INST/mult_49/U17/Y (CLKXOR2X2M)                     0.57       8.54 f
  ALU_INST/mult_49/FS_1/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.54 f
  ALU_INST/mult_49/FS_1/U6/Y (CLKXOR2X2M)                 0.40       8.93 r
  ALU_INST/mult_49/FS_1/SUM[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       8.93 r
  ALU_INST/mult_49/PRODUCT[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       8.93 r
  ALU_INST/U38/Y (OAI2BB1X2M)                             0.26       9.20 r
  ALU_INST/ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       9.20 r
  data arrival time                                                  9.20

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.27


  Startpoint: register8_16_inst/REG_FILE_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][1]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][1]/Q (DFFRQX4M)       1.01       1.01 r
  register8_16_inst/REG1[1] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       1.01 r
  ALU_INST/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       1.01 r
  ALU_INST/mult_49/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.01 r
  ALU_INST/mult_49/U11/Y (CLKINVX3M)                      1.07       2.08 f
  ALU_INST/mult_49/U101/Y (NOR2X1M)                       1.07       3.15 r
  ALU_INST/mult_49/U37/Y (XOR2XLM)                        0.73       3.88 r
  ALU_INST/mult_49/S1_2_0/CO (ADDFX2M)                    0.52       4.40 r
  ALU_INST/mult_49/S1_3_0/CO (ADDFX2M)                    0.70       5.10 r
  ALU_INST/mult_49/S1_4_0/CO (ADDFX2M)                    0.70       5.80 r
  ALU_INST/mult_49/S1_5_0/CO (ADDFX2M)                    0.70       6.50 r
  ALU_INST/mult_49/S1_6_0/CO (ADDFX2M)                    0.70       7.20 r
  ALU_INST/mult_49/S4_0/S (ADDFX2M)                       0.72       7.91 f
  ALU_INST/mult_49/FS_1/A[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       7.91 f
  ALU_INST/mult_49/FS_1/SUM[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       7.91 f
  ALU_INST/mult_49/PRODUCT[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       7.91 f
  ALU_INST/U74/Y (AOI22XLM)                               0.85       8.76 r
  ALU_INST/U71/Y (AOI31X2M)                               0.40       9.16 f
  ALU_INST/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       9.16 f
  data arrival time                                                  9.16

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                       10.41


  Startpoint: register8_16_inst/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][5]/CK (DFFRQX2M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][5]/Q (DFFRQX2M)       0.57       0.57 f
  register8_16_inst/U4/Y (BUFX16M)                        0.24       0.81 f
  register8_16_inst/REG1[5] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       0.81 f
  ALU_INST/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.81 f
  ALU_INST/div_52/b[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.81 f
  ALU_INST/div_52/U6/Y (INVX12M)                          0.21       1.02 r
  ALU_INST/div_52/U30/Y (AND3X12M)                        0.22       1.24 r
  ALU_INST/div_52/U37/Y (AND2X4M)                         0.29       1.53 r
  ALU_INST/div_52/U15/Y (AND4X4M)                         0.34       1.87 r
  ALU_INST/div_52/U22/Y (MX2X3M)                          0.32       2.19 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.65       2.84 r
  ALU_INST/div_52/U14/Y (AND2X8M)                         0.26       3.09 r
  ALU_INST/div_52/U29/Y (MX2X4M)                          0.28       3.37 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.63       4.00 r
  ALU_INST/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.39       4.39 r
  ALU_INST/div_52/U32/Y (AND2X1M)                         0.35       4.74 r
  ALU_INST/div_52/U13/Y (BUFX8M)                          0.28       5.01 r
  ALU_INST/div_52/U8/Y (MX2X4M)                           0.33       5.35 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.57       5.92 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.46       6.38 f
  ALU_INST/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.34       6.72 f
  ALU_INST/div_52/U4/Y (CLKAND2X4M)                       0.26       6.98 f
  ALU_INST/div_52/U2/Y (INVX10M)                          0.13       7.11 r
  ALU_INST/div_52/U3/Y (INVX16M)                          0.08       7.19 f
  ALU_INST/div_52/quotient[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       7.19 f
  ALU_INST/U62/Y (AOI222X1M)                              0.89       8.09 r
  ALU_INST/U59/Y (AOI31X2M)                               0.41       8.50 f
  ALU_INST/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       8.50 f
  data arrival time                                                  8.50

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                       11.07


  Startpoint: register8_16_inst/REG_FILE_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][1]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][1]/Q (DFFRQX4M)       1.01       1.01 r
  register8_16_inst/REG1[1] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       1.01 r
  ALU_INST/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       1.01 r
  ALU_INST/mult_49/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.01 r
  ALU_INST/mult_49/U11/Y (CLKINVX3M)                      1.07       2.08 f
  ALU_INST/mult_49/U101/Y (NOR2X1M)                       1.07       3.15 r
  ALU_INST/mult_49/U37/Y (XOR2XLM)                        0.73       3.88 r
  ALU_INST/mult_49/S1_2_0/CO (ADDFX2M)                    0.52       4.40 r
  ALU_INST/mult_49/S1_3_0/CO (ADDFX2M)                    0.70       5.10 r
  ALU_INST/mult_49/S1_4_0/CO (ADDFX2M)                    0.70       5.80 r
  ALU_INST/mult_49/S1_5_0/CO (ADDFX2M)                    0.70       6.50 r
  ALU_INST/mult_49/S1_6_0/S (ADDFX2M)                     0.72       7.21 f
  ALU_INST/mult_49/FS_1/A[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       7.21 f
  ALU_INST/mult_49/FS_1/SUM[4] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       7.21 f
  ALU_INST/mult_49/PRODUCT[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       7.21 f
  ALU_INST/U10/Y (AOI222X1M)                              0.78       8.00 r
  ALU_INST/U80/Y (AOI31X2M)                               0.41       8.41 f
  ALU_INST/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       8.41 f
  data arrival time                                                  8.41

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -8.41
  --------------------------------------------------------------------------
  slack (MET)                                                       11.16


  Startpoint: register8_16_inst/REG_FILE_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register8_16_inst/REG_FILE_reg[1][1]/CK (DFFRQX4M)      0.00       0.00 r
  register8_16_inst/REG_FILE_reg[1][1]/Q (DFFRQX4M)       1.01       1.01 r
  register8_16_inst/REG1[1] (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8)
                                                          0.00       1.01 r
  ALU_INST/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       1.01 r
  ALU_INST/mult_49/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.01 r
  ALU_INST/mult_49/U11/Y (CLKINVX3M)                      1.07       2.08 f
  ALU_INST/mult_49/U101/Y (NOR2X1M)                       1.07       3.15 r
  ALU_INST/mult_49/U37/Y (XOR2XLM)                        0.73       3.88 r
  ALU_INST/mult_49/S1_2_0/CO (ADDFX2M)                    0.52       4.40 r
  ALU_INST/mult_49/S1_3_0/CO (ADDFX2M)                    0.70       5.10 r
  ALU_INST/mult_49/S1_4_0/CO (ADDFX2M)                    0.70       5.80 r
  ALU_INST/mult_49/S1_5_0/S (ADDFX2M)                     0.72       6.52 f
  ALU_INST/mult_49/FS_1/A[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.52 f
  ALU_INST/mult_49/FS_1/SUM[3] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.52 f
  ALU_INST/mult_49/PRODUCT[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.52 f
  ALU_INST/U67/Y (AOI222X1M)                              0.78       7.30 r
  ALU_INST/U64/Y (AOI31X2M)                               0.41       7.71 f
  ALU_INST/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       7.71 f
  data arrival time                                                  7.71

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -7.71
  --------------------------------------------------------------------------
  slack (MET)                                                       11.86


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: ALU_INST/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by gated_clk)
  Path Group: gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)              0.98       0.98 r
  SYS_CTRL/U58/Y (NOR2BX4M)                               0.73       1.71 r
  SYS_CTRL/U59/Y (NAND3X2M)                               0.69       2.40 f
  SYS_CTRL/U38/Y (INVX2M)                                 0.51       2.91 r
  SYS_CTRL/U89/Y (NAND2X2M)                               0.24       3.15 f
  SYS_CTRL/U88/Y (BUFX4M)                                 0.47       3.62 f
  SYS_CTRL/U37/Y (NAND2X2M)                               0.67       4.29 r
  SYS_CTRL/ALU_EN (SYS_CTRL_width16_addr_width4_data_width8)
                                                          0.00       4.29 r
  ALU_INST/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       4.29 r
  ALU_INST/OUT_VALID_reg/D (DFFRQX2M)                     0.00       4.29 r
  data arrival time                                                  4.29

  clock gated_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       15.09


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U67/Y (CLKINVX1M)
                                                          0.89       1.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U9/Y (OAI21X2M)
                                                          0.70       2.54 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          1.15       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.89       4.58 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.40       4.98 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.63       5.61 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U19/Y (NAND3X1M)
                                                          0.76       6.37 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U17/Y (OAI32X1M)
                                                          0.97       7.34 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       7.34 r
  data arrival time                                                  7.34

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.45    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.60


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U67/Y (CLKINVX1M)
                                                          0.89       1.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U9/Y (OAI21X2M)
                                                          0.70       2.54 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          1.15       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.69 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.89       4.58 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.40       4.98 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.63       5.61 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U19/Y (NAND3X1M)
                                                          0.76       6.37 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U20/Y (OAI22X1M)
                                                          0.72       7.09 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       7.09 r
  data arrival time                                                  7.09

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.41    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -7.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U16/Y (OAI32X1M)
                                                          0.55       6.40 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       6.40 r
  data arrival time                                                  6.40

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.45    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.54


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U11/Y (NOR2BX2M)
                                                          0.41       6.27 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX4M)
                                                          0.00       6.27 r
  data arrival time                                                  6.27

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.77


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U12/Y (NOR2BX2M)
                                                          0.41       6.27 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX4M)
                                                          0.00       6.27 r
  data arrival time                                                  6.27

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.77


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U13/Y (NOR2BX2M)
                                                          0.41       6.27 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX4M)
                                                          0.00       6.27 r
  data arrival time                                                  6.27

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.77


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U14/Y (NOR2BX2M)
                                                          0.41       6.27 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       6.27 r
  data arrival time                                                  6.27

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.77


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U23/Y (NOR2X2M)
                                                          0.41       6.26 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX4M)
                                                          0.00       6.26 r
  data arrival time                                                  6.26

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.78


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U8/Y (INVX4M)
                                                          0.60       5.85 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U21/Y (NOR2X2M)
                                                          0.41       6.26 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX4M)
                                                          0.00       6.26 r
  data arrival time                                                  6.26

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.36    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.78


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U6/Y (NOR2X2M)
                                                          0.86       3.68 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U11/Y (NAND3BXLM)
                                                          0.67       4.34 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U44/Y (NOR3X1M)
                                                          0.86       5.20 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U43/Y (NAND4X1M)
                                                          0.57       5.77 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U40/Y (OAI211X1M)
                                                          0.43       6.20 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       6.20 r
  data arrival time                                                  6.20

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -6.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.81


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U5/Y (NAND2X1M)
                                                          0.90       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       3.72 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U9/Y (INVX2M)
                                                          0.61       4.33 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U10/Y (NOR2X3M)
                                                          0.92       5.25 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U26/Y (NOR2X2M)
                                                          0.29       5.54 f
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/U24/Y (OAI32X1M)
                                                          0.50       6.05 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX2M)
                                                          0.00       6.05 r
  data arrival time                                                  6.05

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -6.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.96


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/Q (DFFRQX2M)
                                                          1.16       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[4] (edge_bit_counter)
                                                          0.00       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/edge_count[4] (data_sampling)
                                                          0.00       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U3/Y (XOR2XLM)
                                                          0.68       1.83 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U49/Y (NOR3X1M)
                                                          0.79       2.63 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U48/Y (AND4X1M)
                                                          0.81       3.43 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U42/Y (NOR4X1M)
                                                          0.36       3.79 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U41/Y (AND4X1M)
                                                          0.62       4.41 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U32/Y (NOR4X1M)
                                                          0.80       5.21 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U31/Y (MXI2X1M)
                                                          0.50       5.71 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       5.71 r
  data arrival time                                                  5.71

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -5.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.29


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/Q (DFFRQX4M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[1] (edge_bit_counter)
                                                          0.00       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_count[1] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U62/Y (CLKXOR2X2M)
                                                          0.46       1.42 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U58/Y (NOR4X1M)
                                                          0.63       2.05 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U57/Y (AND4X1M)
                                                          0.96       3.01 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U42/Y (NAND3X1M)
                                                          0.86       3.87 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U35/Y (NOR3BX1M)
                                                          0.86       4.73 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U34/Y (CLKINVX1M)
                                                          0.45       5.18 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U13/Y (NAND3BXLM)
                                                          0.48       5.66 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       5.66 r
  data arrival time                                                  5.66

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.37    8681.03
  data required time                                              8681.03
  --------------------------------------------------------------------------
  data required time                                              8681.03
  data arrival time                                                 -5.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.36


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U14/Y (OAI2BB2X1M)
                                                          0.39       5.54 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.47


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U11/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U12/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U8/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U10/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U13/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U7/Y (INVX4M)
                                                          0.62       5.14 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U9/Y (OAI22X1M)
                                                          0.42       5.56 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       5.56 f
  data arrival time                                                  5.56

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.23    8681.17
  data required time                                              8681.17
  --------------------------------------------------------------------------
  data required time                                              8681.17
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.61


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.01 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U36/Y (NOR2BX1M)
                                                          0.54       1.55 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.62       2.17 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U39/Y (NAND3X1M)
                                                          0.50       2.67 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.70       3.37 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U16/Y (NAND2XLM)
                                                          0.60       3.97 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U4/Y (BUFX4M)
                                                          0.55       4.52 f
  UART_TOP_inst/UART_RX_inst/U0_deserializer/U15/Y (OAI2BB2X1M)
                                                          0.56       5.07 r
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       5.07 r
  data arrival time                                                  5.07

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.94


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U6/Y (NOR2X2M)
                                                          0.86       3.68 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/stp_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.68 r
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Enable (stp_chk)
                                                          0.00       3.68 r
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/U3/Y (INVXLM)     0.72       4.40 f
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/U2/Y (OAI2BB2X1M)
                                                          0.61       5.00 r
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/D (DFFRQX4M)
                                                          0.00       5.00 r
  data arrival time                                                  5.00

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_stp_chk/Stop_Error_reg/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.01


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[4]/Q (DFFRQX2M)
                                                          1.16       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[4] (edge_bit_counter)
                                                          0.00       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/edge_count[4] (data_sampling)
                                                          0.00       1.16 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U3/Y (XOR2XLM)
                                                          0.74       1.90 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U49/Y (NOR3X1M)
                                                          0.37       2.27 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U48/Y (AND4X1M)
                                                          0.75       3.02 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U42/Y (NOR4X1M)
                                                          0.74       3.76 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U41/Y (AND4X1M)
                                                          0.64       4.40 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U40/Y (MXI2X1M)
                                                          0.45       4.85 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       4.85 r
  data arrival time                                                  4.85

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.15


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U8/Y (INVX2M)
                                                          0.51       1.33 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U66/Y (NOR2X1M)
                                                          0.89       2.22 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U4/Y (INVX2M)
                                                          0.60       2.82 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U12/Y (NOR2XLM)
                                                          0.81       3.63 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/par_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.63 r
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Enable (par_chk_DATA_WIDTH8)
                                                          0.00       3.63 r
  UART_TOP_inst/UART_RX_inst/U0_par_chk/U4/Y (INVX2M)     0.39       4.02 f
  UART_TOP_inst/UART_RX_inst/U0_par_chk/U2/Y (OAI2BB2X1M)
                                                          0.53       4.55 r
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/D (DFFRQX4M)
                                                          0.00       4.55 r
  data arrival time                                                  4.55

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_par_chk/Parity_Error_reg/CK (DFFRQX4M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -4.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.46


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U67/Y (CLKINVX1M)
                                                          0.89       1.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U9/Y (OAI21X2M)
                                                          0.70       2.54 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U7/Y (NAND2X2M)
                                                          0.83       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Enable (data_sampling)
                                                          0.00       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U13/Y (NAND2X1M)
                                                          0.83       4.21 r
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U47/Y (MXI2X1M)
                                                          0.40       4.61 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00       4.61 f
  data arrival time                                                  4.61

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.24    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.55


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count_reg[1]/Q (DFFRQX4M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_edge_bit_counter/edge_count[1] (edge_bit_counter)
                                                          0.00       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/edge_count[1] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U62/Y (CLKXOR2X2M)
                                                          0.46       1.42 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U58/Y (NOR4X1M)
                                                          0.63       2.05 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U57/Y (AND4X1M)
                                                          0.96       3.01 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U38/Y (AOI31X1M)
                                                          0.56       3.57 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U37/Y (OAI21X1M)
                                                          0.58       4.16 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       4.16 r
  data arrival time                                                  4.16

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.39    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.86


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U67/Y (CLKINVX1M)
                                                          0.89       1.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U9/Y (OAI21X2M)
                                                          0.70       2.54 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U7/Y (NAND2X2M)
                                                          0.83       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/Enable (data_sampling)
                                                          0.00       3.37 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/U54/Y (AOI21BX1M)
                                                          0.50       3.87 f
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       3.87 f
  data arrival time                                                  3.87

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.19    8681.21
  data required time                                              8681.21
  --------------------------------------------------------------------------
  data required time                                              8681.21
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.34


  Startpoint: UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U67/Y (CLKINVX1M)
                                                          0.89       1.84 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U9/Y (OAI21X2M)
                                                          0.70       2.54 r
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/U33/Y (NOR2X1M)
                                                          0.58       3.12 f
  UART_TOP_inst/UART_RX_inst/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       3.12 f
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/Enable (strt_chk)
                                                          0.00       3.12 f
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/U2/Y (AO2B2X2M)
                                                          0.50       3.62 r
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       3.62 r
  data arrival time                                                  3.62

  clock rx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  UART_TOP_inst/UART_RX_inst/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.33    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.45


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U7/Y (NOR2X6M)
                                                          0.46       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U27/Y (AO22X1M)
                                                          0.58       6.74 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       6.74 f
  data arrival time                                                  6.74

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (MET)                                                      264.17


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U14/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U13/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U26/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U25/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U24/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U23/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U22/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U21/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U20/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U19/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U18/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U17/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U6/Y (NOR2X6M)
                                                          0.88       5.70 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U16/Y (AOI22X1M)
                                                          0.45       6.15 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U15/Y (OAI2BB1X2M)
                                                          0.30       6.45 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       6.45 r
  data arrival time                                                  6.45

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U12/Y (NOR2X2M)
                                                          0.65       5.47 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U11/Y (AOI21X2M)
                                                          0.24       5.71 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U9/Y (OAI32X1M)
                                                          0.52       6.23 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/D (DFFRX1M)
                                                          0.00       6.23 r
  data arrival time                                                  6.23

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -6.23
  --------------------------------------------------------------------------
  slack (MET)                                                      264.48


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U12/Y (NOR2X2M)
                                                          0.65       5.47 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       5.47 r
  data arrival time                                                  5.47

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                      265.22


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U6/Y (NOR3X4M)        0.80       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/Ser_enable (uart_tx_fsm)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.29 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U8/Y (INVX2M)
                                                          0.52       4.82 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U32/Y (NOR2X2M)
                                                          0.39       5.21 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/D (DFFRQX2M)
                                                          0.00       5.21 r
  data arrival time                                                  5.21

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -5.21
  --------------------------------------------------------------------------
  slack (MET)                                                      265.53


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U11/Y (OAI2B2X4M)     0.64       3.36 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/mux_sel[0] (uart_tx_fsm)
                                                          0.00       3.36 r
  UART_TOP_inst/UART_TX_inst/U0_mux/SEL[0] (mux)          0.00       3.36 r
  UART_TOP_inst/UART_TX_inst/U0_mux/U3/Y (INVX2M)         0.36       3.71 f
  UART_TOP_inst/UART_TX_inst/U0_mux/U6/Y (AOI22X1M)       0.53       4.24 r
  UART_TOP_inst/UART_TX_inst/U0_mux/U4/Y (OAI2B2X1M)      0.41       4.65 f
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/D (DFFRQX2M)
                                                          0.00       4.65 f
  data arrival time                                                  4.65

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      266.22


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.95       0.95 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.56       1.52 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.70       2.22 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U7/Y (OAI21X2M)       0.50       2.71 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U5/Y (INVX2M)         0.41       3.12 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U10/Y (NAND2X2M)      0.37       3.49 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U13/Y (AOI21X2M)      0.44       3.93 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       3.93 r
  data arrival time                                                  3.93

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                      266.81


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U10/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U6/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U11/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U7/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U8/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U13/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U9/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_VALID (parity_calc_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U5/Y (NOR2BX2M)
                                                          0.28       2.46 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U4/Y (CLKBUFX6M)
                                                          0.82       3.28 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U12/Y (AO2B2X2M)
                                                          0.61       3.89 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       3.89 r
  data arrival time                                                  3.89

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.88


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  ASYNC_FIFO_inst/sync_w2r/U10/Y (XNOR2X2M)               0.30       0.91 f
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.40       1.30 r
  ASYNC_FIFO_inst/sync_w2r/U19/Y (NAND2X2M)               0.36       1.66 f
  ASYNC_FIFO_inst/sync_w2r/U6/Y (NOR2X2M)                 0.63       2.29 r
  ASYNC_FIFO_inst/sync_w2r/U18/Y (NAND2X2M)               0.42       2.71 f
  ASYNC_FIFO_inst/sync_w2r/U22/Y (NAND2BX2M)              0.39       3.10 f
  ASYNC_FIFO_inst/sync_w2r/U21/Y (XNOR2X2M)               0.38       3.48 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/D (DFFRQX2M)
                                                          0.00       3.48 r
  data arrival time                                                  3.48

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  ASYNC_FIFO_inst/sync_w2r/U10/Y (XNOR2X2M)               0.30       0.91 f
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.40       1.30 r
  ASYNC_FIFO_inst/sync_w2r/U19/Y (NAND2X2M)               0.36       1.66 f
  ASYNC_FIFO_inst/sync_w2r/U6/Y (NOR2X2M)                 0.63       2.29 r
  ASYNC_FIFO_inst/sync_w2r/U18/Y (NAND2X2M)               0.42       2.71 f
  ASYNC_FIFO_inst/sync_w2r/U15/Y (XNOR2X2M)               0.43       3.14 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/D (DFFRQX4M)
                                                          0.00       3.14 r
  data arrival time                                                  3.14

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      267.59


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.58       0.58 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U16/Y (CLKXOR2X2M)
                                                          0.51       1.09 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U15/Y (XOR3XLM)
                                                          0.52       1.62 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U19/Y (XOR3XLM)
                                                          0.80       2.42 f
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/U17/Y (OAI2BB2X1M)
                                                          0.54       2.96 r
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/D (DFFRQX2M)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.75


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.71       0.71 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U31/Y (INVX2M)
                                                          0.33       1.04 f
  UART_TOP_inst/UART_TX_inst/U0_Serializer/U28/Y (NOR3X4M)
                                                          0.79       1.83 r
  UART_TOP_inst/UART_TX_inst/U0_Serializer/ser_done (Serializer_WIDTH8)
                                                          0.00       1.83 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/ser_done (uart_tx_fsm)
                                                          0.00       1.83 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U15/Y (AOI2B1X1M)     0.50       2.33 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U14/Y (NOR3X2M)       0.58       2.91 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       2.91 r
  data arrival time                                                  2.91

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.80


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/Q (DFFRQX2M)
                                                          0.60       0.60 f
  ASYNC_FIFO_inst/sync_w2r/U10/Y (XNOR2X2M)               0.30       0.91 f
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.40       1.30 r
  ASYNC_FIFO_inst/sync_w2r/U19/Y (NAND2X2M)               0.36       1.66 f
  ASYNC_FIFO_inst/sync_w2r/U6/Y (NOR2X2M)                 0.63       2.29 r
  ASYNC_FIFO_inst/sync_w2r/U14/Y (CLKXOR2X2M)             0.50       2.79 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/D (DFFRQX2M)
                                                          0.00       2.79 r
  data arrival time                                                  2.79

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U5/Y (INVX2M)                  0.34       1.90 r
  ASYNC_FIFO_inst/sync_w2r/rempty (fifo_rd_fifo_width8_addr_size3)
                                                          0.00       1.90 r
  ASYNC_FIFO_inst/rempty (ASYNC_FIFO_data_width8_addr_size3)
                                                          0.00       1.90 r
  U3/Y (INVX2M)                                           0.28       2.18 f
  UART_TOP_inst/TX_D_VLD (UART_TOP_DATA_WIDTH8)           0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/DATA_VALID (UART_TX_DATA_WIDTH8)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/DATA_VALID (uart_tx_fsm)
                                                          0.00       2.18 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U19/Y (OAI21X2M)      0.43       2.61 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U17/Y (AOI21X2M)      0.25       2.86 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       2.86 f
  data arrival time                                                  2.86

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.04


  Startpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 r
  ASYNC_FIFO_inst/sync_w2r/U9/Y (XNOR2X2M)                0.39       0.98 r
  ASYNC_FIFO_inst/sync_w2r/U8/Y (NAND4X2M)                0.57       1.55 f
  ASYNC_FIFO_inst/sync_w2r/U19/Y (NAND2X2M)               0.50       2.06 r
  ASYNC_FIFO_inst/sync_w2r/U16/Y (XNOR2X2M)               0.38       2.44 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/D (DFFRQX2M)
                                                          0.00       2.44 r
  data arrival time                                                  2.44

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.79       0.79 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U9/Y (INVX2M)         0.64       1.43 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/U8/Y (NAND2X2M)       0.65       2.09 f
  UART_TOP_inst/UART_TX_inst/U0_fsm/U16/Y (OAI21X2M)      0.36       2.44 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/D (DFFRQX2M)
                                                          0.00       2.44 r
  data arrival time                                                  2.44

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[2]/Q (DFFRQX4M)
                                                          1.12       1.12 r
  ASYNC_FIFO_inst/sync_w2r/U12/Y (CLKXOR2X2M)             0.56       1.68 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]/D (DFFRQX2M)
                                                          0.00       1.68 r
  data arrival time                                                  1.68

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.09


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/Q (DFFRQX2M)
                                                          1.07       1.07 r
  ASYNC_FIFO_inst/sync_w2r/U13/Y (CLKXOR2X2M)             0.55       1.62 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/D (DFFRQX2M)
                                                          0.00       1.62 r
  data arrival time                                                  1.62

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[1]/Q (DFFRQX2M)
                                                          1.07       1.07 r
  ASYNC_FIFO_inst/sync_w2r/U17/Y (XNOR2X2M)               0.43       1.50 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]/D (DFFRQX2M)
                                                          0.00       1.50 r
  data arrival time                                                  1.50

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                      269.23


  Startpoint: ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO_inst/sync_w2r/rd_pointer_reg[3]/Q (DFFRQX2M)
                                                          0.71       0.71 r
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/D (DFFRQX2M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/sync_w2r/r_gray_encoding_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: PULSE_GEN/out_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY_reg/Q (DFFRQX2M)
                                                          0.71       0.71 r
  UART_TOP_inst/UART_TX_inst/U0_fsm/BUSY (uart_tx_fsm)
                                                          0.00       0.71 r
  UART_TOP_inst/UART_TX_inst/BUSY (UART_TX_DATA_WIDTH8)
                                                          0.00       0.71 r
  UART_TOP_inst/BUSY (UART_TOP_DATA_WIDTH8)               0.00       0.71 r
  PULSE_GEN/LVL_SIG (PULSE_GEN)                           0.00       0.71 r
  PULSE_GEN/out_reg[0]/D (DFFRQX2M)                       0.00       0.71 r
  data arrival time                                                  0.71

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  PULSE_GEN/out_reg[0]/CK (DFFRQX2M)                      0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: PULSE_GEN/out_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: PULSE_GEN/out_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock tx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PULSE_GEN/out_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  PULSE_GEN/out_reg[0]/Q (DFFRQX2M)        0.58       0.58 r
  PULSE_GEN/out_reg[1]/D (DFFRQX2M)        0.00       0.58 r
  data arrival time                                   0.58

  clock tx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  PULSE_GEN/out_reg[1]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                      -0.35     270.75
  data required time                                270.75
  -----------------------------------------------------------
  data required time                                270.75
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                       270.17


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[3]/Q (DFFRQX2M)      0.46       0.46 r
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]/D (DFFRQX2M)      0.00       0.46 r
  data arrival time                                                  0.46

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[3]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[2]/Q (DFFRQX2M)      0.46       0.46 r
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]/D (DFFRQX2M)      0.00       0.46 r
  data arrival time                                                  0.46

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[2]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[1]/Q (DFFRQX2M)      0.46       0.46 r
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]/D (DFFRQX2M)      0.00       0.46 r
  data arrival time                                                  0.46

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[1]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYNC_FIFO_inst/DF_SYNC_r/out1_reg[0]/Q (DFFRQX2M)      0.46       0.46 r
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]/D (DFFRQX2M)      0.00       0.46 r
  data arrival time                                                  0.46

  clock tx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  ASYNC_FIFO_inst/DF_SYNC_r/out2_reg[0]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


1
