{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1510910129852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M_Top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"M_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510910129889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510910129977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510910129977 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/m_clkpll_altpll.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v" 51 0 0 } } { "" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1510910130030 ""}  } { { "db/m_clkpll_altpll.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v" 51 0 0 } } { "" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1510910130030 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510910130143 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "54.38 1 0 4 " "Fitter is preserving placement for 54.38 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1510910130242 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510910130344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510910130344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510910130344 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510910130344 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 11514 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510910130390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 11516 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510910130390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 11518 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510910130390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 11520 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510910130390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 11522 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510910130390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510910130390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510910130393 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1510910130444 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131382 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1510910131382 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1510910131382 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M_Top.sdc " "Synopsys Design Constraints File file not found: 'M_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510910131402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CpSl_Clk_i " "Node: CpSl_Clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register M_UartTop:U_M_UartTop_0\|M_UartSend:U_M_UartSend\|PrSv_TxData_s\[5\] CpSl_Clk_i " "Register M_UartTop:U_M_UartTop_0\|M_UartSend:U_M_UartSend\|PrSv_TxData_s\[5\] is being clocked by CpSl_Clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1510910131427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510910131427 "|M_Top|CpSl_Clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s " "Node: M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register M_CmparCurt:U_M_CmparCurt_0\|PrSv_AdcRecNum_s\[3\] M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s " "Register M_CmparCurt:U_M_CmparCurt_0\|PrSv_AdcRecNum_s\[3\] is being clocked by M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1510910131428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510910131428 "|M_Top|M_CmparCurt:U_M_CmparCurt_0|PrSl_AdcSclk_s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s " "Node: M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register M_CmparVol:U_M_CmparVol_0\|PrSv_AdcConfigNum_s\[1\] M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s " "Register M_CmparVol:U_M_CmparVol_0\|PrSv_AdcConfigNum_s\[1\] is being clocked by M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1510910131428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1510910131428 "|M_Top|M_CmparVol:U_M_CmparVol_0|PrSl_AdcSclk_s"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U_M_ClkPll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: U_M_ClkPll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131480 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1510910131480 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1510910131481 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1510910131481 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1510910131481 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1510910131481 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131481 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131481 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510910131481 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510910131481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl Global Clock CLKCTRL_G3 " "Promoted M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/m_clkpll_altpll.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v" 51 0 0 } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" } } } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } { { "db/m_clkpll_altpll.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s  " "Promoted node M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s~clkctrl Global Clock " "Promoted M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s~clkctrl to use location or clock signal Global Clock" {  } { { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd" 628 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4611 9698 10655 0 0 ""}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s~3 " "Destination node M_CmparCurt:U_M_CmparCurt_0\|PrSl_AdcSclk_s~3" {  } { { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd" 628 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 2060 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CpSl_CurtAdcClk_o~output " "Destination node CpSl_CurtAdcClk_o~output" {  } { { "src/M_Top.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4564 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } { { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd" 628 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 762 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\|shift_taps_jkm:auto_generated\|dffe6  " "Promoted node M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\|shift_taps_jkm:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\|shift_taps_jkm:auto_generated\|dffe6~clkctrl Global Clock " "Promoted M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\|shift_taps_jkm:auto_generated\|dffe6~clkctrl to use location or clock signal Global Clock" {  } { { "db/shift_taps_jkm.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/shift_taps_jkm.tdf" 42 2 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4613 9698 10655 0 0 ""}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } { { "db/shift_taps_jkm.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/shift_taps_jkm.tdf" 42 2 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 2032 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s  " "Promoted node M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s~clkctrl Global Clock " "Promoted M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s~clkctrl to use location or clock signal Global Clock" {  } { { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4609 9698 10655 0 0 ""}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s~3 " "Destination node M_CmparVol:U_M_CmparVol_0\|PrSl_AdcSclk_s~3" {  } { { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 2047 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CpSl_AdcSclk_o~output " "Destination node CpSl_AdcSclk_o~output" {  } { { "src/M_Top.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4560 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510910131716 ""}  } { { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 1176 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4612 9698 10655 0 0 ""}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131717 ""}  } { { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 4549 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510910131717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 8525 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 5660 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510910131717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510910131717 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 0 { 0 ""} 0 6976 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510910131717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510910132934 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510910132943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510910132944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510910132958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510910132971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510910132985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510910132985 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510910132991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510910132993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510910133001 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510910133001 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510910133182 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510910133215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510910134270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510910134838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510910134882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510910135603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510910135604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510910136397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "49.89 " "Router is attempting to preserve 49.89 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1510910136993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510910137912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510910137912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510910138088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510910138090 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1510910138090 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510910138090 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510910138233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510910138340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510910138835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510910138891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510910139550 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510910140580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/output_files/M_Top.fit.smsg " "Generated suppressed messages file D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/output_files/M_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510910141378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1455 " "Peak virtual memory: 1455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510910142551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 17:15:42 2017 " "Processing ended: Fri Nov 17 17:15:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510910142551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510910142551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510910142551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510910142551 ""}
