// Seed: 4015428292
module module_0 (
    input logic id_0,
    output id_1
);
  supply0 id_2;
  supply1 id_3;
  assign (strong1, highz0) id_3[1] = id_2;
  assign id_1[1] = id_2;
  always @(1'b0) id_1 = id_2;
endmodule
