

================================================================
== Vitis HLS Report for 'gps_translation_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.825 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        9|  0.300 us|  0.900 us|    3|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        1|        7|         2|          2|          1|  0 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_str_U  |gps_translation_Pipeline_VITIS_LOOP_23_1_p_str_ROM_AUTO_1R  |        0|  8|   1|    0|     4|    8|     1|           32|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                            |        0|  8|   1|    0|     4|    8|     1|           32|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_94_p2    |         +|   0|  0|  10|           2|           1|
    |add_ln24_fu_109_p2   |         +|   0|  0|  11|           3|           2|
    |icmp_ln23_fu_88_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln24_fu_120_p2  |      icmp|   0|  0|  15|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          15|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_72_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4           |   9|          2|    2|          4|
    |i_fu_38                        |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  59|         13|    8|         17|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |add_ln23_reg_141   |  2|   0|    2|          0|
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |ap_return_preg     |  1|   0|    1|          0|
    |i_fu_38            |  2|   0|    2|          0|
    |icmp_ln23_reg_137  |  1|   0|    1|          0|
    |merge_reg_68       |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 10|   0|   10|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_return           |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|msg_shift_address0  |  out|    7|   ap_memory|                                 msg_shift|         array|
|msg_shift_ce0       |  out|    1|   ap_memory|                                 msg_shift|         array|
|msg_shift_q0        |   in|    8|   ap_memory|                                 msg_shift|         array|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 0, i2 %i" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 6 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 8 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.56ns)   --->   "%icmp_ln23 = icmp_eq  i2 %i_4, i2 3" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 9 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %i_4, i2 1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 10 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.i.split, void %land.end.exitStub" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 11 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %i_4" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 12 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %i_4" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 13 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %zext_ln23_1, i3 3" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 14 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %add_ln24" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 15 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%msg_shift_addr = getelementptr i8 %msg_shift, i64 0, i64 %zext_ln24" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 16 'getelementptr' 'msg_shift_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%msg_shift_load = load i7 %msg_shift_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 17 'load' 'msg_shift_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 82> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_str_addr = getelementptr i8 %p_str, i64 0, i64 %zext_ln23" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 18 'getelementptr' 'p_str_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%p_str_load = load i2 %p_str_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 19 'load' 'p_str_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4> <ROM>

State 2 <SV = 1> <Delay = 5.82>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 20 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 1" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 22 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%msg_shift_load = load i7 %msg_shift_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 23 'load' 'msg_shift_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 82> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%p_str_load = load i2 %p_str_addr" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 24 'load' 'p_str_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4> <ROM>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%icmp_ln24 = icmp_eq  i8 %msg_shift_load, i8 %p_str_load" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %land.end.exitStub, void %for.inc.i" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 26 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %add_ln23, i2 %i" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 27 'store' 'store_ln23' <Predicate = (!icmp_ln23 & icmp_ln24)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127]   --->   Operation 28 'br' 'br_ln23' <Predicate = (!icmp_ln23 & icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body.i, i1 0, void %for.body.i.split"   --->   Operation 29 'phi' 'merge' <Predicate = (!icmp_ln24) | (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (!icmp_ln24) | (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg_shift]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
store_ln23             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_4                    (load             ) [ 000]
icmp_ln23              (icmp             ) [ 011]
add_ln23               (add              ) [ 001]
br_ln23                (br               ) [ 011]
zext_ln23              (zext             ) [ 000]
zext_ln23_1            (zext             ) [ 000]
add_ln24               (add              ) [ 000]
zext_ln24              (zext             ) [ 000]
msg_shift_addr         (getelementptr    ) [ 001]
p_str_addr             (getelementptr    ) [ 001]
specpipeline_ln23      (specpipeline     ) [ 000]
speclooptripcount_ln23 (speclooptripcount) [ 000]
specloopname_ln23      (specloopname     ) [ 000]
msg_shift_load         (load             ) [ 000]
p_str_load             (load             ) [ 000]
icmp_ln24              (icmp             ) [ 001]
br_ln24                (br               ) [ 000]
store_ln23             (store            ) [ 000]
br_ln23                (br               ) [ 000]
merge                  (phi              ) [ 001]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg_shift">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_shift"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_str">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="msg_shift_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="3" slack="0"/>
<pin id="46" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_shift_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="7" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="msg_shift_load/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_str_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="2" slack="0"/>
<pin id="59" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str_load/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="merge_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="merge_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln23_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_4_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln23_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln23_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln23_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln23_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln24_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln24_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln24_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln23_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="0" index="1" bw="2" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="icmp_ln23_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="141" class="1005" name="add_ln23_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="1"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="146" class="1005" name="msg_shift_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="1"/>
<pin id="148" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="msg_shift_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_str_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_str_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="108"><net_src comp="85" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="124"><net_src comp="49" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="62" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="38" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="140"><net_src comp="88" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="94" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="149"><net_src comp="42" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="154"><net_src comp="55" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msg_shift | {}
	Port: p_str | {}
 - Input state : 
	Port: gps_translation_Pipeline_VITIS_LOOP_23_1 : msg_shift | {1 2 }
	Port: gps_translation_Pipeline_VITIS_LOOP_23_1 : p_str | {1 2 }
  - Chain level:
	State 1
		store_ln23 : 1
		i_4 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		zext_ln23 : 2
		zext_ln23_1 : 2
		add_ln24 : 3
		zext_ln24 : 4
		msg_shift_addr : 5
		msg_shift_load : 6
		p_str_addr : 3
		p_str_load : 4
	State 2
		icmp_ln24 : 1
		br_ln24 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln23_fu_88  |    0    |    10   |
|          |  icmp_ln24_fu_120  |    0    |    15   |
|----------|--------------------|---------|---------|
|    add   |   add_ln23_fu_94   |    0    |    10   |
|          |   add_ln24_fu_109  |    0    |    11   |
|----------|--------------------|---------|---------|
|          |  zext_ln23_fu_100  |    0    |    0    |
|   zext   | zext_ln23_1_fu_105 |    0    |    0    |
|          |  zext_ln24_fu_115  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    46   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_141   |    2   |
|       i_reg_130      |    2   |
|   icmp_ln23_reg_137  |    1   |
|     merge_reg_68     |    1   |
|msg_shift_addr_reg_146|    7   |
|  p_str_addr_reg_151  |    2   |
+----------------------+--------+
|         Total        |   15   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   15   |   64   |
+-----------+--------+--------+--------+
