For the behavioral simulation:
You may need to disable the synthesis file in the project manager of verilog compiler