$date
	Fri Apr 04 14:46:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module complemento_a_2_tb $end
$var wire 1 ! test_LED $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 4 $ entradas [3:0] $end
$var reg 4 % test_BTN [3:0] $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 4 ' BTN [3:0] $end
$var wire 4 ( LED [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx (
bx '
b0 &
bx %
bx $
0#
x!
$end
#50000
1#
#100000
0!
b0 (
0#
b1 &
b0 %
b0 '
b0 $
#150000
1#
#200000
1!
b1111 (
0#
b10 &
b1 %
b1 '
b1 $
#250000
1#
#300000
0!
b1110 (
0#
b11 &
b10 %
b10 '
b10 $
#350000
1#
#400000
1!
b1101 (
0#
b100 &
b11 %
b11 '
b11 $
#450000
1#
#500000
0!
b1100 (
0#
b101 &
b100 %
b100 '
b100 $
#550000
1#
#600000
1!
b1011 (
0#
b110 &
b101 %
b101 '
b101 $
#650000
1#
#700000
0!
b1010 (
0#
b111 &
b110 %
b110 '
b110 $
#750000
1#
#800000
1!
b1001 (
0#
b1000 &
b111 %
b111 '
b111 $
#850000
1#
#900000
0!
b1000 (
0#
b1001 &
b1000 %
b1000 '
b1000 $
#950000
1#
#1000000
1!
b111 (
0#
b1010 &
b1001 %
b1001 '
b1001 $
#1050000
1#
#1100000
0!
b110 (
0#
b1011 &
b1010 %
b1010 '
b1010 $
#1150000
1#
#1200000
1!
b101 (
0#
b1100 &
b1011 %
b1011 '
b1011 $
#1250000
1#
#1300000
0!
b100 (
0#
b1101 &
b1100 %
b1100 '
b1100 $
#1350000
1#
#1400000
1!
b11 (
0#
b1110 &
b1101 %
b1101 '
b1101 $
#1450000
1#
#1500000
0!
b10 (
0#
b1111 &
b1110 %
b1110 '
b1110 $
#1550000
1#
#1600000
1!
b1 (
0#
b10000 &
b1111 %
b1111 '
b1111 $
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
#2050000
1#
#2100000
0#
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
#2350000
1#
#2400000
0#
#2450000
1#
#2500000
0#
#2550000
1#
#2600000
0#
