{"top":"global.SimpleALU",
"namespaces":{
  "global":{
    "modules":{
      "ConfigReg":{
        "type":["Record",[
          ["D",["Array",2,"BitIn"]],
          ["Q",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "conf_reg":{
            "modref":"global.Register_has_ce_True_has_reset_False_has_async_reset_False_has_async_resetn_False_type_Bits_n_2"
          }
        },
        "connections":[
          ["self.CE","conf_reg.CE"],
          ["self.CLK","conf_reg.CLK"],
          ["self.D","conf_reg.I"],
          ["self.Q","conf_reg.O"]
        ]
      },
      "Mux2xOutBits2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x2_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x2_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x2_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x2_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x2_inst0.out"]
        ]
      },
      "Mux4xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["I2",["Array",16,"BitIn"]],
          ["I3",["Array",16,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux4x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",4], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux4x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux4x16_inst0.in.data.1"],
          ["self.I2","coreir_commonlib_mux4x16_inst0.in.data.2"],
          ["self.I3","coreir_commonlib_mux4x16_inst0.in.data.3"],
          ["self.S","coreir_commonlib_mux4x16_inst0.in.sel"],
          ["self.O","coreir_commonlib_mux4x16_inst0.out"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_False_has_async_resetn_False_type_Bits_n_2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xOutBits2"
          },
          "value":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["value.out","enable_mux.I0"],
          ["self.I","enable_mux.I1"],
          ["value.in","enable_mux.O"],
          ["self.CE","enable_mux.S"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "SimpleALU":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["c",["Array",16,"Bit"]],
          ["config_data",["Array",2,"BitIn"]],
          ["config_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Mux4xOutUInt16_inst0":{
            "modref":"global.Mux4xOutUInt16"
          },
          "config_reg":{
            "modref":"global.ConfigReg"
          },
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sub_inst0":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["magma_Bits_16_add_inst0.out","Mux4xOutUInt16_inst0.I0"],
          ["magma_Bits_16_sub_inst0.out","Mux4xOutUInt16_inst0.I1"],
          ["magma_Bits_16_mul_inst0.out","Mux4xOutUInt16_inst0.I2"],
          ["magma_Bits_16_xor_inst0.out","Mux4xOutUInt16_inst0.I3"],
          ["self.c","Mux4xOutUInt16_inst0.O"],
          ["config_reg.Q","Mux4xOutUInt16_inst0.S"],
          ["self.config_en","config_reg.CE"],
          ["self.CLK","config_reg.CLK"],
          ["self.config_data","config_reg.D"],
          ["self.a","magma_Bits_16_add_inst0.in0"],
          ["self.b","magma_Bits_16_add_inst0.in1"],
          ["self.a","magma_Bits_16_mul_inst0.in0"],
          ["self.b","magma_Bits_16_mul_inst0.in1"],
          ["self.a","magma_Bits_16_sub_inst0.in0"],
          ["self.b","magma_Bits_16_sub_inst0.in1"],
          ["self.a","magma_Bits_16_xor_inst0.in0"],
          ["self.b","magma_Bits_16_xor_inst0.in1"]
        ]
      }
    }
  }
}
}
