# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ica2.srcs/sources_1/imports/Downloads/n_bit_adder.vhd" \
"../../../../ica2.srcs/sim_1/imports/Downloads/n_bit_adder_testbench.vhd" \

# Do not sort compile order
nosort
