#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 14 09:49:42 2016
# Process ID: 5124
# Current directory: /home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.runs/impl_1
# Command line: vivado -log linux_pl_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source linux_pl_wrapper.tcl -notrace
# Log file: /home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.runs/impl_1/linux_pl_wrapper.vdi
# Journal file: /home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source linux_pl_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_processing_system7_0_0/linux_pl_processing_system7_0_0.xdc] for cell 'linux_pl_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_processing_system7_0_0/linux_pl_processing_system7_0_0.xdc] for cell 'linux_pl_i/processing_system7_0/inst'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_rst_processing_system7_0_100M_0/linux_pl_rst_processing_system7_0_100M_0_board.xdc] for cell 'linux_pl_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_rst_processing_system7_0_100M_0/linux_pl_rst_processing_system7_0_100M_0_board.xdc] for cell 'linux_pl_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_rst_processing_system7_0_100M_0/linux_pl_rst_processing_system7_0_100M_0.xdc] for cell 'linux_pl_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_rst_processing_system7_0_100M_0/linux_pl_rst_processing_system7_0_100M_0.xdc] for cell 'linux_pl_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_axi_dma_0_0/linux_pl_axi_dma_0_0.xdc] for cell 'linux_pl_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_axi_dma_0_0/linux_pl_axi_dma_0_0.xdc] for cell 'linux_pl_i/axi_dma_0/U0'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/constrs_1/new/my_config.xdc]
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/constrs_1/new/my_config.xdc]
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_axi_dma_0_0/linux_pl_axi_dma_0_0_clocks.xdc] for cell 'linux_pl_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_axi_dma_0_0/linux_pl_axi_dma_0_0_clocks.xdc] for cell 'linux_pl_i/axi_dma_0/U0'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_auto_us_0/linux_pl_auto_us_0_clocks.xdc] for cell 'linux_pl_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_auto_us_0/linux_pl_auto_us_0_clocks.xdc] for cell 'linux_pl_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_auto_us_1/linux_pl_auto_us_1_clocks.xdc] for cell 'linux_pl_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.srcs/sources_1/bd/linux_pl/ip/linux_pl_auto_us_1/linux_pl_auto_us_1_clocks.xdc] for cell 'linux_pl_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.977 ; gain = 338.125 ; free physical = 7646 ; free virtual = 21680
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1371.008 ; gain = 69.023 ; free physical = 7643 ; free virtual = 21675
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e82195e3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15553008f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1782.500 ; gain = 0.000 ; free physical = 7330 ; free virtual = 21335

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 495 cells.
Phase 2 Constant Propagation | Checksum: 263b5f3c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1782.500 ; gain = 0.000 ; free physical = 7329 ; free virtual = 21334

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 725 unconnected nets.
INFO: [Opt 31-11] Eliminated 437 unconnected cells.
Phase 3 Sweep | Checksum: 1f7fb0cb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.500 ; gain = 0.000 ; free physical = 7338 ; free virtual = 21344

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1782.500 ; gain = 0.000 ; free physical = 7338 ; free virtual = 21344
Ending Logic Optimization Task | Checksum: 1f7fb0cb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.500 ; gain = 0.000 ; free physical = 7347 ; free virtual = 21345

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1953776d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7132 ; free virtual = 21134
Ending Power Optimization Task | Checksum: 1953776d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 347.230 ; free physical = 7132 ; free virtual = 21134
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 827.746 ; free physical = 7132 ; free virtual = 21134
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7129 ; free virtual = 21134
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.runs/impl_1/linux_pl_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7131 ; free virtual = 21135
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7131 ; free virtual = 21135

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: f4e329f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7127 ; free virtual = 21132

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: f4e329f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.4 DSPChecker

Phase 1.1.1.3 ClockRegionPlacementChecker

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.6 IOLockPlacementChecker
Phase 1.1.1.4 DSPChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.12 CheckerForUnsupportedConstraints
Phase 1.1.1.10 DisallowedInsts | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.14 HdioRelatedChecker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.12 CheckerForUnsupportedConstraints | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.14 HdioRelatedChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21135
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: f4e329f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7129 ; free virtual = 21134
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: f4e329f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7123 ; free virtual = 21130
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: f4e329f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7123 ; free virtual = 21130

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: f4e329f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7122 ; free virtual = 21130

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 1957dd1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7122 ; free virtual = 21130
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 1957dd1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7122 ; free virtual = 21130
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7388c557

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7122 ; free virtual = 21130

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 15b536072

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7120 ; free virtual = 21129

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 15b536072

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7120 ; free virtual = 21129
Phase 1.2.1 Place Init Design | Checksum: ede31737

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7119 ; free virtual = 21129
Phase 1.2 Build Placer Netlist Model | Checksum: ede31737

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7119 ; free virtual = 21129

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: ede31737

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7119 ; free virtual = 21129
Phase 1 Placer Initialization | Checksum: ede31737

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7119 ; free virtual = 21129

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cfb106e0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7131 ; free virtual = 21129

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cfb106e0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7131 ; free virtual = 21129

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be65cd31

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21129

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c4e4f11

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21129

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 12c4e4f11

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21129

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fa7fa58c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21129

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: fa7fa58c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21129

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15b077ed5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21130

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b952448b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21130

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b952448b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7130 ; free virtual = 21130

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b952448b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7126 ; free virtual = 21126
Phase 3 Detail Placement | Checksum: b952448b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7126 ; free virtual = 21126

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: ea769443

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.157. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126
Phase 4.1 Post Commit Optimization | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1c09f7bb2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 13b41d99a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b41d99a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126
Ending Placer Task | Checksum: 49167be4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7125 ; free virtual = 21126
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7116 ; free virtual = 21127
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7122 ; free virtual = 21126
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7121 ; free virtual = 21125
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7121 ; free virtual = 21125
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 23682377 ConstDB: 0 ShapeSum: 25ae586d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10a0a426f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7073 ; free virtual = 21078

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a0a426f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7073 ; free virtual = 21078

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10a0a426f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7071 ; free virtual = 21078

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10a0a426f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7071 ; free virtual = 21078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15597dd46

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.442  | TNS=0.000  | WHS=-0.223 | THS=-102.192|

Phase 2 Router Initialization | Checksum: 18e125f7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bcc84429

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21075

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1991bf333

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.216  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 139d9571f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19cab5d61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19cab5d61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076
Phase 4 Rip-up And Reroute | Checksum: 19cab5d61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21076

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14fc15fde

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21075
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14fc15fde

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21075

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14fc15fde

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21075
Phase 5 Delay and Skew Optimization | Checksum: 14fc15fde

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7069 ; free virtual = 21075

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cac0647b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.183  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c9c922b0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075
Phase 6 Post Hold Fix | Checksum: c9c922b0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05421 %
  Global Horizontal Routing Utilization  = 1.29184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1960be0c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1960be0c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11acb4f4c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7068 ; free virtual = 21075

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.183  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11acb4f4c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7064 ; free virtual = 21071
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7065 ; free virtual = 21071

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7065 ; free virtual = 21071
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.730 ; gain = 0.000 ; free physical = 7052 ; free virtual = 21072
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fdepraz/Desktop/git/fpga_soc_project_xilinx/xilinx_config_zynq/dev/projects/linux/linux.runs/impl_1/linux_pl_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 09:51:29 2016...
