

================================================================
== Vivado HLS Report for 'count_occ_v2'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  213438|  213438|  213438|  213438|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  212992|  212992|        13|          -|          -|  16384|    no    |
        |- Loop 2  |     444|     444|         7|          -|          -|     63|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    958|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    658|
|Register         |        -|      -|     992|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     992|   1616|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_488_p2         |     +    |      0|  0|  39|           1|          32|
    |grp_fu_495_p2         |     +    |      0|  0|  39|           1|          32|
    |grp_fu_502_p2         |     +    |      0|  0|  39|           1|          32|
    |grp_fu_509_p2         |     +    |      0|  0|  39|           1|          32|
    |i_2_3_fu_531_p2       |     +    |      0|  0|  24|           3|          17|
    |i_3_1_fu_723_p2       |     +    |      0|  0|  15|           8|           2|
    |i_3_2_fu_785_p2       |     +    |      0|  0|  15|           9|           2|
    |i_3_3_fu_797_p2       |     +    |      0|  0|  15|           8|           3|
    |i_3_fu_709_p2         |     +    |      0|  0|  15|           8|           1|
    |tmp_12_fu_663_p2      |     +    |      0|  0|  15|           8|           2|
    |tmp_15_fu_685_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_691_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_17_fu_697_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_18_fu_703_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_23_1_fu_737_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_23_2_fu_761_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_23_3_fu_810_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_24_1_fu_742_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_24_2_fu_767_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_24_3_fu_815_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_25_1_fu_747_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_25_2_fu_773_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_25_3_fu_820_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_26_1_fu_752_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_26_2_fu_779_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_26_3_fu_825_p2    |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_516_p2   |   icmp   |      0|  0|  18|          17|          18|
    |exitcond_3_fu_791_p2  |   icmp   |      0|  0|  13|           9|          10|
    |i_2_1_fu_595_p2       |    or    |      0|  0|  16|          16|           2|
    |i_2_2_fu_629_p2       |    or    |      0|  0|  16|          16|           2|
    |i_2_s_fu_561_p2       |    or    |      0|  0|  16|          16|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 958|         634|         700|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  105|         22|    1|         22|
    |array_src_address0  |   27|          5|   16|         80|
    |c1_address0         |   53|         12|    8|         96|
    |c1_address1         |   38|          7|    8|         56|
    |c1_d0               |   15|          3|   32|         96|
    |c1_d1               |   21|          4|   32|        128|
    |c2_address0         |   53|         12|    8|         96|
    |c2_address1         |   38|          7|    8|         56|
    |c2_d0               |   15|          3|   32|         96|
    |c2_d1               |   21|          4|   32|        128|
    |c3_address0         |   53|         12|    8|         96|
    |c3_address1         |   38|          7|    8|         56|
    |c3_d0               |   15|          3|   32|         96|
    |c3_d1               |   21|          4|   32|        128|
    |c4_address0         |   53|         12|    8|         96|
    |c4_address1         |   38|          7|    8|         56|
    |c4_d0               |   15|          3|   32|         96|
    |c4_d1               |   21|          4|   32|        128|
    |i_1_reg_430         |    9|          2|    8|         16|
    |i_reg_419           |    9|          2|   17|         34|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  658|        135|  362|       1656|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  21|   0|   21|          0|
    |c1_addr_1_reg_950   |   8|   0|    8|          0|
    |c1_addr_2_reg_1009  |   8|   0|    8|          0|
    |c1_addr_3_reg_1029  |   8|   0|    8|          0|
    |c1_addr_4_reg_850   |   8|   0|    8|          0|
    |c1_addr_5_reg_875   |   8|   0|    8|          0|
    |c1_addr_6_reg_900   |   8|   0|    8|          0|
    |c1_addr_7_reg_925   |   8|   0|    8|          0|
    |c1_addr_8_reg_1106  |   8|   0|    8|          0|
    |c2_addr_1_reg_960   |   8|   0|    8|          0|
    |c2_addr_2_reg_1014  |   8|   0|    8|          0|
    |c2_addr_3_reg_1034  |   8|   0|    8|          0|
    |c2_addr_4_reg_855   |   8|   0|    8|          0|
    |c2_addr_5_reg_880   |   8|   0|    8|          0|
    |c2_addr_6_reg_905   |   8|   0|    8|          0|
    |c2_addr_7_reg_930   |   8|   0|    8|          0|
    |c2_addr_8_reg_1111  |   8|   0|    8|          0|
    |c3_addr_1_reg_970   |   8|   0|    8|          0|
    |c3_addr_2_reg_1019  |   8|   0|    8|          0|
    |c3_addr_3_reg_1039  |   8|   0|    8|          0|
    |c3_addr_4_reg_860   |   8|   0|    8|          0|
    |c3_addr_5_reg_885   |   8|   0|    8|          0|
    |c3_addr_6_reg_910   |   8|   0|    8|          0|
    |c3_addr_7_reg_935   |   8|   0|    8|          0|
    |c3_addr_8_reg_1116  |   8|   0|    8|          0|
    |c4_addr_1_reg_980   |   8|   0|    8|          0|
    |c4_addr_2_reg_1024  |   8|   0|    8|          0|
    |c4_addr_3_reg_1044  |   8|   0|    8|          0|
    |c4_addr_4_reg_865   |   8|   0|    8|          0|
    |c4_addr_5_reg_890   |   8|   0|    8|          0|
    |c4_addr_6_reg_915   |   8|   0|    8|          0|
    |c4_addr_7_reg_940   |   8|   0|    8|          0|
    |c4_addr_8_reg_1121  |   8|   0|    8|          0|
    |i_1_reg_430         |   8|   0|    8|          0|
    |i_2_3_reg_845       |  17|   0|   17|          0|
    |i_3_2_reg_1093      |   9|   0|    9|          0|
    |i_3_3_reg_1101      |   8|   0|    8|          0|
    |i_reg_419           |  17|   0|   17|          0|
    |reg_472             |  32|   0|   32|          0|
    |reg_476             |  32|   0|   32|          0|
    |reg_480             |  32|   0|   32|          0|
    |reg_484             |  32|   0|   32|          0|
    |tmp_15_reg_985      |  32|   0|   32|          0|
    |tmp_16_reg_991      |  32|   0|   32|          0|
    |tmp_17_reg_997      |  32|   0|   32|          0|
    |tmp_18_reg_1003     |  32|   0|   32|          0|
    |tmp_20_reg_838      |  16|   0|   16|          0|
    |tmp_23_1_reg_1049   |  32|   0|   32|          0|
    |tmp_23_2_reg_1073   |  32|   0|   32|          0|
    |tmp_23_3_reg_1126   |  32|   0|   32|          0|
    |tmp_24_1_reg_1055   |  32|   0|   32|          0|
    |tmp_24_2_reg_1078   |  32|   0|   32|          0|
    |tmp_24_3_reg_1131   |  32|   0|   32|          0|
    |tmp_25_1_reg_1061   |  32|   0|   32|          0|
    |tmp_25_2_reg_1083   |  32|   0|   32|          0|
    |tmp_25_3_reg_1136   |  32|   0|   32|          0|
    |tmp_26_1_reg_1067   |  32|   0|   32|          0|
    |tmp_26_2_reg_1088   |  32|   0|   32|          0|
    |tmp_26_3_reg_1141   |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 992|   0|  992|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | count_occ_v2 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | count_occ_v2 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | count_occ_v2 | return value |
|ap_done             | out |    1| ap_ctrl_hs | count_occ_v2 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | count_occ_v2 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | count_occ_v2 | return value |
|array_src_address0  | out |   16|  ap_memory |   array_src  |     array    |
|array_src_ce0       | out |    1|  ap_memory |   array_src  |     array    |
|array_src_q0        |  in |   32|  ap_memory |   array_src  |     array    |
|c1_address0         | out |    8|  ap_memory |      c1      |     array    |
|c1_ce0              | out |    1|  ap_memory |      c1      |     array    |
|c1_we0              | out |    1|  ap_memory |      c1      |     array    |
|c1_d0               | out |   32|  ap_memory |      c1      |     array    |
|c1_q0               |  in |   32|  ap_memory |      c1      |     array    |
|c1_address1         | out |    8|  ap_memory |      c1      |     array    |
|c1_ce1              | out |    1|  ap_memory |      c1      |     array    |
|c1_we1              | out |    1|  ap_memory |      c1      |     array    |
|c1_d1               | out |   32|  ap_memory |      c1      |     array    |
|c1_q1               |  in |   32|  ap_memory |      c1      |     array    |
|c2_address0         | out |    8|  ap_memory |      c2      |     array    |
|c2_ce0              | out |    1|  ap_memory |      c2      |     array    |
|c2_we0              | out |    1|  ap_memory |      c2      |     array    |
|c2_d0               | out |   32|  ap_memory |      c2      |     array    |
|c2_q0               |  in |   32|  ap_memory |      c2      |     array    |
|c2_address1         | out |    8|  ap_memory |      c2      |     array    |
|c2_ce1              | out |    1|  ap_memory |      c2      |     array    |
|c2_we1              | out |    1|  ap_memory |      c2      |     array    |
|c2_d1               | out |   32|  ap_memory |      c2      |     array    |
|c2_q1               |  in |   32|  ap_memory |      c2      |     array    |
|c3_address0         | out |    8|  ap_memory |      c3      |     array    |
|c3_ce0              | out |    1|  ap_memory |      c3      |     array    |
|c3_we0              | out |    1|  ap_memory |      c3      |     array    |
|c3_d0               | out |   32|  ap_memory |      c3      |     array    |
|c3_q0               |  in |   32|  ap_memory |      c3      |     array    |
|c3_address1         | out |    8|  ap_memory |      c3      |     array    |
|c3_ce1              | out |    1|  ap_memory |      c3      |     array    |
|c3_we1              | out |    1|  ap_memory |      c3      |     array    |
|c3_d1               | out |   32|  ap_memory |      c3      |     array    |
|c3_q1               |  in |   32|  ap_memory |      c3      |     array    |
|c4_address0         | out |    8|  ap_memory |      c4      |     array    |
|c4_ce0              | out |    1|  ap_memory |      c4      |     array    |
|c4_we0              | out |    1|  ap_memory |      c4      |     array    |
|c4_d0               | out |   32|  ap_memory |      c4      |     array    |
|c4_q0               |  in |   32|  ap_memory |      c4      |     array    |
|c4_address1         | out |    8|  ap_memory |      c4      |     array    |
|c4_ce1              | out |    1|  ap_memory |      c4      |     array    |
|c4_we1              | out |    1|  ap_memory |      c4      |     array    |
|c4_d1               | out |   32|  ap_memory |      c4      |     array    |
|c4_q1               |  in |   32|  ap_memory |      c4      |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

