Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.15-s090_1, built Tue Sep 29 09:43:45 PDT 2020
Options: -files run_odometer_full.tcl 
Date:    Fri Nov 03 20:06:30 2023
Host:    cryo.ece.umn.edu (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) Gold 5217 CPU @ 3.00GHz 11264KB) (263582464KB)
PID:     250756
OS:      Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus 1> source run_odometer_full.tcl
#@ Begin verbose source run_odometer_full.tcl
@file(run_odometer_full.tcl) 11: set_db library { /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a/tphn28hpcpgv18tt0p9v1p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v25c.lib /project/chriskim01/chipfab/rare23/Innovus/fullchip/core/odometer_stacked/stacked_inverter_tt_0.9_25_nldm.lib}

Threads Configured:8

  Message Summary for Library all 3 libraries:
  ********************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  An unsupported construct was detected in this library. [LBR-40]: 319
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tphn28hpcpgv18tt0p9v1p8v25c' and 'tcbn28hpcplusbwp30p140tt0p9v25c'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tphn28hpcpgv18tt0p9v1p8v25c' and 'INVD2BWP30P140_STACK2_tt_0.9_25'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'tphn28hpcpgv18tt0p9v1p8v25c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 25.000000) in library 'tcbn28hpcplusbwp30p140tt0p9v25c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 25.000000) in library 'stacked_inverter_tt_0.9_25_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMP_G' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_H_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_H_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_V_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_V_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNER_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNER_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNERA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNERA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAPA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAPA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005A_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005A_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER05_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER05_G' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP30P140'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP30P140'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP30P140'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP30P140'
  Setting attribute of root '/': 'library' =  /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a/tphn28hpcpgv18tt0p9v1p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v25c.lib /project/chriskim01/chipfab/rare23/Innovus/fullchip/core/odometer_stacked/stacked_inverter_tt_0.9_25_nldm.lib
@file(run_odometer_full.tcl) 16: read_hdl { ./ROSC_ALL_RVT_stacked.v 
./rosc_block_top_pwr_rvt_ref_stacked.v 
./rosc_block_top_pwr_rvt_stress_stacked.v 
./odometer_top_stacked.v 
./shift_sample_3b_stacked.v
./edge_detector_stacked.v
./signal_ctrl_stacked.v
./power_enable_stacked.v
./parallel_latch_stacked.v
./odometer_meas_detect_stacked.v
./odometer_full_stacked_rvt.v}
	assign  #10 IN_INV99 =(EN_ROSC &  ~(OUT_INV99 & SEL_INV99)) | (~EN_ROSC & EN_CHAIN & START & AC_DC & AC_STRESS_CLK);
	          |
Warning : Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only. [VLOGPT-35]
        : in file './rosc_block_top_pwr_rvt_ref_stacked.v' on line 101, column 12.
        : All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored during synthesis. This warning is issued only once per module.
@file(run_odometer_full.tcl) 29: set_db information_level 5
  Setting attribute of root '/': 'information_level' = 5
@file(run_odometer_full.tcl) 30: set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_odometer_full.tcl) 32: elaborate
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP30P140'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2BWP30P140'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2BWP30P140'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDD1BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LHCNDD1BWP30P140' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDD2BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LHCNDD2BWP30P140' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDD4BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LHCNDD4BWP30P140' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDQD1BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDQD2BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNDQD4BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCSNDD1BWP30P140' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 531 usable logic and 349 usable sequential lib-cells.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'odometer_full_stacked_rvt' from file './odometer_full_stacked_rvt.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'odometer_top_stacked' from file './odometer_top_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'signal_ctrl_stacked' from file './signal_ctrl_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'power_enable_stacked' from file './power_enable_stacked.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VDD' is not used in module 'power_enable_stacked' in file './power_enable_stacked.v' on line 13.
        : In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VSS' is not used in module 'power_enable_stacked' in file './power_enable_stacked.v' on line 13.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'odometer_meas_detect_stacked' from file './odometer_meas_detect_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'edge_detector_stacked' from file './edge_detector_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'shift_sample_3b_stacked' from file './shift_sample_3b_stacked.v'.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'DEADZONE_ESCAPE_COUNTER' in module 'odometer_meas_detect_stacked' in file './odometer_meas_detect_stacked.v' on line 60.
        : Add missing reference signals in the sensitivity list or use '*' to add all the signals in the sensitivity list. Example : always @(a or b) (OR) always (*))
Warning : Accessed non-constant signal during asynchronous set or reset operation. [CDFG2G-608]
        : Variable 'BF_COUNTER' in file './odometer_meas_detect_stacked.v' on line 62, column 35.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'parallel_latch_stacked' from file './parallel_latch_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rosc_block_top_pwr_rvt_stress_stacked' from file './rosc_block_top_pwr_rvt_stress_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC103_control_stacked' from file './rosc_block_top_pwr_rvt_ref_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'freq_trimming_control_stacked' from file './rosc_block_top_pwr_rvt_ref_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pwr_controller_stacked' from file './rosc_block_top_pwr_rvt_ref_stacked.v'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'VDD' is not used in module 'pwr_controller_stacked' in file './rosc_block_top_pwr_rvt_ref_stacked.v' on line 23.
        : The value of the inout port is not used within the design.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'VSS' is not used in module 'pwr_controller_stacked' in file './rosc_block_top_pwr_rvt_ref_stacked.v' on line 23.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC35_SEL_INV_RVT_STRESS_stacked' from file './ROSC_ALL_RVT_stacked.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VDD' is not used in module 'ROSC35_SEL_INV_RVT_STRESS_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 60.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VSS' is not used in module 'ROSC35_SEL_INV_RVT_STRESS_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 60.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rosc_block_top_pwr_rvt_ref_stacked' from file './rosc_block_top_pwr_rvt_ref_stacked.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC99_SEL_INV_RVT_REF_stacked' from file './ROSC_ALL_RVT_stacked.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VDD' is not used in module 'ROSC99_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 4.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VSS' is not used in module 'ROSC99_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 4.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC101_SEL_INV_RVT_REF_stacked' from file './ROSC_ALL_RVT_stacked.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VDD' is not used in module 'ROSC101_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 23.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VSS' is not used in module 'ROSC101_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 23.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC97_SEL_INV_RVT_REF_stacked' from file './ROSC_ALL_RVT_stacked.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VDD' is not used in module 'ROSC97_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 41.
Info    : Unused module input port. [CDFG-500]
        : Input port 'VSS' is not used in module 'ROSC97_SEL_INV_RVT_REF_stacked' in file './ROSC_ALL_RVT_stacked.v' on line 41.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'OUT' in module 'pwr_controller_stacked'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VDD' in module 'ROSC103_control_stacked'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VSS' in module 'ROSC103_control_stacked'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VSS' in module 'odometer_full_stacked_rvt'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VDD' in module 'odometer_full_stacked_rvt'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'odometer_full_stacked_rvt'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 6 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Applying wireload models.
        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(run_odometer_full.tcl) 33: current_design odometer_full_stacked_rvt
@file(run_odometer_full.tcl) 36: set_dont_touch {ROSC*_SEL* *pwr_control*}
@file(run_odometer_full.tcl) 38: read_sdc ./odometer_full_stacked.constraints_genus.tcl
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      6 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_cells"                - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     16 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful     10 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      3 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      9 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      3 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      2 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.00)
      Compressed 25 timing exceptions down to 15.
Total runtime 0.0
@file(run_odometer_full.tcl) 41: syn_generic
      Running additional step before syn_gen...

##Generic Timing Info for library domain: _default_ typical gate delay: 14.4 ps std_slew: 5.0 ps std_load: 1.6 fF
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 13 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'odometer_top/mux_EN_ROSC_shifted_114_7', 
'odometer_top/mux_MEAS_STRESS_81_7', 'odometer_top/mux_PC_OUT_126_6', 
'odometer_top/odometer_meas_detect_inst/edge_detector_stacked_inst/shift_reg/mux_DATA_OUT_16_8', 
'odometer_top/odometer_meas_detect_inst/mux_BF_COUNTER_61_7', 
'odometer_top/odometer_meas_detect_inst/mux_DEADZONE_ESCAPE_COUNTER_70_7', 
'odometer_top/odometer_meas_detect_inst/mux_DETECT_COUNTER_78_7', 
'odometer_top/odometer_meas_detect_inst/mux_DETECT_COUNTER_81_8', 
'odometer_top/odometer_meas_detect_inst/mux_MEAS_DONE_40_7', 
'odometer_top/odometer_meas_detect_inst/mux_MEAS_DONE_41_12', 
'odometer_top/parallel_latch_inst/mux_PARALLEL_OUT_22_8', 
'odometer_top/parallel_latch_inst/mux_PARALLEL_OUT_24_14', 
'odometer_top/signal_ctrl_inst/mux_CTRL_21_8'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'rosc_ref/rosc_control/freq_trim', 'rosc_stress/rosc_control/freq_trim'.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_ref/rosc_control/g20/z
          rosc_ref/rosc_control/g21/in_0
          rosc_ref/rosc_control/g21/z
          rosc_ref/rosc_control/g22/in_1
          rosc_ref/rosc_control/g22/z
          rosc_ref/rosc_control/g27/in_0
          rosc_ref/rosc_control/g27/z
          rosc_ref/rosc_control/IN_INV97
          rosc_ref/rosc_control/IN_INV97
          rosc_ref/ROSC_INV97/IN
          rosc_ref/ROSC_INV97/IN
          rosc_ref/ROSC_INV97/genblk1.inv[0].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[0].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[1].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[1].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[2].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[2].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[3].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[3].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[4].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[4].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[5].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[5].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[6].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[6].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[7].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[7].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[8].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[8].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[9].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[9].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[10].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[10].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[11].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[11].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[12].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[12].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[13].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[13].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[14].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[14].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[15].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[15].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[16].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[16].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[17].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[17].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[18].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[18].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[19].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[19].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[20].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[20].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[21].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[21].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[22].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[22].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[23].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[23].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[24].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[24].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[25].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[25].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[26].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[26].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[27].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[27].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[28].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[28].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[29].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[29].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[30].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[30].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[31].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[31].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[32].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[32].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[33].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[33].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[34].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[34].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[35].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[35].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[36].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[36].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[37].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[37].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[38].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[38].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[39].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[39].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[40].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[40].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[41].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[41].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[42].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[42].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[43].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[43].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[44].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[44].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[45].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[45].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[46].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[46].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[47].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[47].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[48].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[48].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[49].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[49].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[50].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[50].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[51].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[51].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[52].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[52].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[53].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[53].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[54].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[54].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[55].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[55].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[56].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[56].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[57].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[57].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[58].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[58].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[59].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[59].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[60].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[60].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[61].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[61].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[62].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[62].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[63].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[63].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[64].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[64].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[65].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[65].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[66].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[66].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[67].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[67].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[68].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[68].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[69].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[69].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[70].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[70].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[71].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[71].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[72].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[72].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[73].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[73].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[74].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[74].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[75].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[75].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[76].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[76].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[77].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[77].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[78].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[78].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[79].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[79].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[80].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[80].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[81].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[81].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[82].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[82].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[83].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[83].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[84].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[84].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[85].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[85].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[86].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[86].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[87].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[87].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[88].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[88].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[89].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[89].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[90].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[90].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[91].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[91].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[92].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[92].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[93].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[93].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[94].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[94].INV/ZN
          rosc_ref/ROSC_INV97/genblk1.inv[95].INV/I
          rosc_ref/ROSC_INV97/genblk1.inv[95].INV/ZN
          rosc_ref/ROSC_INV97/OUT
          rosc_ref/ROSC_INV97/OUT
          rosc_ref/rosc_control/OUT_INV97
          rosc_ref/rosc_control/OUT_INV97
          rosc_ref/rosc_control/g20/in_0
          rosc_ref/rosc_control/g20/z
The combinational loop has been disabled.
        : Run 'check_timing_intent' to get the detailed information By default Genus inserts cdn_loop_breaker instances to break combinational feedback loops during timing analysis. You can use command 'report cdn_loop_breaker' to report all the loop breakers in the design. You can use command 'remove_cdn_loop_breaker' to remove the loop breakers. Once the loop breaker instances inserted by Genus are removed, the user can break the loops manually using command set_disable_timing.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_ref/rosc_control/g12/z
          rosc_ref/rosc_control/g13/in_0
          rosc_ref/rosc_control/g13/z
          rosc_ref/rosc_control/g14/in_1
          rosc_ref/rosc_control/g14/z
          rosc_ref/rosc_control/g19/in_0
          rosc_ref/rosc_control/g19/z
          rosc_ref/rosc_control/IN_INV101
          rosc_ref/rosc_control/IN_INV101
          rosc_ref/ROSC_INV101/IN
          rosc_ref/ROSC_INV101/IN
          rosc_ref/ROSC_INV101/genblk1.inv[0].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[0].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[1].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[1].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[2].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[2].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[3].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[3].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[4].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[4].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[5].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[5].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[6].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[6].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[7].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[7].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[8].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[8].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[9].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[9].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[10].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[10].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[11].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[11].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[12].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[12].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[13].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[13].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[14].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[14].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[15].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[15].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[16].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[16].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[17].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[17].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[18].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[18].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[19].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[19].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[20].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[20].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[21].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[21].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[22].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[22].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[23].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[23].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[24].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[24].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[25].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[25].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[26].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[26].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[27].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[27].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[28].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[28].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[29].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[29].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[30].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[30].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[31].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[31].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[32].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[32].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[33].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[33].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[34].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[34].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[35].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[35].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[36].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[36].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[37].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[37].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[38].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[38].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[39].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[39].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[40].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[40].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[41].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[41].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[42].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[42].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[43].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[43].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[44].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[44].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[45].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[45].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[46].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[46].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[47].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[47].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[48].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[48].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[49].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[49].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[50].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[50].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[51].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[51].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[52].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[52].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[53].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[53].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[54].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[54].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[55].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[55].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[56].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[56].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[57].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[57].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[58].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[58].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[59].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[59].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[60].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[60].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[61].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[61].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[62].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[62].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[63].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[63].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[64].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[64].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[65].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[65].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[66].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[66].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[67].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[67].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[68].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[68].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[69].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[69].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[70].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[70].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[71].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[71].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[72].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[72].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[73].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[73].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[74].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[74].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[75].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[75].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[76].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[76].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[77].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[77].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[78].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[78].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[79].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[79].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[80].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[80].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[81].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[81].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[82].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[82].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[83].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[83].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[84].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[84].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[85].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[85].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[86].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[86].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[87].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[87].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[88].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[88].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[89].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[89].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[90].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[90].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[91].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[91].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[92].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[92].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[93].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[93].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[94].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[94].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[95].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[95].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[96].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[96].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[97].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[97].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[98].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[98].INV/ZN
          rosc_ref/ROSC_INV101/genblk1.inv[99].INV/I
          rosc_ref/ROSC_INV101/genblk1.inv[99].INV/ZN
          rosc_ref/ROSC_INV101/OUT
          rosc_ref/ROSC_INV101/OUT
          rosc_ref/rosc_control/OUT_INV101
          rosc_ref/rosc_control/OUT_INV101
          rosc_ref/rosc_control/g12/in_0
          rosc_ref/rosc_control/g12/z
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_ref/rosc_control/g3/z
          rosc_ref/rosc_control/g4/in_0
          rosc_ref/rosc_control/g4/z
          rosc_ref/rosc_control/g5/in_1
          rosc_ref/rosc_control/g5/z
          rosc_ref/rosc_control/g11/in_0
          rosc_ref/rosc_control/g11/z
          rosc_ref/rosc_control/IN_INV99
          rosc_ref/rosc_control/IN_INV99
          rosc_ref/ROSC_INV99/IN
          rosc_ref/ROSC_INV99/IN
          rosc_ref/ROSC_INV99/genblk1.inv[0].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[0].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[1].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[1].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[2].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[2].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[3].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[3].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[4].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[4].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[5].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[5].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[6].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[6].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[7].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[7].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[8].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[8].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[9].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[9].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[10].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[10].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[11].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[11].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[12].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[12].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[13].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[13].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[14].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[14].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[15].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[15].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[16].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[16].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[17].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[17].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[18].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[18].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[19].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[19].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[20].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[20].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[21].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[21].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[22].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[22].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[23].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[23].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[24].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[24].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[25].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[25].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[26].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[26].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[27].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[27].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[28].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[28].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[29].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[29].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[30].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[30].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[31].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[31].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[32].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[32].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[33].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[33].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[34].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[34].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[35].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[35].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[36].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[36].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[37].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[37].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[38].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[38].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[39].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[39].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[40].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[40].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[41].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[41].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[42].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[42].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[43].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[43].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[44].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[44].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[45].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[45].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[46].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[46].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[47].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[47].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[48].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[48].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[49].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[49].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[50].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[50].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[51].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[51].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[52].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[52].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[53].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[53].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[54].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[54].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[55].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[55].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[56].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[56].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[57].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[57].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[58].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[58].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[59].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[59].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[60].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[60].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[61].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[61].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[62].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[62].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[63].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[63].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[64].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[64].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[65].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[65].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[66].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[66].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[67].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[67].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[68].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[68].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[69].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[69].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[70].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[70].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[71].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[71].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[72].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[72].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[73].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[73].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[74].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[74].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[75].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[75].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[76].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[76].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[77].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[77].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[78].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[78].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[79].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[79].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[80].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[80].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[81].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[81].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[82].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[82].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[83].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[83].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[84].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[84].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[85].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[85].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[86].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[86].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[87].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[87].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[88].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[88].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[89].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[89].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[90].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[90].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[91].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[91].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[92].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[92].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[93].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[93].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[94].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[94].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[95].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[95].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[96].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[96].INV/ZN
          rosc_ref/ROSC_INV99/genblk1.inv[97].INV/I
          rosc_ref/ROSC_INV99/genblk1.inv[97].INV/ZN
          rosc_ref/ROSC_INV99/OUT
          rosc_ref/ROSC_INV99/OUT
          rosc_ref/rosc_control/OUT_INV99
          rosc_ref/rosc_control/OUT_INV99
          rosc_ref/rosc_control/g3/in_0
          rosc_ref/rosc_control/g3/z
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_stress/rosc_control/g20/z
          rosc_stress/rosc_control/g21/in_0
          rosc_stress/rosc_control/g21/z
          rosc_stress/rosc_control/g22/in_1
          rosc_stress/rosc_control/g22/z
          rosc_stress/rosc_control/g27/in_0
          rosc_stress/rosc_control/g27/z
          rosc_stress/rosc_control/IN_INV97
          rosc_stress/rosc_control/IN_INV97
          rosc_stress/ROSC_INV97/IN
          rosc_stress/ROSC_INV97/IN
          rosc_stress/ROSC_INV97/genblk1.inv[0].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[0].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[1].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[1].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[2].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[2].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[3].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[3].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[4].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[4].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[5].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[5].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[6].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[6].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[7].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[7].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[8].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[8].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[9].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[9].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[10].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[10].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[11].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[11].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[12].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[12].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[13].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[13].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[14].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[14].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[15].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[15].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[16].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[16].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[17].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[17].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[18].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[18].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[19].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[19].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[20].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[20].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[21].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[21].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[22].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[22].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[23].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[23].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[24].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[24].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[25].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[25].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[26].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[26].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[27].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[27].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[28].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[28].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[29].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[29].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[30].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[30].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[31].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[31].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[32].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[32].INV/ZN
          rosc_stress/ROSC_INV97/genblk1.inv[33].INV/I
          rosc_stress/ROSC_INV97/genblk1.inv[33].INV/ZN
          rosc_stress/ROSC_INV97/OUT
          rosc_stress/ROSC_INV97/OUT
          rosc_stress/rosc_control/OUT_INV97
          rosc_stress/rosc_control/OUT_INV97
          rosc_stress/rosc_control/g20/in_0
          rosc_stress/rosc_control/g20/z
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_stress/rosc_control/g12/z
          rosc_stress/rosc_control/g13/in_0
          rosc_stress/rosc_control/g13/z
          rosc_stress/rosc_control/g14/in_1
          rosc_stress/rosc_control/g14/z
          rosc_stress/rosc_control/g19/in_0
          rosc_stress/rosc_control/g19/z
          rosc_stress/rosc_control/IN_INV101
          rosc_stress/rosc_control/IN_INV101
          rosc_stress/ROSC_INV101/IN
          rosc_stress/ROSC_INV101/IN
          rosc_stress/ROSC_INV101/genblk1.inv[0].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[0].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[1].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[1].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[2].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[2].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[3].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[3].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[4].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[4].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[5].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[5].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[6].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[6].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[7].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[7].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[8].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[8].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[9].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[9].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[10].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[10].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[11].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[11].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[12].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[12].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[13].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[13].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[14].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[14].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[15].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[15].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[16].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[16].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[17].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[17].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[18].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[18].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[19].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[19].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[20].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[20].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[21].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[21].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[22].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[22].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[23].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[23].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[24].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[24].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[25].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[25].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[26].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[26].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[27].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[27].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[28].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[28].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[29].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[29].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[30].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[30].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[31].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[31].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[32].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[32].INV/ZN
          rosc_stress/ROSC_INV101/genblk1.inv[33].INV/I
          rosc_stress/ROSC_INV101/genblk1.inv[33].INV/ZN
          rosc_stress/ROSC_INV101/OUT
          rosc_stress/ROSC_INV101/OUT
          rosc_stress/rosc_control/OUT_INV101
          rosc_stress/rosc_control/OUT_INV101
          rosc_stress/rosc_control/g12/in_0
          rosc_stress/rosc_control/g12/z
The combinational loop has been disabled.
Warning : A combinational loop has been found. [TIM-20]
        : The design 'odometer_full_stacked_rvt' contains the following combinational loop:
          rosc_stress/rosc_control/g3/z
          rosc_stress/rosc_control/g4/in_0
          rosc_stress/rosc_control/g4/z
          rosc_stress/rosc_control/g5/in_1
          rosc_stress/rosc_control/g5/z
          rosc_stress/rosc_control/g11/in_0
          rosc_stress/rosc_control/g11/z
          rosc_stress/rosc_control/IN_INV99
          rosc_stress/rosc_control/IN_INV99
          rosc_stress/ROSC_INV99/IN
          rosc_stress/ROSC_INV99/IN
          rosc_stress/ROSC_INV99/genblk1.inv[0].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[0].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[1].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[1].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[2].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[2].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[3].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[3].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[4].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[4].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[5].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[5].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[6].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[6].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[7].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[7].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[8].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[8].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[9].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[9].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[10].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[10].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[11].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[11].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[12].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[12].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[13].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[13].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[14].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[14].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[15].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[15].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[16].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[16].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[17].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[17].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[18].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[18].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[19].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[19].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[20].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[20].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[21].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[21].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[22].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[22].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[23].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[23].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[24].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[24].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[25].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[25].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[26].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[26].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[27].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[27].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[28].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[28].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[29].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[29].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[30].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[30].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[31].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[31].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[32].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[32].INV/ZN
          rosc_stress/ROSC_INV99/genblk1.inv[33].INV/I
          rosc_stress/ROSC_INV99/genblk1.inv[33].INV/ZN
          rosc_stress/ROSC_INV99/OUT
          rosc_stress/ROSC_INV99/OUT
          rosc_stress/rosc_control/OUT_INV99
          rosc_stress/rosc_control/OUT_INV99
          rosc_stress/rosc_control/g3/in_0
          rosc_stress/rosc_control/g3/z
The combinational loop has been disabled.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'odometer_full_stacked_rvt' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: odometer_full_stacked_rvt, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: odometer_full_stacked_rvt, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: odometer_full_stacked_rvt, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'odometer_full_stacked_rvt'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'odometer_full_stacked_rvt'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned...
      Timing increment_unsigned_3...
      Timing increment_unsigned_7...
      Timing increment_unsigned_11...
      Timing increment_unsigned_15...
      Timing increment_unsigned_19...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_13'
      Timing increment_unsigned_20...
      Timing increment_unsigned_20_23...
      Timing increment_unsigned_20_27...
      Timing increment_unsigned_20_31...
      Timing increment_unsigned_20_35...
      Timing increment_unsigned_20_39...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_13'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_12'
      Timing increment_unsigned_40...
      Timing increment_unsigned_40_43...
      Timing increment_unsigned_40_47...
      Timing increment_unsigned_40_51...
      Timing increment_unsigned_40_55...
      Timing increment_unsigned_40_59...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_12'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'odometer_full_stacked_rvt'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: odometer_full_stacked_rvt, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
      Removing temporary intermediate hierarchies under odometer_full_stacked_rvt
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: odometer_full_stacked_rvt, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.023s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                            Message Text                             |
-----------------------------------------------------------------------------------------------------
| CDFG-360    |Warning |    1 |Referenced signals are not added in sensitivity list. This may cause |
|             |        |      | simulation mismatches between the original and the synthesized      |
|             |        |      | design.                                                             |
|             |        |      |Add missing reference signals in the sensitivity list or use '*' to  |
|             |        |      | add all the signals in the sensitivity list. Example : always @     |
|             |        |      | (a or b) (OR) always (*))                                           |
| CDFG-372    |Info    |    9 |Bitwidth mismatch in assignment.                                     |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can        |
|             |        |      | possibly issue bitwidth mismatch warning for explicit assignments   |
|             |        |      | present in RTL as-well-as for implicit assignments inferred by the  |
|             |        |      | tool. For example, in case of enum declaration without value, the   |
|             |        |      | tool will implicitly assign value to the enum variables. It also    |
|             |        |      | issues the warning for any bitwidth mismatch that appears in this   |
|             |        |      | implicit assignment.                                                |
| CDFG-500    |Info    |   10 |Unused module input port.                                            |
|             |        |      |In port definition within the module, the input port is not used in  |
|             |        |      | any assignment statements or conditional expressions for decision   |
|             |        |      | statements.                                                         |
| CDFG-501    |Info    |    2 |Unused module inout port.                                            |
|             |        |      |The value of the inout port is not used within the design.           |
| CDFG2G-608  |Warning |    1 |Accessed non-constant signal during asynchronous set or reset        |
|             |        |      | operation.                                                          |
|             |        |      |This may cause simulation mismatches between the original and        |
|             |        |      | synthesized designs.                                                |
| CDFG2G-622  |Warning |    5 |Signal or variable has multiple drivers.                             |
|             |        |      |This may cause simulation mismatches between the original and        |
|             |        |      | synthesized designs.                                                |
| CWD-19      |Info    |   19 |An implementation was inferred.                                      |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                           |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                      |
| DPOPT-3     |Info    |    3 |Implementing datapath configurations.                                |
| DPOPT-4     |Info    |    3 |Done implementing datapath configurations.                           |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                        |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                  |
| ELAB-2      |Info    |   16 |Elaborating Subdesign.                                               |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                             |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s)            |
|             |        |      | because they are involved in combinational loop(s)                  |
|             |        |      | . To disable this, set the 'cb_preserve_ports_nets' root attribute  |
|             |        |      | to 'false'.                                                         |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                  |
|             |        |      |Optimizations such as constant propagation or redundancy removal     |
|             |        |      | could change the connections so a hierarchical instance does not    |
|             |        |      | drive any primary outputs anymore. To see the list of deleted       |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2  |
|             |        |      | or above. If the message is truncated set the message attribute     |
|             |        |      | 'truncate' to false to see the complete list. To prevent this       |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign        |
|             |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.    |
| LBR-9       |Warning |  208 |Library cell has no output pins defined.                             |
|             |        |      |Add the missing output pin(s)                                        |
|             |        |      | , then reload the library. Else the library cell will be marked as  |
|             |        |      | timing model i.e. unusable. Timing_model means that the cell does   |
|             |        |      | not have any defined function. If there is no output pin, Genus     |
|             |        |      | will mark library cell as unusable i.e. the attribute 'usable' will |
|             |        |      | be marked to 'false' on the libcell. Therefore, the cell is not     |
|             |        |      | used for mapping and it will not be picked up from the library for  |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the      |
|             |        |      | libcell; result will be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins and not for the      |
|             |        |      | power_ground pins. Genus will depend upon the output function       |
|             |        |      | defined in the pin group (output pin)                               |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any    |
|             |        |      | function defined.                                                   |
| LBR-38      |Warning |    2 |Libraries have inconsistent nominal operating conditions. In the     |
|             |        |      | Liberty library, there are attributes called nom_voltage,           |
|             |        |      | nom_process and nom_temperature. Genus reports the message, if the  |
|             |        |      | respective values of the 2 given .libs differ.                      |
|             |        |      |This is a common source of delay calculation confusion and should be |
|             |        |      | avoided.                                                            |
| LBR-40      |Info    |  319 |An unsupported construct was detected in this library.               |
|             |        |      |Check to see if this construct is really needed for synthesis. Many  |
|             |        |      | liberty constructs are not actually required.                       |
| LBR-41      |Info    |    5 |An output library pin lacks a function attribute.                    |
|             |        |      |If the remainder of this library cell's semantic checks are          |
|             |        |      | successful, it will be considered as a timing-model                 |
|             |        |      | (because one of its outputs does not have a valid function.         |
| LBR-101     |Warning |    4 |Unusable clock gating integrated cell found at the time of loading   |
|             |        |      | libraries. This warning happens because a particular library cell   |
|             |        |      | is defined as 'clock_gating_integrated_cell', but 'dont_use'        |
|             |        |      | attribute is defined as true in the liberty library. To make Genus  |
|             |        |      | use this cell for clock gating insertion, 'dont_use' attribute      |
|             |        |      | should be set to false.                                             |
|             |        |      |To make the cell usable, change the value of 'dont_use' attribute to |
|             |        |      | false.                                                              |
| LBR-155     |Info    |   54 |Mismatch in unateness between 'timing_sense' attribute and the       |
|             |        |      | function.                                                           |
|             |        |      |The 'timing_sense' attribute will be respected.                      |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if             |
|             |        |      | information_level is less than 9.                                   |
| LBR-162     |Info    |  228 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been         |
|             |        |      | processed.                                                          |
|             |        |      |Setting the 'timing_sense' to non_unate.                             |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                 |
|             |        |      |The nominal operating condition is represented, either by the        |
|             |        |      | nominal PVT values specified in the library source                  |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively)      |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518     |Info    |    5 |Missing a function attribute in the output pin definition.           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                         |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                        |
| TIM-20      |Warning |    6 |A combinational loop has been found.                                 |
|             |        |      |Run 'check_timing_intent' to get the detailed information By default |
|             |        |      | Genus inserts cdn_loop_breaker instances to break combinational     |
|             |        |      | feedback loops during timing analysis. You can use command 'report  |
|             |        |      | cdn_loop_breaker' to report all the loop breakers in the design.    |
|             |        |      | You can use command 'remove_cdn_loop_breaker' to remove the loop    |
|             |        |      | breakers. Once the loop breaker instances inserted by Genus are     |
|             |        |      | removed, the user can break the loops manually using command        |
|             |        |      | set_disable_timing.                                                 |
| TUI-31      |Warning |    1 |Obsolete command.                                                    |
|             |        |      |This command is no longer supported.                                 |
| VLOGPT-35   |Warning |    1 |Ignoring unsynthesizable delay specifier (#<n>)                      |
|             |        |      | mentioned in verilog file. These delay numbers are for simulation   |
|             |        |      | purpose only.                                                       |
|             |        |      |All delay numbers assigned or used in behavioral code are for        |
|             |        |      | simulation purposes only and are not synthesizable. These values    |
|             |        |      | are ignored during synthesis. This warning is issued only once per  |
|             |        |      | module.                                                             |
-----------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 531 combo usable cells and 349 sequential usable cells
      Mapping 'odometer_full_stacked_rvt'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'shift_reg' in module 'edge_detector_stacked' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'power_enable_inst' in module 'odometer_top_stacked' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'edge_detector_stacked_inst' in module 'odometer_meas_detect_stacked' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rosc_control' in module 'rosc_block_top_pwr_rvt_ref_stacked' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'odometer_top' in module 'odometer_full_stacked_rvt' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'odometer_top_signal_ctrl_inst' in module 'odometer_full_stacked_rvt' would be automatically ungrouped.
          There are 6 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rosc_control' in module 'rosc_block_top_pwr_rvt_stress_stacked' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'odometer_top_parallel_latch_inst' in module 'odometer_full_stacked_rvt' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=6308271  new_slack=645.40  new_is_better=1
new_area=2102757  new_slack=214748364.70  new_is_better=0
new_area=175229750  new_slack=287.60  new_is_better=0
new_area=1401838  new_slack=214748364.70  new_is_better=0
new_area=2102757  new_slack=214748364.70  new_is_better=0
new_area=2803676  new_slack=963.10  new_is_better=0
new_area=18924813  new_slack=214748364.70  new_is_better=0
new_area=12616542  new_slack=214748364.70  new_is_better=0
new_area=2102757  new_slack=214748364.70  new_is_better=0
new_area=6308271  new_slack=963.10  new_is_better=0
new_area=18924813  new_slack=214748364.70  new_is_better=0
new_area=12616542  new_slack=214748364.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) odometer_full_stacked_rvt...
          Done structuring (delay-based) odometer_full_stacked_rvt
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
          Structuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done structuring (delay-based) logic partition in odometer_full_stacked_rvt
        Mapping logic partition in odometer_full_stacked_rvt...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in odometer_meas_detect_stacked...
          Done structuring (delay-based) logic partition in odometer_meas_detect_stacked
        Mapping logic partition in odometer_meas_detect_stacked...
          Structuring (delay-based) logic partition in odometer_meas_detect_stacked...
          Done structuring (delay-based) logic partition in odometer_meas_detect_stacked
        Mapping logic partition in odometer_meas_detect_stacked...
          Structuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done structuring (delay-based) logic partition in odometer_full_stacked_rvt
        Mapping logic partition in odometer_full_stacked_rvt...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                Message Text                                 |
-----------------------------------------------------------------------------------------------------
| GB-6   |Info |    3 |A datapath component has been ungrouped.                                     |
| GLO-51 |Info |    8 |Hierarchical instance automatically ungrouped.                               |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better    |
|        |     |      | area or timing optimization. To prevent this ungroup, set the root-level    |
|        |     |      | attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup |
|        |     |      | with setting the attribute 'ungroup_ok' of instances or modules to 'false'. |
-----------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUT_INV_ref' target slack:    20 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/BF_COUNTER_reg[10]/d)

           Pin                       Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock OUT_INV_ref)        <<<  launch                             350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[1]/clk                                                
    BF_COUNTER_reg[1]/q    (u)  unmapped_d_flop         4  6.4           
  cb_seqi/BF_COUNTER[1] 
  cb_oseqi/cb_seqi_BF_COUNTER[1] 
    g1007/in_1                                                           
    g1007/z                (u)  unmapped_nand2          4  6.0           
    g975/in_1                                                            
    g975/z                 (u)  unmapped_or2            4  6.0           
    g968/in_1                                                            
    g968/z                 (u)  unmapped_or2            4  6.0           
    g937/in_1                                                            
    g937/z                 (u)  unmapped_complex2       3  4.5           
    g866/in_0                                                            
    g866/z                 (u)  unmapped_complex2       2  3.0           
    g909/in_0                                                            
    g909/z                 (u)  unmapped_or2            1  1.5           
    g910/in_1                                                            
    g910/z                 (u)  unmapped_nand2          1  1.6           
  cb_oseqi/cb_seqi_g61_z 
  cb_seqi/g61_z 
    BF_COUNTER_reg[10]/d   <<<  unmapped_d_flop                          
    BF_COUNTER_reg[10]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_ref)             capture                           1050 F 
-------------------------------------------------------------------------
Cost Group   : 'OUT_INV_ref' (path_group 'OUT_INV_ref')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[1]/clk
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[10]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 493ps.
 
Cost Group 'OUT_INV_stress' target slack:    21 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/DEADZONE_ESCAPE_COUNTER_reg[7]/d)

                 Pin                             Type          Fanout Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock OUT_INV_stress)                 <<<  launch                               0 R 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    DEADZONE_ESCAPE_COUNTER_reg[0]/clk                                               
    DEADZONE_ESCAPE_COUNTER_reg[0]/q   (u)  unmapped_d_flop         4  6.4           
  cb_seqi/g69_in_0 
  cb_oseqi/cb_seqi_g69_in_0 
    g1006/in_0                                                                       
    g1006/z                            (u)  unmapped_nand2          4  6.0           
    g980/in_1                                                                        
    g980/z                             (u)  unmapped_or2            4  6.0           
    g574/in_0                                                                        
    g574/z                             (u)  unmapped_complex2       3  4.5           
    g938/in_0                                                                        
    g938/z                             (u)  unmapped_complex2       3  4.5           
    g926/in_0                                                                        
    g926/z                             (u)  unmapped_complex2       2  3.0           
    g900/in_0                                                                        
    g900/z                             (u)  unmapped_or2            1  1.5           
    g901/in_1                                                                        
    g901/z                             (u)  unmapped_nand2          1  1.6           
  cb_oseqi/cb_seqi_g43_z 
  cb_seqi/g43_z 
    DEADZONE_ESCAPE_COUNTER_reg[7]/d   <<<  unmapped_d_flop                          
    DEADZONE_ESCAPE_COUNTER_reg[7]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_stress)                      capture                            700 R 
-------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_stress' (path_group 'OUT_INV_stress')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[0]/clk
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 473ps.
 
Cost Group 'AC_STRESS_CLK' target slack:    30 ps
Target path end-point (Pin: rosc_ref/in)

                  Pin                                  Type         Fanout Load Arrival   
                                                                           (fF)   (ps)    
------------------------------------------------------------------------------------------
(clock AC_STRESS_CLK)                       <<<    launch                             0 R 
cb_seqi
  odometer_top_EN_ROSC_shifted_reg[1]/clk                                                 
  odometer_top_EN_ROSC_shifted_reg[1]/q     (u)    unmapped_d_flop      10 16.0           
cb_seqi/rosc_ref_EN_ROSC 
rosc_ref/EN_ROSC 
preserved pin                             <<< (b)                                         
(clk_gating_check_46)                              ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock AC_STRESS_CLK)                              capture                         1000 F 
------------------------------------------------------------------------------------------
Cost Group   : 'AC_STRESS_CLK' (path_group 'AC_STRESS_CLK')
Start-point  : cb_seqi/odometer_top_EN_ROSC_shifted_reg[1]/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 833ps.
 
Cost Group 'DETECT' target slack:    10 ps
Target path end-point (Pin: odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d)

                           Pin                                       Type         Fanout Load Arrival   
                                                                                         (fF)   (ps)    
--------------------------------------------------------------------------------------------------------
(clock OUT_INV_ref)                                         <<<  launch                           350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[11]/clk                                                                              
    BF_COUNTER_reg[11]/q                                    (u)  unmapped_d_flop       3  4.8           
  cb_seqi/BF_COUNTER[11] 
odometer_top_odometer_meas_detect_inst/BF_COUNTER[11] 
cb_seqi/odometer_top_odometer_meas_detect_inst_BF_COUNTER[11] 
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d   <<<  unmapped_d_flop                        
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock DETECT)                                                   capture                          700 F 
--------------------------------------------------------------------------------------------------------
Cost Group   : 'DETECT' (path_group 'DETECT')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/clk
End-point    : cb_seqi/odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 218ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    52        100.0
Excluded from State Retention      52        100.0
    - Will not convert             52        100.0
      - Preserved                   0          0.0
      - Power intent excluded      52        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_2'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_3'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_4'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_5'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_6'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_7'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_8'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_9'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_10'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_11'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_12'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_14'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_15'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_16'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_17'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_18'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_19'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_20'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g78/in_0'.
        : Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g78/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g79/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g71/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g106/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g106/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g107/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g77/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g68/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g105/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g76/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g69/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g75/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g77/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g77/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g78/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g70/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g105/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g105/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g106/in_1'.
PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.4766210000000015
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) | 100.0(100.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) | 100.0(100.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       740       766       578
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       664       698       578
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'odometer_full_stacked_rvt' to generic gates.
        Applying wireload models.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(run_odometer_full.tcl) 42: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 14.4 ps std_slew: 5.0 ps std_load: 1.6 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'odometer_full_stacked_rvt' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 531 combo usable cells and 349 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) | 100.0(100.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) | 100.0(100.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 531 combo usable cells and 349 sequential usable cells
      Mapping 'odometer_full_stacked_rvt'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) odometer_full_stacked_rvt...
          Done structuring (delay-based) odometer_full_stacked_rvt
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
          Structuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done structuring (delay-based) logic partition in odometer_full_stacked_rvt
        Mapping logic partition in odometer_full_stacked_rvt...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done structuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Mapping logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Structuring (delay-based) logic partition in odometer_meas_detect_stacked...
          Done structuring (delay-based) logic partition in odometer_meas_detect_stacked
        Mapping logic partition in odometer_meas_detect_stacked...
          Structuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done structuring (delay-based) logic partition in odometer_full_stacked_rvt
        Mapping logic partition in odometer_full_stacked_rvt...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'OUT_INV_ref' target slack:    20 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/BF_COUNTER_reg[11]/d)

           Pin                       Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock OUT_INV_ref)        <<<  launch                             350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[1]/clk                                                
    BF_COUNTER_reg[1]/q    (u)  unmapped_d_flop         4  6.4           
    g1007/in_1                                                           
    g1007/z                (u)  unmapped_nand2          3  4.5           
    g1238/in_1                                                           
    g1238/z                (u)  unmapped_complex2       3  4.5           
    g1282/in_1                                                           
    g1282/z                (u)  unmapped_complex2       3  4.5           
    g1019/in_1                                                           
    g1019/z                (u)  unmapped_complex2       4  6.0           
    g1274/in_1                                                           
    g1274/z                (u)  unmapped_or2            3  4.5           
    g1022/in_1                                                           
    g1022/z                (u)  unmapped_complex2       4  6.0           
    g1268/in_1                                                           
    g1268/z                (u)  unmapped_or2            2  3.0           
    g1295/in_0                                                           
    g1295/z                (u)  unmapped_or2            1  1.5           
    g1296/in_1                                                           
    g1296/z                (u)  unmapped_nand2          1  1.6           
    BF_COUNTER_reg[11]/d   <<<  unmapped_d_flop                          
    BF_COUNTER_reg[11]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_ref)             capture                           1050 F 
-------------------------------------------------------------------------
Cost Group   : 'OUT_INV_ref' (path_group 'OUT_INV_ref')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[1]/clk
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 468ps.
 
Cost Group 'AC_STRESS_CLK' target slack:    30 ps
Target path end-point (Pin: rosc_ref/in)

                  Pin                                  Type         Fanout Load Arrival   
                                                                           (fF)   (ps)    
------------------------------------------------------------------------------------------
(clock AC_STRESS_CLK)                       <<<    launch                             0 R 
cb_seqi
  odometer_top_EN_ROSC_shifted_reg[1]/clk                                                 
  odometer_top_EN_ROSC_shifted_reg[1]/q     (u)    unmapped_d_flop      10 16.0           
cb_seqi/rosc_ref_EN_ROSC 
rosc_ref/EN_ROSC 
preserved pin                             <<< (b)                                         
(clk_gating_check_78)                              ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock AC_STRESS_CLK)                              capture                         1000 F 
------------------------------------------------------------------------------------------
Cost Group   : 'AC_STRESS_CLK' (path_group 'AC_STRESS_CLK')
Start-point  : cb_seqi/odometer_top_EN_ROSC_shifted_reg[1]/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 833ps.
 
Cost Group 'DETECT' target slack:    10 ps
Target path end-point (Pin: odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d)

                           Pin                                       Type         Fanout Load Arrival   
                                                                                         (fF)   (ps)    
--------------------------------------------------------------------------------------------------------
(clock OUT_INV_ref)                                         <<<  launch                           350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[11]/clk                                                                              
    BF_COUNTER_reg[11]/q                                    (u)  unmapped_d_flop       3  4.8           
  cb_seqi/BF_COUNTER[11] 
odometer_top_odometer_meas_detect_inst/BF_COUNTER[11] 
cb_seqi/odometer_top_odometer_meas_detect_inst_BF_COUNTER[11] 
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d   <<<  unmapped_d_flop                        
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock DETECT)                                                   capture                          700 F 
--------------------------------------------------------------------------------------------------------
Cost Group   : 'DETECT' (path_group 'DETECT')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/clk
End-point    : cb_seqi/odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[11]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 219ps.
 
Cost Group 'OUT_INV_stress' target slack:    21 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/DEADZONE_ESCAPE_COUNTER_reg[12]/d)

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock OUT_INV_stress)                  <<<  launch                               0 R 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    DEADZONE_ESCAPE_COUNTER_reg[0]/clk                                                
    DEADZONE_ESCAPE_COUNTER_reg[0]/q    (u)  unmapped_d_flop         4  6.4           
    g1006/in_0                                                                        
    g1006/z                             (u)  unmapped_nand2          3  4.5           
    g1241/in_1                                                                        
    g1241/z                             (u)  unmapped_complex2       3  4.5           
    g1283/in_1                                                                        
    g1283/z                             (u)  unmapped_complex2       3  4.5           
    g1020/in_1                                                                        
    g1020/z                             (u)  unmapped_complex2       4  6.0           
    g1276/in_1                                                                        
    g1276/z                             (u)  unmapped_or2            3  4.5           
    g1232/in_1                                                                        
    g1232/z                             (u)  unmapped_complex2       3  4.5           
    g1284/in_1                                                                        
    g1284/z                             (u)  unmapped_complex2       4  6.0           
    g1270/in_1                                                                        
    g1270/z                             (u)  unmapped_or2            2  3.0           
    g1286/in_0                                                                        
    g1286/z                             (u)  unmapped_or2            1  1.5           
    g1287/in_1                                                                        
    g1287/z                             (u)  unmapped_nand2          1  1.6           
    DEADZONE_ESCAPE_COUNTER_reg[12]/d   <<<  unmapped_d_flop                          
    DEADZONE_ESCAPE_COUNTER_reg[12]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock OUT_INV_stress)                       capture                            700 R 
--------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_stress' (path_group 'OUT_INV_stress')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[0]/clk
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[12]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 438ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
          Restructuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done restructuring (delay-based) logic partition in odometer_full_stacked_rvt
        Optimizing logic partition in odometer_full_stacked_rvt...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in odometer_meas_detect_stacked...
          Done restructuring (delay-based) logic partition in odometer_meas_detect_stacked
        Optimizing logic partition in odometer_meas_detect_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_stress_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_stress_stacked...
          Restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Done restructuring (delay-based) logic partition in rosc_block_top_pwr_rvt_ref_stacked
        Optimizing logic partition in rosc_block_top_pwr_rvt_ref_stacked...
          Restructuring (delay-based) logic partition in odometer_full_stacked_rvt...
          Done restructuring (delay-based) logic partition in odometer_full_stacked_rvt
        Optimizing logic partition in odometer_full_stacked_rvt...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                                  Type         Fanout Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock AC_STRESS_CLK)                             launch                                         0 R 
cb_seqi
  odometer_top_EN_ROSC_shifted_reg[1]/CP                                           0    +0       0 R 
  odometer_top_EN_ROSC_shifted_reg[1]/Q           DFCNQD2BWP30P140      10  3.8   10   +50      50 F 
cb_seqi/rosc_ref_EN_ROSC 
rosc_stress/EN_ROSC 
preserved pin                            <<< (b)                                        +0      50 F 
(clk_gating_check_60)                             ext delay                             +0      50 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock AC_STRESS_CLK)                             capture                                     1000 F 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'AC_STRESS_CLK' (path_group 'AC_STRESS_CLK')
Timing slack :     950ps 
Start-point  : cb_seqi/odometer_top_EN_ROSC_shifted_reg[1]/CP
End-point    : preserved pin

(b) : Timing paths are broken.

                 Pin                              Type           Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock OUT_INV_stress)                      launch                                            0 R 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    DEADZONE_ESCAPE_COUNTER_reg[0]/CP                                           0    +0       0 R 
    DEADZONE_ESCAPE_COUNTER_reg[0]/Q        DFCNQD1BWP30P140          3  1.4   11   +42      42 R 
    g1718/A2                                                                         +0      42   
    g1718/Z                                 CKAN2D1BWP30P140          3  1.2    9   +18      59 R 
    g1705/A1                                                                         +0      59   
    g1705/Z                                 CKAN2D1BWP30P140          3  1.2    9   +17      76 R 
    g1699/A1                                                                         +0      76   
    g1699/Z                                 CKAN2D1BWP30P140          3  1.2    9   +17      93 R 
    g1693/A1                                                                         +0      93   
    g1693/Z                                 CKAN2D1BWP30P140          4  1.5   10   +17     110 R 
    g1685/A1                                                                         +0     110   
    g1685/Z                                 AN4D1BWP30P140            2  0.7   14   +33     143 R 
    g1680/A1                                                                         +0     143   
    g1680/Z                                 CKAN2D1BWP30P140          3  1.5   10   +18     162 R 
    g1673/A1                                                                         +0     162   
    g1673/ZN                                ND2D1BWP30P140            4  2.0   20   +15     177 F 
    g1664/B1                                                                         +0     177   
    g1664/ZN                                INR2D1BWP30P140           2  1.5   17   +16     193 R 
    g1656/B1                                                                         +0     193   
    g1656/ZN                                IND2D1BWP30P140           1  1.0   15   +12     205 F 
    DEADZONE_ESCAPE_COUNTER_reg[12]/SE <<<  SDFCNQARD1BWP30P140                      +0     205   
    DEADZONE_ESCAPE_COUNTER_reg[12]/CP      setup                               0   +30     235 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock OUT_INV_stress)                      capture                                         700 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_stress' (path_group 'OUT_INV_stress')
Timing slack :     465ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[0]/CP
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[12]/SE

           Pin                         Type           Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock OUT_INV_ref)             launch                                           350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[0]/CPN                                            0    +0     350 F 
    BF_COUNTER_reg[0]/Q         DFNCSND1BWP30P140          4  1.7   14   +54     404 R 
    g1722/A1                                                              +0     404   
    g1722/Z                     CKAN2D1BWP30P140           3  1.2    9   +18     422 R 
    g1704/A1                                                              +0     422   
    g1704/Z                     AN2D1BWP30P140             3  1.2   10   +21     443 R 
    g1698/A1                                                              +0     443   
    g1698/Z                     CKAN2D1BWP30P140           3  1.2    9   +17     460 R 
    g1692/A1                                                              +0     460   
    g1692/Z                     CKAN2D1BWP30P140           3  1.2    9   +17     476 R 
    g1687/A1                                                              +0     476   
    g1687/Z                     CKAN2D1BWP30P140           4  1.9   12   +18     495 R 
    g1676/A1                                                              +0     495   
    g1676/Z                     AN3D1BWP30P140             2  1.0   12   +28     523 R 
    g1670/A1                                                              +0     523   
    g1670/ZN                    ND2D1BWP30P140             3  1.9   19   +15     538 F 
    g1663/A1                                                              +0     538   
    g1663/Z                     OR2D1BWP30P140             2  1.4   10   +20     558 F 
    g1657/A1                                                              +0     558   
    g1657/ZN                    IND2D1BWP30P140            1  1.0   14   +20     577 F 
    BF_COUNTER_reg[11]/SE  <<<  SDFNCSNARD1BWP30P140                      +0     577   
    BF_COUNTER_reg[11]/CPN      setup                                0   +29     606 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_ref)             capture                                         1050 F 
---------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_ref' (path_group 'OUT_INV_ref')
Timing slack :     444ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[0]/CPN
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/SE

                           Pin                                       Type          Fanout Load Slew Delay Arrival   
                                                                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------------------------
(clock OUT_INV_ref)                                             launch                                        350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[6]/CPN                                                                         0    +0     350 F 
    BF_COUNTER_reg[6]/Q                                         DFNCSND1BWP30P140       4  1.9   14   +55     405 R 
  cb_seqi/BF_COUNTER[6] 
odometer_top_odometer_meas_detect_inst/BF_COUNTER[6] 
cb_seqi/odometer_top_odometer_meas_detect_inst_BF_COUNTER[6] 
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D   <<<  DFNCSND1BWP30P140                      +0     405   
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/CPN      setup                             0    +5     410 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock DETECT)                                                  capture                                       700 F 
--------------------------------------------------------------------------------------------------------------------
Cost Group   : 'DETECT' (path_group 'DETECT')
Timing slack :     290ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[6]/CPN
End-point    : cb_seqi/odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  397        0 

        Cost Group            Target    Slack    Diff.  Constr.
---------------------------------------------------------------
     AC_STRESS_CLK                30      950              1000     (launch clock period: 2000)
            DETECT                10      290               350     (launch clock period: 700)
       OUT_INV_ref                20      444               700 
    OUT_INV_stress                21      465               700 

 
Global incremental target info
==============================
Cost Group 'OUT_INV_ref' target slack:    13 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/BF_COUNTER_reg[11]/SE (SDFNCSNARD1BWP30P140/SE))

           Pin                         Type           Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock OUT_INV_ref)        <<<  launch                                350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[0]/CPN                                                   
    BF_COUNTER_reg[0]/Q         DFNCSND1BWP30P140          4  1.7           
    g1722/A1                                                                
    g1722/Z                     CKAN2D1BWP30P140           3  1.2           
    g1704/A1                                                                
    g1704/Z                     AN2D1BWP30P140             3  1.2           
    g1698/A1                                                                
    g1698/Z                     CKAN2D1BWP30P140           3  1.2           
    g1692/A1                                                                
    g1692/Z                     CKAN2D1BWP30P140           3  1.2           
    g1687/A1                                                                
    g1687/Z                     CKAN2D1BWP30P140           4  1.9           
    g1676/A1                                                                
    g1676/Z                     AN3D1BWP30P140             2  1.0           
    g1670/A1                                                                
    g1670/ZN                    ND2D1BWP30P140             3  1.9           
    g1663/A1                                                                
    g1663/Z                     OR2D1BWP30P140             2  1.4           
    g1657/A1                                                                
    g1657/ZN                    IND2D1BWP30P140            1  1.0           
    BF_COUNTER_reg[11]/SE  <<<  SDFNCSNARD1BWP30P140                        
    BF_COUNTER_reg[11]/CPN      setup                                       
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock OUT_INV_ref)             capture                              1050 F 
----------------------------------------------------------------------------
Cost Group   : 'OUT_INV_ref' (path_group 'OUT_INV_ref')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[0]/CPN
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/SE

The global mapper estimates a slack for this path of 357ps.
 
Cost Group 'OUT_INV_stress' target slack:    13 ps
Target path end-point (Pin: odometer_top_odometer_meas_detect_inst/DEADZONE_ESCAPE_COUNTER_reg[12]/SE (SDFCNQARD1BWP30P140/SE))

                 Pin                              Type           Fanout Load Arrival   
                                                                        (fF)   (ps)    
---------------------------------------------------------------------------------------
(clock OUT_INV_stress)                 <<<  launch                                 0 R 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    DEADZONE_ESCAPE_COUNTER_reg[0]/CP                                                  
    DEADZONE_ESCAPE_COUNTER_reg[0]/Q        DFCNQD1BWP30P140          3  1.4           
    g1718/A2                                                                           
    g1718/Z                                 CKAN2D1BWP30P140          3  1.2           
    g1705/A1                                                                           
    g1705/Z                                 CKAN2D1BWP30P140          3  1.2           
    g1699/A1                                                                           
    g1699/Z                                 CKAN2D1BWP30P140          3  1.2           
    g1693/A1                                                                           
    g1693/Z                                 CKAN2D1BWP30P140          4  1.5           
    g1685/A1                                                                           
    g1685/Z                                 AN4D1BWP30P140            2  0.7           
    g1680/A1                                                                           
    g1680/Z                                 CKAN2D1BWP30P140          3  1.5           
    g1673/A1                                                                           
    g1673/ZN                                ND2D1BWP30P140            4  2.0           
    g1664/B1                                                                           
    g1664/ZN                                INR2D1BWP30P140           2  1.5           
    g1656/B1                                                                           
    g1656/ZN                                IND2D1BWP30P140           1  1.0           
    DEADZONE_ESCAPE_COUNTER_reg[12]/SE <<<  SDFCNQARD1BWP30P140                        
    DEADZONE_ESCAPE_COUNTER_reg[12]/CP      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_stress)                      capture                              700 R 
---------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_stress' (path_group 'OUT_INV_stress')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[0]/CP
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[12]/SE

The global mapper estimates a slack for this path of 326ps.
 
Cost Group 'AC_STRESS_CLK' target slack:    20 ps
Target path end-point (Pin: rosc_ref/in)

                  Pin                                  Type         Fanout Load Arrival   
                                                                           (fF)   (ps)    
------------------------------------------------------------------------------------------
(clock AC_STRESS_CLK)                      <<<    launch                              0 R 
cb_seqi
  odometer_top_EN_ROSC_shifted_reg[1]/CP                                                  
  odometer_top_EN_ROSC_shifted_reg[1]/Q           DFCNQD2BWP30P140      10  3.8           
cb_seqi/rosc_ref_EN_ROSC 
rosc_ref/EN_ROSC 
preserved pin                            <<< (b)                                          
(clk_gating_check_78)                             ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock AC_STRESS_CLK)                             capture                          1000 F 
------------------------------------------------------------------------------------------
Cost Group   : 'AC_STRESS_CLK' (path_group 'AC_STRESS_CLK')
Start-point  : cb_seqi/odometer_top_EN_ROSC_shifted_reg[1]/CP
End-point    : preserved pin

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 806ps.
 
Cost Group 'DETECT' target slack:     7 ps
Target path end-point (Pin: odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D (DFNCSND1BWP30P140/D))

                           Pin                                       Type          Fanout Load Arrival   
                                                                                          (fF)   (ps)    
---------------------------------------------------------------------------------------------------------
(clock OUT_INV_ref)                                        <<<  launch                             350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[6]/CPN                                                                                
    BF_COUNTER_reg[6]/Q                                         DFNCSND1BWP30P140       4  1.9           
  cb_seqi/BF_COUNTER[6] 
odometer_top_odometer_meas_detect_inst/BF_COUNTER[6] 
cb_seqi/odometer_top_odometer_meas_detect_inst_BF_COUNTER[6] 
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D   <<<  DFNCSND1BWP30P140                        
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/CPN      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock DETECT)                                                  capture                            700 F 
---------------------------------------------------------------------------------------------------------
Cost Group   : 'DETECT' (path_group 'DETECT')
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[6]/CPN
End-point    : cb_seqi/odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D

The global mapper estimates a slack for this path of 203ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                                  Type         Fanout Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock AC_STRESS_CLK)                             launch                                         0 R 
cb_seqi
  odometer_top_EN_ROSC_shifted_reg[1]/CP                                           0    +0       0 R 
  odometer_top_EN_ROSC_shifted_reg[1]/Q           DFCNQD1BWP30P140      10  3.6   18   +52      52 F 
cb_seqi/rosc_ref_EN_ROSC 
rosc_stress/EN_ROSC 
preserved pin                            <<< (b)                                        +0      52 F 
(clk_gating_check_60)                             ext delay                             +0      52 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock AC_STRESS_CLK)                             capture                                     1000 F 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'AC_STRESS_CLK' (path_group 'AC_STRESS_CLK')
Timing slack :     948ps 
Start-point  : cb_seqi/odometer_top_EN_ROSC_shifted_reg[1]/CP
End-point    : preserved pin

(b) : Timing paths are broken.

                 Pin                              Type           Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock OUT_INV_stress)                      launch                                            0 R 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    DEADZONE_ESCAPE_COUNTER_reg[0]/CP                                           0    +0       0 R 
    DEADZONE_ESCAPE_COUNTER_reg[0]/Q        DFCNQD1BWP30P140          3  1.4   11   +42      42 R 
    g1718/A2                                                                         +0      42   
    g1718/Z                                 CKAN2D1BWP30P140          3  1.2    9   +18      59 R 
    g1705/A1                                                                         +0      59   
    g1705/Z                                 CKAN2D1BWP30P140          3  1.2    9   +17      76 R 
    g1699/A1                                                                         +0      76   
    g1699/Z                                 CKAN2D1BWP30P140          3  1.2    9   +17      93 R 
    g1693/A1                                                                         +0      93   
    g1693/Z                                 CKAN2D1BWP30P140          4  1.5   10   +17     110 R 
    g1685/A1                                                                         +0     110   
    g1685/Z                                 AN4D1BWP30P140            2  0.7   14   +33     143 R 
    g1680/A1                                                                         +0     143   
    g1680/Z                                 CKAN2D1BWP30P140          3  1.5   10   +18     162 R 
    g1673/A1                                                                         +0     162   
    g1673/ZN                                ND2D1BWP30P140            4  2.0   20   +15     177 F 
    g1664/B1                                                                         +0     177   
    g1664/ZN                                INR2D1BWP30P140           2  1.5   17   +16     193 R 
    g1656/B1                                                                         +0     193   
    g1656/ZN                                IND2D1BWP30P140           1  1.0   15   +12     205 F 
    DEADZONE_ESCAPE_COUNTER_reg[12]/SE <<<  SDFCNQARD1BWP30P140                      +0     205   
    DEADZONE_ESCAPE_COUNTER_reg[12]/CP      setup                               0   +30     235 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock OUT_INV_stress)                      capture                                         700 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_stress' (path_group 'OUT_INV_stress')
Timing slack :     465ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[0]/CP
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/DEADZONE_ESCAPE_COUNTER_reg[12]/SE

           Pin                         Type           Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock OUT_INV_ref)             launch                                           350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[0]/CPN                                            0    +0     350 F 
    BF_COUNTER_reg[0]/Q         DFNCSND1BWP30P140          4  1.7   14   +54     404 R 
    g1722/A1                                                              +0     404   
    g1722/Z                     CKAN2D1BWP30P140           3  1.2    9   +18     422 R 
    g1704/A1                                                              +0     422   
    g1704/Z                     AN2D1BWP30P140             3  1.2   10   +21     443 R 
    g1698/A1                                                              +0     443   
    g1698/Z                     CKAN2D1BWP30P140           3  1.2    9   +17     460 R 
    g1692/A1                                                              +0     460   
    g1692/Z                     CKAN2D1BWP30P140           3  1.2    9   +17     476 R 
    g1687/A1                                                              +0     476   
    g1687/Z                     CKAN2D1BWP30P140           4  1.9   12   +18     495 R 
    g1676/A1                                                              +0     495   
    g1676/Z                     AN3D1BWP30P140             2  1.0   12   +28     523 R 
    g1670/A1                                                              +0     523   
    g1670/ZN                    ND2D1BWP30P140             3  1.9   19   +15     538 F 
    g1663/A1                                                              +0     538   
    g1663/Z                     OR2D1BWP30P140             2  1.4   10   +20     558 F 
    g1657/A1                                                              +0     558   
    g1657/ZN                    IND2D1BWP30P140            1  1.0   14   +20     577 F 
    BF_COUNTER_reg[11]/SE  <<<  SDFNCSNARD1BWP30P140                      +0     577   
    BF_COUNTER_reg[11]/CPN      setup                                0   +29     606 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock OUT_INV_ref)             capture                                         1050 F 
---------------------------------------------------------------------------------------
Cost Group   : 'OUT_INV_ref' (path_group 'OUT_INV_ref')
Timing slack :     444ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[0]/CPN
End-point    : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[11]/SE

                           Pin                                       Type          Fanout Load Slew Delay Arrival   
                                                                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------------------------
(clock OUT_INV_ref)                                             launch                                        350 F 
odometer_top_odometer_meas_detect_inst
  cb_seqi
    BF_COUNTER_reg[6]/CPN                                                                         0    +0     350 F 
    BF_COUNTER_reg[6]/Q                                         DFNCSND1BWP30P140       4  1.9   14   +55     405 R 
  cb_seqi/BF_COUNTER[6] 
odometer_top_odometer_meas_detect_inst/BF_COUNTER[6] 
cb_seqi/odometer_top_odometer_meas_detect_inst_BF_COUNTER[6] 
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D   <<<  DFNCSND1BWP30P140                      +0     405   
  odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/CPN      setup                             0    +5     410 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock DETECT)                                                  capture                                       700 F 
--------------------------------------------------------------------------------------------------------------------
Cost Group   : 'DETECT' (path_group 'DETECT')
Timing slack :     290ps 
Start-point  : odometer_top_odometer_meas_detect_inst/cb_seqi/BF_COUNTER_reg[6]/CPN
End-point    : cb_seqi/odometer_top_parallel_latch_inst_PARALLEL_OUT_reg[6]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                               Message Text                                |
-----------------------------------------------------------------------------------------------------
| PA-7     |Info |   26 |Resetting power analysis results.                                          |
|          |     |      |All computed switching activities are removed.                             |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                               |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                         |
| SYNTH-4  |Info |    1 |Mapping.                                                                   |
| TIM-501  |Info |   30 |Resetting the break_timing_paths attribute of a pin removes exceptions set |
|          |     |      | on the pin. break_timing_paths attribute has default value of false and   |
|          |     |      | can be reset to other values either false or clock_gating depends on the  |
|          |     |      | enable signal.                                                            |
|          |     |      |Do the analysis and apply the case analysis on the pin whether you want to |
|          |     |      | break the timing paths or not                                             |
| TUI-58   |Info |   52 |Removed object.                                                            |
-----------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 396        0 

        Cost Group            Target    Slack    Diff.  Constr.
---------------------------------------------------------------
     AC_STRESS_CLK                20      948              1000     (launch clock period: 2000)
            DETECT                 7      290               350     (launch clock period: 700)
       OUT_INV_ref                13      444               700 
    OUT_INV_stress                13      465               700 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    52        100.0
Excluded from State Retention      52        100.0
    - Will not convert             52        100.0
      - Preserved                   0          0.0
      - Power intent excluded      52        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_53'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_54'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_55'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_56'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_57'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_58'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_59'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_60'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_61'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_62'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_63'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_64'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_65'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_66'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_67'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_68'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_69'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_70'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_71'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:odometer_full_stacked_rvt/clk_gating_check_72'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g176/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g177/B1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g170/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g175/A1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g121/I'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g171/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g174/A1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g168/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g172/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g173/A1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_stress/g169/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g175/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g176/B1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g169/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g174/A1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g120/I'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g170/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g173/A1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g167/A2'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'rosc_ref/g171/A2'.
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.68722
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  48.0( 40.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  52.0( 60.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/odometer_full_stacked_rvt/fv_map.fv.json' for netlist 'fv/odometer_full_stacked_rvt/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/odometer_full_stacked_rvt/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/odometer_full_stacked_rvt/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  40.2( 33.3) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  43.6( 50.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:01(00:00:01) |  16.2( 16.7) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.009624999999999773
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  40.2( 33.3) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  43.7( 50.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:01(00:00:01) |  16.2( 16.7) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:odometer_full_stacked_rvt ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  40.2( 33.3) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  43.7( 50.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:01(00:00:01) |  16.2( 16.7) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.01063999999999865
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  40.3( 33.3) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  43.7( 50.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:01(00:00:01) |  16.3( 16.7) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:42 (Nov03) |  578.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:02(00:00:02) |  40.3( 33.3) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:44 (Nov03) |  578.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:12) |  00:00:02(00:00:03) |  43.7( 50.0) |   20:06:47 (Nov03) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:01(00:00:01) |  16.3( 16.7) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |  -0.2(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:06:48 (Nov03) |  668.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       664       698       578
##>M:Pre Cleanup                        0         -         -       664       698       578
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       587       395       668
##>M:Const Prop                         0       289         0       587       395       668
##>M:Cleanup                            0       289         0       587       395       668
##>M:MBCI                               0         -         -       587       395       668
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'odometer_full_stacked_rvt'.
        Applying wireload models.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(run_odometer_full.tcl) 43: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'odometer_full_stacked_rvt' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   396        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                  396        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                   396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    396        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   396        0         0         0        0        0
 rem_buf                     394        0         0         0        0        0
 rem_inv                     393        0         0         0        0        0
 rem_inv_qb                  393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         5  (        5 /        5 )  0.01
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area        13  (        0 /        0 )  0.43
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         7  (        0 /        0 )  0.01
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         7  (        0 /        0 )  0.02
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    393        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                               Message Text                                 |
-----------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                               |
| CFM-5   |Info |    1 |Wrote formal verification information.                                      |
| PA-7    |Info |    4 |Resetting power analysis results.                                           |
|         |     |      |All computed switching activities are removed.                              |
| SYNTH-5 |Info |    1 |Done mapping.                                                               |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                   |
| TIM-501 |Info |   42 |Resetting the break_timing_paths attribute of a pin removes exceptions set  |
|         |     |      | on the pin. break_timing_paths attribute has default value of false and    |
|         |     |      | can be reset to other values either false or clock_gating depends on the   |
|         |     |      | enable signal.                                                             |
|         |     |      |Do the analysis and apply the case analysis on the pin whether you want to  |
|         |     |      | break the timing paths or not                                              |
| TUI-58  |Info |   60 |Removed object.                                                             |
-----------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'odometer_full_stacked_rvt'.
        Applying wireload models.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(run_odometer_full.tcl) 45: report_area > area.rpt
        Applying wireload models.
        Computing net loads.
@file(run_odometer_full.tcl) 46: report_timing > timing.rpt
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'odometer_full_stacked_rvt'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(run_odometer_full.tcl) 47: remove_cdn_loop_breaker
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker.
        : This loop breaker instance has been removed.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker'.
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker44.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker44'.
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker45.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_ref/rosc_control_cdn_loop_breaker45'.
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker'.
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker45.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker45'.
Info    : Removing instance. [UTUI-122]
        : Removing inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker46.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:odometer_full_stacked_rvt/rosc_stress/rosc_control_cdn_loop_breaker46'.
@file(run_odometer_full.tcl) 50: write_hdl > odometer_full_stacked_rvt.vg
#@ End verbose source run_odometer_full.tcl
WARNING: This version of the tool is 1130 days old.
@genus:design:odometer_full_stacked_rvt 2> exit
Normal exit.