# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RV32I_CPU.srcs/sources_1/new/rapid_pkg.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/instruction_decoder.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/register_file.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/cpu_ifetch_unit.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/memory_controller_interface.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/cpu_memory_unit.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/dcache_dm1cycle.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/dcache_interface.sv" \
"../../../../RV32I_CPU.srcs/sources_1/new/fake_memory.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/execute_bench.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/decode_testbench.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/execute_stage.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/rapid_cpu_testbench.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/register_testbench.sv" \
"../../../../RV32I_CPU.srcs/sim_1/new/cpu_ifetch_unit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
