#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Dec 10 14:22:14 2025
# Process ID         : 551181
# Current directory  : /home/ianh7095/Downloads/FPGA-AudioSynth
# Command line       : vivado
# Log file           : /home/ianh7095/Downloads/FPGA-AudioSynth/vivado.log
# Journal file       : /home/ianh7095/Downloads/FPGA-AudioSynth/vivado.jou
# Running On         : eecs-digital-34
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 33325 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41915 MB
# Available Virtual  : 39905 MB
#-----------------------------------------------------------
start_gui
open_project /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.xpr
update_compile_order -fileset sources_1
import_files -norecurse /home/ianh7095/Downloads/override.sv
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_synth_wrapper_0_0]
generate_target all [get_files  /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1 design_1_effect_interface_0_0_synth_1 design_1_synth_wrapper_0_0_synth_1 design_1_xpm_cdc_gen_0_0_synth_1 design_1_xpm_cdc_gen_0_1_synth_1 design_1_xpm_cdc_gen_0_2_synth_1 design_1_xpm_cdc_gen_0_3_synth_1 design_1_xpm_cdc_gen_10_0_synth_1 design_1_xpm_cdc_gen_11_0_synth_1 design_1_xpm_cdc_gen_12_0_synth_1 design_1_xpm_cdc_gen_4_0_synth_1 design_1_xpm_cdc_gen_5_0_synth_1 design_1_xpm_cdc_gen_6_0_synth_1 design_1_xpm_cdc_gen_7_0_synth_1 design_1_xpm_cdc_gen_8_0_synth_1 design_1_xpm_cdc_gen_9_0_synth_1 -jobs 12
wait_on_run design_1_axi_smc_2_synth_1
wait_on_run design_1_effect_interface_0_0_synth_1
wait_on_run design_1_synth_wrapper_0_0_synth_1
wait_on_run design_1_xpm_cdc_gen_0_0_synth_1
wait_on_run design_1_xpm_cdc_gen_0_1_synth_1
wait_on_run design_1_xpm_cdc_gen_0_2_synth_1
wait_on_run design_1_xpm_cdc_gen_0_3_synth_1
wait_on_run design_1_xpm_cdc_gen_10_0_synth_1
wait_on_run design_1_xpm_cdc_gen_11_0_synth_1
wait_on_run design_1_xpm_cdc_gen_12_0_synth_1
wait_on_run design_1_xpm_cdc_gen_4_0_synth_1
wait_on_run design_1_xpm_cdc_gen_5_0_synth_1
wait_on_run design_1_xpm_cdc_gen_6_0_synth_1
wait_on_run design_1_xpm_cdc_gen_7_0_synth_1
wait_on_run design_1_xpm_cdc_gen_8_0_synth_1
wait_on_run design_1_xpm_cdc_gen_9_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.cache/compile_simlib/modelsim} {questa=/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.cache/compile_simlib/questa} {xcelium=/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.cache/compile_simlib/xcelium} {vcs=/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.cache/compile_simlib/vcs} {riviera=/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.cache/compile_simlib/riviera}] -of_objects [get_files /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.ip_user_files/sim_scripts -ip_user_files_dir /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.ip_user_files -ipstatic_source_dir /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilslice:1.0 ilslice_1
endgroup
set_property -dict [list \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {4} \
] [get_bd_cells ilslice_1]
set_property CONFIG.DIN_TO {1} [get_bd_cells ilslice_1]
set_property CONFIG.DIN_FROM {3} [get_bd_cells ilslice_1]
connect_bd_net [get_bd_ports btns] [get_bd_pins ilslice_1/Din]
connect_bd_net [get_bd_pins ilslice_1/Dout] [get_bd_pins synth_wrapper_0/btn_in]
save_bd_design
reset_run synth_1
reset_run design_1_synth_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
import_files -norecurse /home/ianh7095/Downloads/FPGA-AudioSynth/sources/hdl/override.sv
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_synth_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_synth_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property CONFIG.C_DATA_DEPTH {16384} [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins i2s_transmitter_0/aud_mrst]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run design_1_audio_fir_interface_0_0_synth_1
reset_run design_1_audio_fir_wrapper_0_1_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_voice_control_interf_0_0_synth_1
reset_run design_1_voice_mixer_wrapper_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_fft_input_wrapper_0_0_synth_1
reset_run design_1_effect_mux_wrapper_0_0_synth_1
reset_run design_1_xfft_0_0_synth_1
reset_run design_1_rgb2dvi_0_0_synth_1
reset_run design_1_i2s_transmitter_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_fft_mag_wrapper_0_0_synth_1
reset_run design_1_fft_bin_filter_wrapp_0_0_synth_1
reset_run design_1_log_scale_wrapper_0_0_synth_1
reset_run design_1_clk_wiz_1_1_synth_1
reset_run design_1_axi_smc_2_synth_1
reset_run design_1_x_mapping_wrapper_0_0_synth_1
reset_run design_1_waterfall_buffer_wra_0_0_synth_1
reset_run design_1_color_mapping_wrapper_0_0_synth_1
reset_run design_1_video_handler_wrapper_0_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_hdmi_control_wrapper_0_0_synth_1
reset_run design_1_proc_sys_reset_1_0_synth_1
reset_run design_1_multi_voice_adsr_wra_0_0_synth_1
reset_run design_1_xpm_cdc_gen_0_2_synth_1
reset_run design_1_xpm_cdc_gen_0_0_synth_1
reset_run design_1_xpm_cdc_gen_0_1_synth_1
reset_run design_1_xpm_cdc_gen_0_3_synth_1
reset_run design_1_effect_interface_0_0_synth_1
reset_run design_1_xpm_cdc_gen_9_0_synth_1
reset_run design_1_xpm_cdc_gen_7_0_synth_1
reset_run design_1_xpm_cdc_gen_8_0_synth_1
reset_run design_1_xpm_cdc_gen_6_0_synth_1
reset_run design_1_xpm_cdc_gen_5_0_synth_1
reset_run design_1_xpm_cdc_gen_4_0_synth_1
reset_run design_1_xpm_cdc_gen_12_0_synth_1
reset_run design_1_xpm_cdc_gen_11_0_synth_1
reset_run design_1_xpm_cdc_gen_10_0_synth_1
reset_run design_1_synth_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_bd_objs [get_bd_cells ila_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
