
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Nov 11 16:38:32 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/minghe/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'minghe' on host 'minghe-Lenovo-Legion-Y7000P2020' (Linux_x86_64 version 6.8.0-48-generic) on Mon Nov 11 16:38:33 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/minghe/gemm_hls/build'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'MatrixMultiplication_synthesis.tcl'
INFO: [HLS 200-1510] Running: open_project MatrixMultiplication 
INFO: [HLS 200-10] Creating and opening project '/home/minghe/gemm_hls/build/MatrixMultiplication'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis xcu250-figd2104-2L-e 
INFO: [HLS 200-10] Creating and opening solution '/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: add_files -cflags -DMM_DYNAMIC_SIZES -O3 -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build /home/minghe/gemm_hls/kernel/Compute.cpp /home/minghe/gemm_hls/kernel/Memory.cpp /home/minghe/gemm_hls/kernel/Top.cpp 
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Compute.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Memory.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Top.cpp' to the project
INFO: [HLS 200-1510] Running: set_top MatrixMultiplicationKernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.930 MB.
INFO: [HLS 200-10] Analyzing design file '../kernel/Compute.cpp' ... 
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (../kernel/Compute.cpp:48:9)
INFO: [HLS 200-10] Analyzing design file '../kernel/Memory.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:12:70)
WARNING: [HLS 207-5292] unused parameter 'size_m' (../kernel/Memory.cpp:13:55)
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:37:32)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:37:55)
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:47:52)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:48:32)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:324:58)
INFO: [HLS 200-10] Analyzing design file '../kernel/Top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../kernel/Top.cpp:27:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../kernel/Top.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.31 seconds. CPU system time: 1.55 seconds. Elapsed time: 15 seconds; current allocated memory: 330.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 3,343 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,365 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,654 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,717 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,674 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,844 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,168 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,874 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,891 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,148 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,795 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,585 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,579 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,925 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,514 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:123:36)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:123:59)
INFO: [HLS 214-131] Inlining function 'SizeKMemory(unsigned int)' into 'IndexA(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:16:60)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::DataPackProxy(hlslib::DataPack<float, 16>&, int)' into 'hlslib::DataPack<float, 16>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316:15)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&, unsigned long)' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&)' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Push(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'IndexA(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:64:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Push(float const&)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:33)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:38)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:38)
INFO: [HLS 214-131] Inlining function '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'void _ReadAInnerLoop<1u>(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:102:2)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:53)
INFO: [HLS 214-131] Inlining function 'void _ReadAInnerLoop<1u>(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:122:11)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:76)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:117:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:115:30)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:222)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::DataPackProxy(hlslib::DataPack<float, 1>&, int)' into 'hlslib::DataPack<float, 1>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Pop()' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:43)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:158:14)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::operator=(float&&)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator[](unsigned long)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:53)
INFO: [HLS 214-131] Inlining function 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:177:9)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:76)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:127)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:174:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:172:30)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:131:36)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:131:59)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'IndexB(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:41:11)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:53)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:282:7)
INFO: [HLS 214-131] Inlining function 'IndexB(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:282:19)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:275:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:273:30)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:157)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:76)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::DataPackProxy(hlslib::DataPack<float, 8>&, int) (.3)' into 'hlslib::DataPack<float, 8>::operator[](unsigned long) (.1)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:318:14)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float&&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:17)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:294:112)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) (.1)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:2)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:19)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:297:27)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:19)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:297:151)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator=(hlslib::DataPack<float, 16>&&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:310:20)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:310:27)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:303:12)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:52)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:432:22)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:430:19)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:428:26)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8>&&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:427:19)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:427:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:75)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:147)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:408:28)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:409:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::DataPack<float, 8>::Fill(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:193:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Fill(float const&)' into 'hlslib::DataPack<float, 8>::DataPack(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:134:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::Get(int) const' into 'hlslib::DataPack<float, 1>::operator[](unsigned long) const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Get(int) const' into 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::DataPackProxy(hlslib::DataPack<float, 8>&, int)' into 'hlslib::DataPack<float, 8>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:38:24)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:184:18)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:184:27)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:171:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:141:51)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:137:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:49:20)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1>&&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:137:17)
INFO: [HLS 214-131] Inlining function 'float hlslib::op::Sum<float>::Apply<float const&, float const&>(float const&, float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:133:38)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:131:35)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:54:30)
INFO: [HLS 214-131] Inlining function 'float hlslib::op::Product<float>::Apply<float, float>(float&&, float&&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:37)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:66)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:56:32)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:56)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::DataPack(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:118:40)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:80:55)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:84:37)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:87:63)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:103:24)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:94:24)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:333:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:349:16)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator=(float&&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:45)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:335:30)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:47)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:342:34)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'IndexC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:50:51)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:368:30)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator=(hlslib::DataPack<float, 16> const&)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:380:69)
INFO: [HLS 214-131] Inlining function 'IndexC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:380:20)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:379:51)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:377:24)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:370:32)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'a' for cosimulation. (../kernel/Top.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'b' for cosimulation. (../kernel/Top.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'c' for cosimulation. (../kernel/Top.cpp:18:0)
INFO: [HLS 214-291] Loop 'ConvertWidthB_Compute' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:344:9)
INFO: [HLS 214-291] Loop 'Unroll_N' is marked as complete unroll implied by the pipeline pragma (../kernel/Compute.cpp:109:13)
INFO: [HLS 214-291] Loop 'DataPack_Fill' is marked as complete unroll implied by the pipeline pragma (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:191:5)
INFO: [HLS 214-291] Loop 'Unroll_M' is marked as complete unroll implied by the pipeline pragma (../kernel/Compute.cpp:121:15)
INFO: [HLS 214-291] Loop 'ConvertWidthB_Compute' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:314:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'ReadA_Unroll' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:66:3)
WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely (../kernel/Top.cpp:97:9)
WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely (../kernel/Top.cpp:98:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) in function 'MatrixMultiplicationKernel' completely with a factor of 32 (../kernel/Top.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'ConvertWidthB_Compute' (../kernel/Memory.cpp:344:9) in function 'ConvertWidthC' completely with a factor of 8 (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'Unroll_N' (../kernel/Compute.cpp:109:13) in function 'ProcessingElement' completely with a factor of 1 (../kernel/Compute.cpp:18:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'Unroll_M' (../kernel/Compute.cpp:121:15) is removed because the loop is unrolled completely (../kernel/Compute.cpp:138:9)
INFO: [HLS 214-186] Unrolling loop 'Unroll_M' (../kernel/Compute.cpp:121:15) in function 'ProcessingElement' completely with a factor of 8 (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'DataPack_Fill' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:191:5) in function 'ProcessingElement' completely with a factor of 8 (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'ConvertWidthB_Compute' (../kernel/Memory.cpp:314:7) in function 'ConvertWidthB' completely with a factor of 8 (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 8>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 16>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 1>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'ReadA_Unroll' (../kernel/Memory.cpp:66:3) in function 'ReadA' completely with a factor of 16 (../kernel/Memory.cpp:108:0)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 8>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Compute.cpp:26:18)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 8>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Memory.cpp:417:24)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 1>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199:17)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 1>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Memory.cpp:156:17)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack() (.43)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack() (.42)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack() (.42)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack() (.43)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:363:0)
INFO: [HLS 214-248] Applying array_partition to 'cBuffer': Complete partitioning on dimension 2. (../kernel/Compute.cpp:26:18)
INFO: [HLS 214-248] Applying array_partition to 'aSplit': Complete partitioning on dimension 1. (../kernel/Top.cpp:37:17)
INFO: [HLS 214-248] Applying array_partition to 'aPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:51:25)
INFO: [HLS 214-248] Applying array_partition to 'bPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:55:25)
INFO: [HLS 214-248] Applying array_partition to 'cPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_0' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_1' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_2' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_3' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_4' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_5' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_6' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_7' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_8' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_9' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_10' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_11' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_12' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_13' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_14' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_15' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_0' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_1' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_2' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_3' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_4' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_5' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_6' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_7' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_8' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_9' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_10' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_11' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_12' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_13' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_14' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_15' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_16' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_17' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_18' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_19' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_20' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_21' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_22' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_23' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_24' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_25' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_26' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_27' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_28' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_29' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_30' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_31' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'aPipes_32' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_0' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_1' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_2' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_3' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_4' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_5' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_6' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_7' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_8' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_9' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_10' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_11' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_12' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_13' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_14' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_15' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_16' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_17' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_18' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_19' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_20' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_21' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_22' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_23' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_24' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_25' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_26' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_27' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_28' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_29' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_30' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_31' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'bPipes_32' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_0' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_1' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_2' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_3' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_4' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_5' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_6' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_7' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_8' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_9' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_10' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_11' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_12' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_13' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_14' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_15' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_16' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_17' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_18' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_19' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_20' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_21' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_22' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_23' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_24' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_25' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_26' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_27' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_28' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_29' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_30' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_31' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'cPipes_32' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Compute.cpp:23:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Compute.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< InitializeABuffer_Inner> at ../kernel/Compute.cpp:31:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Memory.cpp:417:24 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'Collapse_K'. (../kernel/Compute.cpp:60:7)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 in loop 'ReadB_BufferB_M1'(../kernel/Memory.cpp:279:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kernel/Memory.cpp:279:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.21 seconds. CPU system time: 0.68 seconds. Elapsed time: 20.87 seconds; current allocated memory: 347.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 362.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 387.387 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'MatrixMultiplicationKernel' (../kernel/Top.cpp:10:1), detected/extracted 40 process function(s): 
	 'entry_proc'
	 'ReadA'
	 'TransposeA'
	 'ReadB'
	 'ConvertWidthB'
	 'FeedB'
	 'ProcessingElement.1'
	 'ProcessingElement.2'
	 'ProcessingElement.3'
	 'ProcessingElement.4'
	 'ProcessingElement.5'
	 'ProcessingElement.6'
	 'ProcessingElement.7'
	 'ProcessingElement.8'
	 'ProcessingElement.9'
	 'ProcessingElement.10'
	 'ProcessingElement.11'
	 'ProcessingElement.12'
	 'ProcessingElement.13'
	 'ProcessingElement.14'
	 'ProcessingElement.15'
	 'ProcessingElement.16'
	 'ProcessingElement.17'
	 'ProcessingElement.18'
	 'ProcessingElement.19'
	 'ProcessingElement.20'
	 'ProcessingElement.21'
	 'ProcessingElement.22'
	 'ProcessingElement.23'
	 'ProcessingElement.24'
	 'ProcessingElement.25'
	 'ProcessingElement.26'
	 'ProcessingElement.27'
	 'ProcessingElement.28'
	 'ProcessingElement.29'
	 'ProcessingElement.30'
	 'ProcessingElement.31'
	 'ProcessingElement'
	 'ConvertWidthC'
	 'WriteC'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.31'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.30'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.29'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.28'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.27'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.26'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.25'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.24'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.23'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.22'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.21'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.20'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.19'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.18'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.15'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.14'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.13'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.12'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.33 seconds; current allocated memory: 439.730 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_N1'(../kernel/Memory.cpp:372:7) and 'WriteC_M1'(../kernel/Memory.cpp:374:9) in function 'WriteC' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5) and 'WriteC_N1'(../kernel/Memory.cpp:372:7) in function 'WriteC' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5)  in function 'WriteC' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:376:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_OuterTile_N'(../kernel/Memory.cpp:368:3) and 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5) in function 'WriteC' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TransposeA_K'(../kernel/Memory.cpp:176:7) and 'VITIS_LOOP_153_1'(../kernel/Memory.cpp:153:20) in function 'TransposeA' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'TransposeA_K'(../kernel/Memory.cpp:176:7)  in function 'TransposeA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:155:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'TransposeA_M0'(../kernel/Memory.cpp:174:5)  in function 'TransposeA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:155:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadB_K'(../kernel/Memory.cpp:277:7) and 'ReadB_BufferB_M1'(../kernel/Memory.cpp:279:9) in function 'ReadB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadB_K'(../kernel/Memory.cpp:277:7)  in function 'ReadB' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:281:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadB_OuterTile_M'(../kernel/Memory.cpp:275:5) and 'ReadB_K'(../kernel/Memory.cpp:277:7) in function 'ReadB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadB_OuterTile_M'(../kernel/Memory.cpp:275:5)  in function 'ReadB' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:281:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_N1'(../kernel/Memory.cpp:121:9) and 'ReadA_N2'(../kernel/Memory.cpp:99:3) in function 'ReadA' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_K0'(../kernel/Memory.cpp:119:7) and 'ReadA_N1'(../kernel/Memory.cpp:121:9) in function 'ReadA' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadA_K0'(../kernel/Memory.cpp:119:7)  in function 'ReadA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:101:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadA_M0'(../kernel/Memory.cpp:117:5)  in function 'ReadA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:101:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_N0'(../kernel/Memory.cpp:115:3) and 'ReadA_M0'(../kernel/Memory.cpp:117:5) in function 'ReadA' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.31' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.31' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.30' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.30' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.29' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.29' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.28' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.28' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.27' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.27' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.26' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.26' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.25' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.25' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.24' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.24' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.23' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.23' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.22' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.22' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.21' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.21' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.20' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.20' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.19' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.19' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.13' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.13' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'FeedB_Pipeline_N'(../kernel/Memory.cpp:420:9) and 'FeedB_Pipeline_M'(../kernel/Memory.cpp:422:11) in function 'FeedB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ConvertWidthC_M'(../kernel/Memory.cpp:335:5)  in function 'ConvertWidthC' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:341:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_N1' (../kernel/Memory.cpp:372:7) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_OuterTile_M' (../kernel/Memory.cpp:370:5) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_OuterTile_N' (../kernel/Memory.cpp:368:3) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_K' (../kernel/Memory.cpp:176:7) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_M0' (../kernel/Memory.cpp:174:5) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_N0' (../kernel/Memory.cpp:172:3) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_K' (../kernel/Memory.cpp:277:7) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_OuterTile_M' (../kernel/Memory.cpp:275:5) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_OuterTile_N' (../kernel/Memory.cpp:273:3) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_N1' (../kernel/Memory.cpp:121:9) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_K0' (../kernel/Memory.cpp:119:7) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_M0' (../kernel/Memory.cpp:117:5) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_N0' (../kernel/Memory.cpp:115:3) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.9'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.8'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.7'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.6'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.5'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.4'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.31'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.31'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.30'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.30'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.3'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.29'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.29'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.28'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.28'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.27'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.27'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.26'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.26'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.25'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.25'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.24'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.24'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.23'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.23'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.22'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.22'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.21'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.20'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.2'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.19'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.18'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.17'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.16'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.15'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.14'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.13'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.12'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.11'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.10'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.1'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'FeedB_Pipeline_N' (../kernel/Memory.cpp:420:9) in function 'FeedB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthC_M' (../kernel/Memory.cpp:335:5) in function 'ConvertWidthC'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthC_N' (../kernel/Memory.cpp:333:3) in function 'ConvertWidthC'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthB_Outer' (../kernel/Memory.cpp:302:3) in function 'ConvertWidthB'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [HLS 200-657] Generating channel cPipes_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process ProcessingElement.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.14 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.15 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.17 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.18 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.20 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.21 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.22 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.23 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.26 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.27 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.29 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.31 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.67 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.17 seconds; current allocated memory: 2.427 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MatrixMultiplicationKernel' ...
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_1' to 'ProcessingElement_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_2' to 'ProcessingElement_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_WriteC_Flattened' to 'ProcessingElement_1_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1' to 'ProcessingElement_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_1' to 'ProcessingElement_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_2' to 'ProcessingElement_2_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_WriteC_Flattened' to 'ProcessingElement_2_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2' to 'ProcessingElement_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_1' to 'ProcessingElement_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_2' to 'ProcessingElement_3_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_WriteC_Flattened' to 'ProcessingElement_3_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3' to 'ProcessingElement_3'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_1' to 'ProcessingElement_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_2' to 'ProcessingElement_4_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_WriteC_Flattened' to 'ProcessingElement_4_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4' to 'ProcessingElement_4'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_1' to 'ProcessingElement_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_2' to 'ProcessingElement_5_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_WriteC_Flattened' to 'ProcessingElement_5_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5' to 'ProcessingElement_5'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_1' to 'ProcessingElement_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_2' to 'ProcessingElement_6_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_WriteC_Flattened' to 'ProcessingElement_6_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6' to 'ProcessingElement_6'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_1' to 'ProcessingElement_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_2' to 'ProcessingElement_7_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_WriteC_Flattened' to 'ProcessingElement_7_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7' to 'ProcessingElement_7'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_1' to 'ProcessingElement_8_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_2' to 'ProcessingElement_8_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_WriteC_Flattened' to 'ProcessingElement_8_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8' to 'ProcessingElement_8'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_1' to 'ProcessingElement_9_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_2' to 'ProcessingElement_9_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_WriteC_Flattened' to 'ProcessingElement_9_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9' to 'ProcessingElement_9'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_1' to 'ProcessingElement_10_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_2' to 'ProcessingElement_10_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_WriteC_Flattened' to 'ProcessingElement_10_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10' to 'ProcessingElement_10'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_1' to 'ProcessingElement_11_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_2' to 'ProcessingElement_11_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_WriteC_Flattened' to 'ProcessingElement_11_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11' to 'ProcessingElement_11'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_1' to 'ProcessingElement_12_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_2' to 'ProcessingElement_12_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_WriteC_Flattened' to 'ProcessingElement_12_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12' to 'ProcessingElement_12'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_1' to 'ProcessingElement_13_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_2' to 'ProcessingElement_13_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_WriteC_Flattened' to 'ProcessingElement_13_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13' to 'ProcessingElement_13'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_1' to 'ProcessingElement_14_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_2' to 'ProcessingElement_14_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_WriteC_Flattened' to 'ProcessingElement_14_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14' to 'ProcessingElement_14'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_1' to 'ProcessingElement_15_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_2' to 'ProcessingElement_15_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_WriteC_Flattened' to 'ProcessingElement_15_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15' to 'ProcessingElement_15'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_1' to 'ProcessingElement_16_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_2' to 'ProcessingElement_16_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_WriteC_Flattened' to 'ProcessingElement_16_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16' to 'ProcessingElement_16'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_1' to 'ProcessingElement_17_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_2' to 'ProcessingElement_17_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_WriteC_Flattened' to 'ProcessingElement_17_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17' to 'ProcessingElement_17'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_1' to 'ProcessingElement_18_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_2' to 'ProcessingElement_18_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_WriteC_Flattened' to 'ProcessingElement_18_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18' to 'ProcessingElement_18'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_1' to 'ProcessingElement_19_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_2' to 'ProcessingElement_19_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_WriteC_Flattened' to 'ProcessingElement_19_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19' to 'ProcessingElement_19'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_1' to 'ProcessingElement_20_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_2' to 'ProcessingElement_20_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_WriteC_Flattened' to 'ProcessingElement_20_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20' to 'ProcessingElement_20'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_1' to 'ProcessingElement_21_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_2' to 'ProcessingElement_21_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_WriteC_Flattened' to 'ProcessingElement_21_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21' to 'ProcessingElement_21'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_1' to 'ProcessingElement_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_2' to 'ProcessingElement_22_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_WriteC_Flattened' to 'ProcessingElement_22_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22' to 'ProcessingElement_22'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_1' to 'ProcessingElement_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_2' to 'ProcessingElement_23_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_WriteC_Flattened' to 'ProcessingElement_23_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23' to 'ProcessingElement_23'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_1' to 'ProcessingElement_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_2' to 'ProcessingElement_24_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_WriteC_Flattened' to 'ProcessingElement_24_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24' to 'ProcessingElement_24'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_1' to 'ProcessingElement_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_2' to 'ProcessingElement_25_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_WriteC_Flattened' to 'ProcessingElement_25_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25' to 'ProcessingElement_25'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_1' to 'ProcessingElement_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_2' to 'ProcessingElement_26_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_WriteC_Flattened' to 'ProcessingElement_26_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26' to 'ProcessingElement_26'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_1' to 'ProcessingElement_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_2' to 'ProcessingElement_27_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_WriteC_Flattened' to 'ProcessingElement_27_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27' to 'ProcessingElement_27'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_1' to 'ProcessingElement_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_2' to 'ProcessingElement_28_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_WriteC_Flattened' to 'ProcessingElement_28_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28' to 'ProcessingElement_28'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_1' to 'ProcessingElement_29_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_2' to 'ProcessingElement_29_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_WriteC_Flattened' to 'ProcessingElement_29_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29' to 'ProcessingElement_29'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_1' to 'ProcessingElement_30_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_2' to 'ProcessingElement_30_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_WriteC_Flattened' to 'ProcessingElement_30_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30' to 'ProcessingElement_30'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_1' to 'ProcessingElement_31_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_2' to 'ProcessingElement_31_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_WriteC_Flattened' to 'ProcessingElement_31_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31' to 'ProcessingElement_31'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TransposeA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConvertWidthB_Outer_ConvertWidthB_Memory'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ConvertWidthB_Outer_ConvertWidthB_Memory'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FeedB_Pipeline_N_FeedB_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FeedB_Pipeline_N_FeedB_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.498 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.521 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.521 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.533 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.533 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.534 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.546 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.547 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiplicationKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_WriteC_U0 (from entry_proc_U0 to WriteC_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' pipeline 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_37ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_60ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' pipeline 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TransposeA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_41ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_64ns_87_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TransposeA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' pipeline 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_37ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_60ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' pipeline 'ConvertWidthB_Outer_ConvertWidthB_Memory' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_32ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_55s_24ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' pipeline 'FeedB_Pipeline_N_FeedB_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' pipeline 'InitializeABuffer_Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_InitializeABuffer_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' pipeline 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_30ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' pipeline 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_38ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiplicationKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MatrixMultiplicationKernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'size_n', 'size_k', 'size_m' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiplicationKernel'.
INFO: [RTMG 210-285] Implementing FIFO 'c_c_U(MatrixMultiplicationKernel_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_0_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_1_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_2_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_3_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_4_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_5_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_6_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_7_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_8_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_9_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_10_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_11_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_12_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_13_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_14_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_15_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c5_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c8_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c13_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_0_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bMemory_U(MatrixMultiplicationKernel_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c4_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c7_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c12_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bFeed_U(MatrixMultiplicationKernel_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c3_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c6_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c11_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_0_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_1_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_1_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_0_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_1_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c1_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c9_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_2_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_2_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_2_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_3_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_3_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_3_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_4_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_4_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_4_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_5_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_5_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_5_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_6_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_6_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_6_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_7_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_7_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_7_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_8_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_8_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_8_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_9_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_9_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_9_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_10_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_10_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_10_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_11_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_11_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_11_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_12_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_12_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_12_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_13_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_13_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_13_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_14_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_14_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_14_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_15_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_15_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_15_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_16_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_16_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_16_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_17_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_17_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_17_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_18_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_18_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_18_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_19_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_19_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_19_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_20_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_20_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_20_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_21_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_21_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_21_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_22_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_22_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_22_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_23_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_23_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_23_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_24_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_24_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_24_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_25_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_25_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_25_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_26_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_26_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_26_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_27_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_27_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_27_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_28_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_28_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_28_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_29_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_29_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_29_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_30_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_30_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_30_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_31_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_31_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_31_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c2_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c10_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cMemory_U(MatrixMultiplicationKernel_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_WriteC_U0_U(MatrixMultiplicationKernel_start_for_WriteC_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_TransposeA_U0_U(MatrixMultiplicationKernel_start_for_TransposeA_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertWidthB_U0_U(MatrixMultiplicationKernel_start_for_ConvertWidthB_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FeedB_U0_U(MatrixMultiplicationKernel_start_for_FeedB_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertWidthC_U0_U(MatrixMultiplicationKernel_start_for_ConvertWidthC_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ProcessingElement_U0_U(MatrixMultiplicationKernel_start_for_ProcessingElement_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.71 seconds. CPU system time: 0.42 seconds. Elapsed time: 10.14 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.07 seconds; current allocated memory: 3.005 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 39.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 39.72 seconds; current allocated memory: 3.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for MatrixMultiplicationKernel.
INFO: [VLOG 209-307] Generating Verilog RTL for MatrixMultiplicationKernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:05; Allocated memory: 2.785 GB.
INFO: [HLS 200-112] Total CPU user time: 238.01 seconds. Total CPU system time: 9.11 seconds. Total elapsed time: 248.85 seconds; peak allocated memory: 3.100 GB.
