// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_diff_posterize_dataflow_in_loop_Row_Loop (
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        i,
        A,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        B,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        C,
        ap_clk,
        ap_rst,
        C_ap_vld,
        ap_start,
        i_ap_vld,
        A_ap_vld,
        B_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [7:0] m_axi_gmem0_WDATA;
output  [0:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [7:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [10:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [8:0] i;
input  [63:0] A;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [7:0] m_axi_gmem1_WDATA;
output  [0:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [7:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [10:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] B;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [7:0] m_axi_gmem2_WDATA;
output  [0:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [7:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [10:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] C;
input   ap_clk;
input   ap_rst;
input   C_ap_vld;
input   ap_start;
input   i_ap_vld;
input   A_ap_vld;
input   B_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_C_c_din;
wire    entry_proc_U0_C_c_write;
wire    Read_Loop_proc_U0_ap_start;
wire    Read_Loop_proc_U0_ap_done;
wire    Read_Loop_proc_U0_ap_continue;
wire    Read_Loop_proc_U0_ap_idle;
wire    Read_Loop_proc_U0_ap_ready;
wire    Read_Loop_proc_U0_m_axi_gmem0_AWVALID;
wire   [63:0] Read_Loop_proc_U0_m_axi_gmem0_AWADDR;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_AWID;
wire   [31:0] Read_Loop_proc_U0_m_axi_gmem0_AWLEN;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem0_AWBURST;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem0_AWPROT;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_AWQOS;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_AWREGION;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_AWUSER;
wire    Read_Loop_proc_U0_m_axi_gmem0_WVALID;
wire   [7:0] Read_Loop_proc_U0_m_axi_gmem0_WDATA;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_WSTRB;
wire    Read_Loop_proc_U0_m_axi_gmem0_WLAST;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_WID;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_WUSER;
wire    Read_Loop_proc_U0_m_axi_gmem0_ARVALID;
wire   [63:0] Read_Loop_proc_U0_m_axi_gmem0_ARADDR;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_ARID;
wire   [31:0] Read_Loop_proc_U0_m_axi_gmem0_ARLEN;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem0_ARBURST;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem0_ARPROT;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_ARQOS;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem0_ARREGION;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem0_ARUSER;
wire    Read_Loop_proc_U0_m_axi_gmem0_RREADY;
wire    Read_Loop_proc_U0_m_axi_gmem0_BREADY;
wire   [7:0] Read_Loop_proc_U0_i;
wire    Read_Loop_proc_U0_m_axi_gmem1_AWVALID;
wire   [63:0] Read_Loop_proc_U0_m_axi_gmem1_AWADDR;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_AWID;
wire   [31:0] Read_Loop_proc_U0_m_axi_gmem1_AWLEN;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem1_AWBURST;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem1_AWPROT;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_AWQOS;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_AWREGION;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_AWUSER;
wire    Read_Loop_proc_U0_m_axi_gmem1_WVALID;
wire   [7:0] Read_Loop_proc_U0_m_axi_gmem1_WDATA;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_WSTRB;
wire    Read_Loop_proc_U0_m_axi_gmem1_WLAST;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_WID;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_WUSER;
wire    Read_Loop_proc_U0_m_axi_gmem1_ARVALID;
wire   [63:0] Read_Loop_proc_U0_m_axi_gmem1_ARADDR;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_ARID;
wire   [31:0] Read_Loop_proc_U0_m_axi_gmem1_ARLEN;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem1_ARBURST;
wire   [1:0] Read_Loop_proc_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] Read_Loop_proc_U0_m_axi_gmem1_ARPROT;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_ARQOS;
wire   [3:0] Read_Loop_proc_U0_m_axi_gmem1_ARREGION;
wire   [0:0] Read_Loop_proc_U0_m_axi_gmem1_ARUSER;
wire    Read_Loop_proc_U0_m_axi_gmem1_RREADY;
wire    Read_Loop_proc_U0_m_axi_gmem1_BREADY;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0;
wire   [4:0] Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0;
wire   [7:0] Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0;
wire   [7:0] Read_Loop_proc_U0_ap_return;
wire    ap_channel_done_tmp;
wire    tmp_full_n;
reg    ap_sync_reg_channel_write_tmp;
wire    ap_sync_channel_write_tmp;
wire    ap_channel_done_image_diff_posterize_rowB_7;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_7;
wire    ap_sync_channel_write_image_diff_posterize_rowB_7;
wire    ap_channel_done_image_diff_posterize_rowA_7;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_7;
wire    ap_sync_channel_write_image_diff_posterize_rowA_7;
wire    ap_channel_done_image_diff_posterize_rowB_6;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_6;
wire    ap_sync_channel_write_image_diff_posterize_rowB_6;
wire    ap_channel_done_image_diff_posterize_rowA_6;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_6;
wire    ap_sync_channel_write_image_diff_posterize_rowA_6;
wire    ap_channel_done_image_diff_posterize_rowB_5;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_5;
wire    ap_sync_channel_write_image_diff_posterize_rowB_5;
wire    ap_channel_done_image_diff_posterize_rowA_5;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_5;
wire    ap_sync_channel_write_image_diff_posterize_rowA_5;
wire    ap_channel_done_image_diff_posterize_rowB_4;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_4;
wire    ap_sync_channel_write_image_diff_posterize_rowB_4;
wire    ap_channel_done_image_diff_posterize_rowA_4;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_4;
wire    ap_sync_channel_write_image_diff_posterize_rowA_4;
wire    ap_channel_done_image_diff_posterize_rowB_3;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_3;
wire    ap_sync_channel_write_image_diff_posterize_rowB_3;
wire    ap_channel_done_image_diff_posterize_rowA_3;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_3;
wire    ap_sync_channel_write_image_diff_posterize_rowA_3;
wire    ap_channel_done_image_diff_posterize_rowB_2;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_2;
wire    ap_sync_channel_write_image_diff_posterize_rowB_2;
wire    ap_channel_done_image_diff_posterize_rowA_2;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_2;
wire    ap_sync_channel_write_image_diff_posterize_rowA_2;
wire    ap_channel_done_image_diff_posterize_rowB_1;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_1;
wire    ap_sync_channel_write_image_diff_posterize_rowB_1;
wire    ap_channel_done_image_diff_posterize_rowA_1;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_1;
wire    ap_sync_channel_write_image_diff_posterize_rowA_1;
wire    ap_channel_done_image_diff_posterize_rowB_0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowB_0;
wire    ap_sync_channel_write_image_diff_posterize_rowB_0;
wire    ap_channel_done_image_diff_posterize_rowA_0;
wire    Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowA_0;
wire    ap_sync_channel_write_image_diff_posterize_rowA_0;
wire    Col_Loop_proc_U0_ap_start;
wire    Col_Loop_proc_U0_ap_done;
wire    Col_Loop_proc_U0_ap_continue;
wire    Col_Loop_proc_U0_ap_idle;
wire    Col_Loop_proc_U0_ap_ready;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0;
wire   [4:0] Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0;
wire   [7:0] Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0;
wire    ap_channel_done_image_diff_posterize_rowC_7;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_7;
wire    ap_sync_channel_write_image_diff_posterize_rowC_7;
wire    ap_channel_done_image_diff_posterize_rowC_6;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_6;
wire    ap_sync_channel_write_image_diff_posterize_rowC_6;
wire    ap_channel_done_image_diff_posterize_rowC_5;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_5;
wire    ap_sync_channel_write_image_diff_posterize_rowC_5;
wire    ap_channel_done_image_diff_posterize_rowC_4;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_4;
wire    ap_sync_channel_write_image_diff_posterize_rowC_4;
wire    ap_channel_done_image_diff_posterize_rowC_3;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_3;
wire    ap_sync_channel_write_image_diff_posterize_rowC_3;
wire    ap_channel_done_image_diff_posterize_rowC_2;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_2;
wire    ap_sync_channel_write_image_diff_posterize_rowC_2;
wire    ap_channel_done_image_diff_posterize_rowC_1;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_1;
wire    ap_sync_channel_write_image_diff_posterize_rowC_1;
wire    ap_channel_done_image_diff_posterize_rowC_0;
wire    Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n;
reg    ap_sync_reg_channel_write_image_diff_posterize_rowC_0;
wire    ap_sync_channel_write_image_diff_posterize_rowC_0;
wire    Write_Loop_proc_U0_ap_start;
wire    Write_Loop_proc_U0_ap_done;
wire    Write_Loop_proc_U0_ap_continue;
wire    Write_Loop_proc_U0_ap_idle;
wire    Write_Loop_proc_U0_ap_ready;
wire    Write_Loop_proc_U0_m_axi_gmem2_AWVALID;
wire   [63:0] Write_Loop_proc_U0_m_axi_gmem2_AWADDR;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_AWID;
wire   [31:0] Write_Loop_proc_U0_m_axi_gmem2_AWLEN;
wire   [2:0] Write_Loop_proc_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] Write_Loop_proc_U0_m_axi_gmem2_AWBURST;
wire   [1:0] Write_Loop_proc_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] Write_Loop_proc_U0_m_axi_gmem2_AWPROT;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_AWQOS;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_AWREGION;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_AWUSER;
wire    Write_Loop_proc_U0_m_axi_gmem2_WVALID;
wire   [7:0] Write_Loop_proc_U0_m_axi_gmem2_WDATA;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_WSTRB;
wire    Write_Loop_proc_U0_m_axi_gmem2_WLAST;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_WID;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_WUSER;
wire    Write_Loop_proc_U0_m_axi_gmem2_ARVALID;
wire   [63:0] Write_Loop_proc_U0_m_axi_gmem2_ARADDR;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_ARID;
wire   [31:0] Write_Loop_proc_U0_m_axi_gmem2_ARLEN;
wire   [2:0] Write_Loop_proc_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] Write_Loop_proc_U0_m_axi_gmem2_ARBURST;
wire   [1:0] Write_Loop_proc_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] Write_Loop_proc_U0_m_axi_gmem2_ARPROT;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_ARQOS;
wire   [3:0] Write_Loop_proc_U0_m_axi_gmem2_ARREGION;
wire   [0:0] Write_Loop_proc_U0_m_axi_gmem2_ARUSER;
wire    Write_Loop_proc_U0_m_axi_gmem2_RREADY;
wire    Write_Loop_proc_U0_m_axi_gmem2_BREADY;
wire    Write_Loop_proc_U0_C_read;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0;
wire   [4:0] Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0;
wire    Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0;
wire   [7:0] image_diff_posterize_rowA_0_i_q0;
wire   [7:0] image_diff_posterize_rowA_0_t_q0;
wire    image_diff_posterize_rowA_0_i_full_n;
wire    image_diff_posterize_rowA_0_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_0_i_q0;
wire   [7:0] image_diff_posterize_rowB_0_t_q0;
wire    image_diff_posterize_rowB_0_i_full_n;
wire    image_diff_posterize_rowB_0_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_1_i_q0;
wire   [7:0] image_diff_posterize_rowA_1_t_q0;
wire    image_diff_posterize_rowA_1_i_full_n;
wire    image_diff_posterize_rowA_1_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_1_i_q0;
wire   [7:0] image_diff_posterize_rowB_1_t_q0;
wire    image_diff_posterize_rowB_1_i_full_n;
wire    image_diff_posterize_rowB_1_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_2_i_q0;
wire   [7:0] image_diff_posterize_rowA_2_t_q0;
wire    image_diff_posterize_rowA_2_i_full_n;
wire    image_diff_posterize_rowA_2_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_2_i_q0;
wire   [7:0] image_diff_posterize_rowB_2_t_q0;
wire    image_diff_posterize_rowB_2_i_full_n;
wire    image_diff_posterize_rowB_2_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_3_i_q0;
wire   [7:0] image_diff_posterize_rowA_3_t_q0;
wire    image_diff_posterize_rowA_3_i_full_n;
wire    image_diff_posterize_rowA_3_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_3_i_q0;
wire   [7:0] image_diff_posterize_rowB_3_t_q0;
wire    image_diff_posterize_rowB_3_i_full_n;
wire    image_diff_posterize_rowB_3_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_4_i_q0;
wire   [7:0] image_diff_posterize_rowA_4_t_q0;
wire    image_diff_posterize_rowA_4_i_full_n;
wire    image_diff_posterize_rowA_4_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_4_i_q0;
wire   [7:0] image_diff_posterize_rowB_4_t_q0;
wire    image_diff_posterize_rowB_4_i_full_n;
wire    image_diff_posterize_rowB_4_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_5_i_q0;
wire   [7:0] image_diff_posterize_rowA_5_t_q0;
wire    image_diff_posterize_rowA_5_i_full_n;
wire    image_diff_posterize_rowA_5_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_5_i_q0;
wire   [7:0] image_diff_posterize_rowB_5_t_q0;
wire    image_diff_posterize_rowB_5_i_full_n;
wire    image_diff_posterize_rowB_5_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_6_i_q0;
wire   [7:0] image_diff_posterize_rowA_6_t_q0;
wire    image_diff_posterize_rowA_6_i_full_n;
wire    image_diff_posterize_rowA_6_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_6_i_q0;
wire   [7:0] image_diff_posterize_rowB_6_t_q0;
wire    image_diff_posterize_rowB_6_i_full_n;
wire    image_diff_posterize_rowB_6_t_empty_n;
wire   [7:0] image_diff_posterize_rowA_7_i_q0;
wire   [7:0] image_diff_posterize_rowA_7_t_q0;
wire    image_diff_posterize_rowA_7_i_full_n;
wire    image_diff_posterize_rowA_7_t_empty_n;
wire   [7:0] image_diff_posterize_rowB_7_i_q0;
wire   [7:0] image_diff_posterize_rowB_7_t_q0;
wire    image_diff_posterize_rowB_7_i_full_n;
wire    image_diff_posterize_rowB_7_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_0_i_q0;
wire   [7:0] image_diff_posterize_rowC_0_t_q0;
wire    image_diff_posterize_rowC_0_i_full_n;
wire    image_diff_posterize_rowC_0_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_1_i_q0;
wire   [7:0] image_diff_posterize_rowC_1_t_q0;
wire    image_diff_posterize_rowC_1_i_full_n;
wire    image_diff_posterize_rowC_1_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_2_i_q0;
wire   [7:0] image_diff_posterize_rowC_2_t_q0;
wire    image_diff_posterize_rowC_2_i_full_n;
wire    image_diff_posterize_rowC_2_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_3_i_q0;
wire   [7:0] image_diff_posterize_rowC_3_t_q0;
wire    image_diff_posterize_rowC_3_i_full_n;
wire    image_diff_posterize_rowC_3_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_4_i_q0;
wire   [7:0] image_diff_posterize_rowC_4_t_q0;
wire    image_diff_posterize_rowC_4_i_full_n;
wire    image_diff_posterize_rowC_4_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_5_i_q0;
wire   [7:0] image_diff_posterize_rowC_5_t_q0;
wire    image_diff_posterize_rowC_5_i_full_n;
wire    image_diff_posterize_rowC_5_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_6_i_q0;
wire   [7:0] image_diff_posterize_rowC_6_t_q0;
wire    image_diff_posterize_rowC_6_i_full_n;
wire    image_diff_posterize_rowC_6_t_empty_n;
wire   [7:0] image_diff_posterize_rowC_7_i_q0;
wire   [7:0] image_diff_posterize_rowC_7_t_q0;
wire    image_diff_posterize_rowC_7_i_full_n;
wire    image_diff_posterize_rowC_7_t_empty_n;
wire    C_c_full_n;
wire   [63:0] C_c_dout;
wire   [2:0] C_c_num_data_valid;
wire   [2:0] C_c_fifo_cap;
wire    C_c_empty_n;
wire   [7:0] tmp_dout;
wire   [2:0] tmp_num_data_valid;
wire   [2:0] tmp_fifo_cap;
wire    tmp_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Read_Loop_proc_U0_ap_ready;
wire    ap_sync_Read_Loop_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_tmp = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_7 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_7 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_6 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_6 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_5 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_5 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_4 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_4 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_3 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_3 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_2 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_2 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_1 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_1 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowB_0 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowA_0 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_7 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_6 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_5 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_4 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_3 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_2 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_1 = 1'b0;
#0 ap_sync_reg_channel_write_image_diff_posterize_rowC_0 = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Read_Loop_proc_U0_ap_ready = 1'b0;
end

image_diff_posterize_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .C(C),
    .C_c_din(entry_proc_U0_C_c_din),
    .C_c_num_data_valid(C_c_num_data_valid),
    .C_c_fifo_cap(C_c_fifo_cap),
    .C_c_full_n(C_c_full_n),
    .C_c_write(entry_proc_U0_C_c_write)
);

image_diff_posterize_Read_Loop_proc Read_Loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Read_Loop_proc_U0_ap_start),
    .ap_done(Read_Loop_proc_U0_ap_done),
    .ap_continue(Read_Loop_proc_U0_ap_continue),
    .ap_idle(Read_Loop_proc_U0_ap_idle),
    .ap_ready(Read_Loop_proc_U0_ap_ready),
    .m_axi_gmem0_AWVALID(Read_Loop_proc_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(Read_Loop_proc_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(Read_Loop_proc_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(Read_Loop_proc_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(Read_Loop_proc_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(Read_Loop_proc_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(Read_Loop_proc_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(Read_Loop_proc_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(Read_Loop_proc_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(Read_Loop_proc_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(Read_Loop_proc_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(Read_Loop_proc_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(Read_Loop_proc_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(Read_Loop_proc_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(Read_Loop_proc_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(Read_Loop_proc_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(Read_Loop_proc_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(Read_Loop_proc_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(Read_Loop_proc_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(Read_Loop_proc_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(Read_Loop_proc_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(Read_Loop_proc_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(Read_Loop_proc_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(Read_Loop_proc_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(Read_Loop_proc_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(Read_Loop_proc_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(Read_Loop_proc_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(Read_Loop_proc_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(Read_Loop_proc_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(Read_Loop_proc_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(Read_Loop_proc_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(Read_Loop_proc_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .i(Read_Loop_proc_U0_i),
    .A(A),
    .m_axi_gmem1_AWVALID(Read_Loop_proc_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(Read_Loop_proc_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(Read_Loop_proc_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(Read_Loop_proc_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(Read_Loop_proc_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(Read_Loop_proc_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(Read_Loop_proc_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(Read_Loop_proc_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(Read_Loop_proc_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(Read_Loop_proc_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(Read_Loop_proc_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(Read_Loop_proc_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(Read_Loop_proc_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(Read_Loop_proc_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(Read_Loop_proc_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(Read_Loop_proc_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(Read_Loop_proc_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(Read_Loop_proc_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(Read_Loop_proc_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(Read_Loop_proc_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(Read_Loop_proc_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(Read_Loop_proc_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(Read_Loop_proc_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(Read_Loop_proc_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(Read_Loop_proc_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(Read_Loop_proc_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(Read_Loop_proc_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(Read_Loop_proc_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(Read_Loop_proc_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(Read_Loop_proc_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(Read_Loop_proc_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(Read_Loop_proc_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .B(B),
    .image_diff_posterize_rowA_0_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0),
    .image_diff_posterize_rowA_0_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0),
    .image_diff_posterize_rowA_0_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0),
    .image_diff_posterize_rowA_0_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0),
    .image_diff_posterize_rowB_0_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0),
    .image_diff_posterize_rowB_0_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0),
    .image_diff_posterize_rowB_0_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0),
    .image_diff_posterize_rowB_0_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0),
    .image_diff_posterize_rowA_1_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0),
    .image_diff_posterize_rowA_1_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0),
    .image_diff_posterize_rowA_1_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0),
    .image_diff_posterize_rowA_1_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0),
    .image_diff_posterize_rowB_1_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0),
    .image_diff_posterize_rowB_1_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0),
    .image_diff_posterize_rowB_1_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0),
    .image_diff_posterize_rowB_1_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0),
    .image_diff_posterize_rowA_2_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0),
    .image_diff_posterize_rowA_2_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0),
    .image_diff_posterize_rowA_2_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0),
    .image_diff_posterize_rowA_2_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0),
    .image_diff_posterize_rowB_2_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0),
    .image_diff_posterize_rowB_2_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0),
    .image_diff_posterize_rowB_2_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0),
    .image_diff_posterize_rowB_2_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0),
    .image_diff_posterize_rowA_3_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0),
    .image_diff_posterize_rowA_3_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0),
    .image_diff_posterize_rowA_3_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0),
    .image_diff_posterize_rowA_3_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0),
    .image_diff_posterize_rowB_3_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0),
    .image_diff_posterize_rowB_3_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0),
    .image_diff_posterize_rowB_3_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0),
    .image_diff_posterize_rowB_3_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0),
    .image_diff_posterize_rowA_4_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0),
    .image_diff_posterize_rowA_4_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0),
    .image_diff_posterize_rowA_4_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0),
    .image_diff_posterize_rowA_4_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0),
    .image_diff_posterize_rowB_4_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0),
    .image_diff_posterize_rowB_4_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0),
    .image_diff_posterize_rowB_4_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0),
    .image_diff_posterize_rowB_4_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0),
    .image_diff_posterize_rowA_5_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0),
    .image_diff_posterize_rowA_5_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0),
    .image_diff_posterize_rowA_5_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0),
    .image_diff_posterize_rowA_5_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0),
    .image_diff_posterize_rowB_5_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0),
    .image_diff_posterize_rowB_5_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0),
    .image_diff_posterize_rowB_5_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0),
    .image_diff_posterize_rowB_5_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0),
    .image_diff_posterize_rowA_6_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0),
    .image_diff_posterize_rowA_6_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0),
    .image_diff_posterize_rowA_6_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0),
    .image_diff_posterize_rowA_6_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0),
    .image_diff_posterize_rowB_6_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0),
    .image_diff_posterize_rowB_6_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0),
    .image_diff_posterize_rowB_6_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0),
    .image_diff_posterize_rowB_6_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0),
    .image_diff_posterize_rowA_7_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0),
    .image_diff_posterize_rowA_7_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0),
    .image_diff_posterize_rowA_7_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0),
    .image_diff_posterize_rowA_7_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0),
    .image_diff_posterize_rowB_7_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0),
    .image_diff_posterize_rowB_7_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0),
    .image_diff_posterize_rowB_7_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0),
    .image_diff_posterize_rowB_7_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0),
    .ap_return(Read_Loop_proc_U0_ap_return)
);

image_diff_posterize_Col_Loop_proc Col_Loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Col_Loop_proc_U0_ap_start),
    .ap_done(Col_Loop_proc_U0_ap_done),
    .ap_continue(Col_Loop_proc_U0_ap_continue),
    .ap_idle(Col_Loop_proc_U0_ap_idle),
    .ap_ready(Col_Loop_proc_U0_ap_ready),
    .image_diff_posterize_rowA_0_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0),
    .image_diff_posterize_rowA_0_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0),
    .image_diff_posterize_rowA_0_q0(image_diff_posterize_rowA_0_t_q0),
    .image_diff_posterize_rowA_1_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0),
    .image_diff_posterize_rowA_1_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0),
    .image_diff_posterize_rowA_1_q0(image_diff_posterize_rowA_1_t_q0),
    .image_diff_posterize_rowA_2_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0),
    .image_diff_posterize_rowA_2_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0),
    .image_diff_posterize_rowA_2_q0(image_diff_posterize_rowA_2_t_q0),
    .image_diff_posterize_rowA_3_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0),
    .image_diff_posterize_rowA_3_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0),
    .image_diff_posterize_rowA_3_q0(image_diff_posterize_rowA_3_t_q0),
    .image_diff_posterize_rowA_4_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0),
    .image_diff_posterize_rowA_4_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0),
    .image_diff_posterize_rowA_4_q0(image_diff_posterize_rowA_4_t_q0),
    .image_diff_posterize_rowA_5_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0),
    .image_diff_posterize_rowA_5_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0),
    .image_diff_posterize_rowA_5_q0(image_diff_posterize_rowA_5_t_q0),
    .image_diff_posterize_rowA_6_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0),
    .image_diff_posterize_rowA_6_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0),
    .image_diff_posterize_rowA_6_q0(image_diff_posterize_rowA_6_t_q0),
    .image_diff_posterize_rowA_7_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0),
    .image_diff_posterize_rowA_7_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0),
    .image_diff_posterize_rowA_7_q0(image_diff_posterize_rowA_7_t_q0),
    .image_diff_posterize_rowB_0_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0),
    .image_diff_posterize_rowB_0_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0),
    .image_diff_posterize_rowB_0_q0(image_diff_posterize_rowB_0_t_q0),
    .image_diff_posterize_rowB_1_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0),
    .image_diff_posterize_rowB_1_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0),
    .image_diff_posterize_rowB_1_q0(image_diff_posterize_rowB_1_t_q0),
    .image_diff_posterize_rowB_2_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0),
    .image_diff_posterize_rowB_2_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0),
    .image_diff_posterize_rowB_2_q0(image_diff_posterize_rowB_2_t_q0),
    .image_diff_posterize_rowB_3_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0),
    .image_diff_posterize_rowB_3_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0),
    .image_diff_posterize_rowB_3_q0(image_diff_posterize_rowB_3_t_q0),
    .image_diff_posterize_rowB_4_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0),
    .image_diff_posterize_rowB_4_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0),
    .image_diff_posterize_rowB_4_q0(image_diff_posterize_rowB_4_t_q0),
    .image_diff_posterize_rowB_5_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0),
    .image_diff_posterize_rowB_5_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0),
    .image_diff_posterize_rowB_5_q0(image_diff_posterize_rowB_5_t_q0),
    .image_diff_posterize_rowB_6_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0),
    .image_diff_posterize_rowB_6_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0),
    .image_diff_posterize_rowB_6_q0(image_diff_posterize_rowB_6_t_q0),
    .image_diff_posterize_rowB_7_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0),
    .image_diff_posterize_rowB_7_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0),
    .image_diff_posterize_rowB_7_q0(image_diff_posterize_rowB_7_t_q0),
    .image_diff_posterize_rowC_0_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0),
    .image_diff_posterize_rowC_0_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0),
    .image_diff_posterize_rowC_0_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0),
    .image_diff_posterize_rowC_0_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0),
    .image_diff_posterize_rowC_1_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0),
    .image_diff_posterize_rowC_1_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0),
    .image_diff_posterize_rowC_1_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0),
    .image_diff_posterize_rowC_1_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0),
    .image_diff_posterize_rowC_2_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0),
    .image_diff_posterize_rowC_2_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0),
    .image_diff_posterize_rowC_2_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0),
    .image_diff_posterize_rowC_2_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0),
    .image_diff_posterize_rowC_3_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0),
    .image_diff_posterize_rowC_3_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0),
    .image_diff_posterize_rowC_3_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0),
    .image_diff_posterize_rowC_3_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0),
    .image_diff_posterize_rowC_4_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0),
    .image_diff_posterize_rowC_4_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0),
    .image_diff_posterize_rowC_4_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0),
    .image_diff_posterize_rowC_4_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0),
    .image_diff_posterize_rowC_5_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0),
    .image_diff_posterize_rowC_5_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0),
    .image_diff_posterize_rowC_5_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0),
    .image_diff_posterize_rowC_5_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0),
    .image_diff_posterize_rowC_6_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0),
    .image_diff_posterize_rowC_6_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0),
    .image_diff_posterize_rowC_6_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0),
    .image_diff_posterize_rowC_6_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0),
    .image_diff_posterize_rowC_7_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0),
    .image_diff_posterize_rowC_7_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0),
    .image_diff_posterize_rowC_7_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0),
    .image_diff_posterize_rowC_7_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0)
);

image_diff_posterize_Write_Loop_proc Write_Loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Write_Loop_proc_U0_ap_start),
    .ap_done(Write_Loop_proc_U0_ap_done),
    .ap_continue(Write_Loop_proc_U0_ap_continue),
    .ap_idle(Write_Loop_proc_U0_ap_idle),
    .ap_ready(Write_Loop_proc_U0_ap_ready),
    .m_axi_gmem2_AWVALID(Write_Loop_proc_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(Write_Loop_proc_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(Write_Loop_proc_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(Write_Loop_proc_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(Write_Loop_proc_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(Write_Loop_proc_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(Write_Loop_proc_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(Write_Loop_proc_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(Write_Loop_proc_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(Write_Loop_proc_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(Write_Loop_proc_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(Write_Loop_proc_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(Write_Loop_proc_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
    .m_axi_gmem2_WDATA(Write_Loop_proc_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(Write_Loop_proc_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(Write_Loop_proc_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(Write_Loop_proc_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(Write_Loop_proc_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(Write_Loop_proc_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(Write_Loop_proc_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(Write_Loop_proc_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(Write_Loop_proc_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(Write_Loop_proc_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(Write_Loop_proc_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(Write_Loop_proc_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(Write_Loop_proc_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(Write_Loop_proc_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(Write_Loop_proc_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(Write_Loop_proc_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(Write_Loop_proc_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(Write_Loop_proc_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(8'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(11'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
    .m_axi_gmem2_BREADY(Write_Loop_proc_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
    .m_axi_gmem2_BID(m_axi_gmem2_BID),
    .m_axi_gmem2_BUSER(m_axi_gmem2_BUSER),
    .p_read(tmp_dout),
    .C_dout(C_c_dout),
    .C_num_data_valid(C_c_num_data_valid),
    .C_fifo_cap(C_c_fifo_cap),
    .C_empty_n(C_c_empty_n),
    .C_read(Write_Loop_proc_U0_C_read),
    .image_diff_posterize_rowC_0_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0),
    .image_diff_posterize_rowC_0_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0),
    .image_diff_posterize_rowC_0_q0(image_diff_posterize_rowC_0_t_q0),
    .image_diff_posterize_rowC_1_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0),
    .image_diff_posterize_rowC_1_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0),
    .image_diff_posterize_rowC_1_q0(image_diff_posterize_rowC_1_t_q0),
    .image_diff_posterize_rowC_2_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0),
    .image_diff_posterize_rowC_2_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0),
    .image_diff_posterize_rowC_2_q0(image_diff_posterize_rowC_2_t_q0),
    .image_diff_posterize_rowC_3_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0),
    .image_diff_posterize_rowC_3_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0),
    .image_diff_posterize_rowC_3_q0(image_diff_posterize_rowC_3_t_q0),
    .image_diff_posterize_rowC_4_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0),
    .image_diff_posterize_rowC_4_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0),
    .image_diff_posterize_rowC_4_q0(image_diff_posterize_rowC_4_t_q0),
    .image_diff_posterize_rowC_5_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0),
    .image_diff_posterize_rowC_5_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0),
    .image_diff_posterize_rowC_5_q0(image_diff_posterize_rowC_5_t_q0),
    .image_diff_posterize_rowC_6_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0),
    .image_diff_posterize_rowC_6_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0),
    .image_diff_posterize_rowC_6_q0(image_diff_posterize_rowC_6_t_q0),
    .image_diff_posterize_rowC_7_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0),
    .image_diff_posterize_rowC_7_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0),
    .image_diff_posterize_rowC_7_q0(image_diff_posterize_rowC_7_t_q0)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0),
    .i_q0(image_diff_posterize_rowA_0_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_0_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_0),
    .t_empty_n(image_diff_posterize_rowA_0_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0),
    .i_q0(image_diff_posterize_rowB_0_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_0_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_0),
    .t_empty_n(image_diff_posterize_rowB_0_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0),
    .i_q0(image_diff_posterize_rowA_1_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_1_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_1),
    .t_empty_n(image_diff_posterize_rowA_1_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0),
    .i_q0(image_diff_posterize_rowB_1_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_1_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_1),
    .t_empty_n(image_diff_posterize_rowB_1_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0),
    .i_q0(image_diff_posterize_rowA_2_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_2_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_2),
    .t_empty_n(image_diff_posterize_rowA_2_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0),
    .i_q0(image_diff_posterize_rowB_2_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_2_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_2),
    .t_empty_n(image_diff_posterize_rowB_2_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0),
    .i_q0(image_diff_posterize_rowA_3_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_3_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_3),
    .t_empty_n(image_diff_posterize_rowA_3_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0),
    .i_q0(image_diff_posterize_rowB_3_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_3_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_3),
    .t_empty_n(image_diff_posterize_rowB_3_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0),
    .i_q0(image_diff_posterize_rowA_4_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_4_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_4),
    .t_empty_n(image_diff_posterize_rowA_4_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0),
    .i_q0(image_diff_posterize_rowB_4_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_4_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_4),
    .t_empty_n(image_diff_posterize_rowB_4_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0),
    .i_q0(image_diff_posterize_rowA_5_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_5_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_5),
    .t_empty_n(image_diff_posterize_rowA_5_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0),
    .i_q0(image_diff_posterize_rowB_5_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_5_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_5),
    .t_empty_n(image_diff_posterize_rowB_5_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0),
    .i_q0(image_diff_posterize_rowA_6_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_6_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_6),
    .t_empty_n(image_diff_posterize_rowA_6_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0),
    .i_q0(image_diff_posterize_rowB_6_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_6_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_6),
    .t_empty_n(image_diff_posterize_rowB_6_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowA_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0),
    .i_q0(image_diff_posterize_rowA_7_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowA_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowA_7_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowA_7),
    .t_empty_n(image_diff_posterize_rowA_7_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowB_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0),
    .i_ce0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0),
    .i_we0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0),
    .i_d0(Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0),
    .i_q0(image_diff_posterize_rowB_7_i_q0),
    .t_address0(Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0),
    .t_ce0(Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowB_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowB_7_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowB_7),
    .t_empty_n(image_diff_posterize_rowB_7_t_empty_n),
    .t_read(Col_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0),
    .i_q0(image_diff_posterize_rowC_0_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_0_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_0),
    .t_empty_n(image_diff_posterize_rowC_0_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0),
    .i_q0(image_diff_posterize_rowC_1_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_1_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_1),
    .t_empty_n(image_diff_posterize_rowC_1_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0),
    .i_q0(image_diff_posterize_rowC_2_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_2_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_2),
    .t_empty_n(image_diff_posterize_rowC_2_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0),
    .i_q0(image_diff_posterize_rowC_3_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_3_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_3),
    .t_empty_n(image_diff_posterize_rowC_3_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0),
    .i_q0(image_diff_posterize_rowC_4_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_4_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_4),
    .t_empty_n(image_diff_posterize_rowC_4_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0),
    .i_q0(image_diff_posterize_rowC_5_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_5_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_5),
    .t_empty_n(image_diff_posterize_rowC_5_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0),
    .i_q0(image_diff_posterize_rowC_6_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_6_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_6),
    .t_empty_n(image_diff_posterize_rowC_6_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
image_diff_posterize_rowC_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0),
    .i_ce0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0),
    .i_we0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0),
    .i_d0(Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0),
    .i_q0(image_diff_posterize_rowC_7_i_q0),
    .t_address0(Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0),
    .t_ce0(Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(image_diff_posterize_rowC_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(image_diff_posterize_rowC_7_i_full_n),
    .i_write(ap_channel_done_image_diff_posterize_rowC_7),
    .t_empty_n(image_diff_posterize_rowC_7_t_empty_n),
    .t_read(Write_Loop_proc_U0_ap_ready)
);

image_diff_posterize_fifo_w64_d4_S C_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_C_c_din),
    .if_full_n(C_c_full_n),
    .if_write(entry_proc_U0_C_c_write),
    .if_dout(C_c_dout),
    .if_num_data_valid(C_c_num_data_valid),
    .if_fifo_cap(C_c_fifo_cap),
    .if_empty_n(C_c_empty_n),
    .if_read(Write_Loop_proc_U0_C_read)
);

image_diff_posterize_fifo_w8_d3_S tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Read_Loop_proc_U0_ap_return),
    .if_full_n(tmp_full_n),
    .if_write(ap_channel_done_tmp),
    .if_dout(tmp_dout),
    .if_num_data_valid(tmp_num_data_valid),
    .if_fifo_cap(tmp_fifo_cap),
    .if_empty_n(tmp_empty_n),
    .if_read(Write_Loop_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Read_Loop_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Read_Loop_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Read_Loop_proc_U0_ap_ready <= ap_sync_Read_Loop_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= ap_sync_channel_write_image_diff_posterize_rowA_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= ap_sync_channel_write_image_diff_posterize_rowA_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= ap_sync_channel_write_image_diff_posterize_rowA_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= ap_sync_channel_write_image_diff_posterize_rowA_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= ap_sync_channel_write_image_diff_posterize_rowA_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= ap_sync_channel_write_image_diff_posterize_rowA_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= ap_sync_channel_write_image_diff_posterize_rowA_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= ap_sync_channel_write_image_diff_posterize_rowA_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= ap_sync_channel_write_image_diff_posterize_rowB_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= ap_sync_channel_write_image_diff_posterize_rowB_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= ap_sync_channel_write_image_diff_posterize_rowB_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= ap_sync_channel_write_image_diff_posterize_rowB_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= ap_sync_channel_write_image_diff_posterize_rowB_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= ap_sync_channel_write_image_diff_posterize_rowB_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= ap_sync_channel_write_image_diff_posterize_rowB_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= ap_sync_channel_write_image_diff_posterize_rowB_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= ap_sync_channel_write_image_diff_posterize_rowC_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= ap_sync_channel_write_image_diff_posterize_rowC_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= ap_sync_channel_write_image_diff_posterize_rowC_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= ap_sync_channel_write_image_diff_posterize_rowC_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= ap_sync_channel_write_image_diff_posterize_rowC_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= ap_sync_channel_write_image_diff_posterize_rowC_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= ap_sync_channel_write_image_diff_posterize_rowC_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= 1'b0;
    end else begin
        if (((Col_Loop_proc_U0_ap_done & Col_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= ap_sync_channel_write_image_diff_posterize_rowC_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_tmp <= 1'b0;
    end else begin
        if (((Read_Loop_proc_U0_ap_done & Read_Loop_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_tmp <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_tmp <= ap_sync_channel_write_tmp;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign Col_Loop_proc_U0_ap_continue = (ap_sync_channel_write_image_diff_posterize_rowC_7 & ap_sync_channel_write_image_diff_posterize_rowC_6 & ap_sync_channel_write_image_diff_posterize_rowC_5 & ap_sync_channel_write_image_diff_posterize_rowC_4 & ap_sync_channel_write_image_diff_posterize_rowC_3 & ap_sync_channel_write_image_diff_posterize_rowC_2 & ap_sync_channel_write_image_diff_posterize_rowC_1 & ap_sync_channel_write_image_diff_posterize_rowC_0);

assign Col_Loop_proc_U0_ap_start = (image_diff_posterize_rowB_7_t_empty_n & image_diff_posterize_rowB_6_t_empty_n & image_diff_posterize_rowB_5_t_empty_n & image_diff_posterize_rowB_4_t_empty_n & image_diff_posterize_rowB_3_t_empty_n & image_diff_posterize_rowB_2_t_empty_n & image_diff_posterize_rowB_1_t_empty_n & image_diff_posterize_rowB_0_t_empty_n & image_diff_posterize_rowA_7_t_empty_n & image_diff_posterize_rowA_6_t_empty_n & image_diff_posterize_rowA_5_t_empty_n & image_diff_posterize_rowA_4_t_empty_n & image_diff_posterize_rowA_3_t_empty_n & image_diff_posterize_rowA_2_t_empty_n & image_diff_posterize_rowA_1_t_empty_n & image_diff_posterize_rowA_0_t_empty_n);

assign Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n = image_diff_posterize_rowC_0_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n = image_diff_posterize_rowC_1_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n = image_diff_posterize_rowC_2_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n = image_diff_posterize_rowC_3_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n = image_diff_posterize_rowC_4_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n = image_diff_posterize_rowC_5_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n = image_diff_posterize_rowC_6_i_full_n;

assign Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n = image_diff_posterize_rowC_7_i_full_n;

assign Read_Loop_proc_U0_ap_continue = (ap_sync_channel_write_tmp & ap_sync_channel_write_image_diff_posterize_rowB_7 & ap_sync_channel_write_image_diff_posterize_rowB_6 & ap_sync_channel_write_image_diff_posterize_rowB_5 & ap_sync_channel_write_image_diff_posterize_rowB_4 & ap_sync_channel_write_image_diff_posterize_rowB_3 & ap_sync_channel_write_image_diff_posterize_rowB_2 & ap_sync_channel_write_image_diff_posterize_rowB_1 & ap_sync_channel_write_image_diff_posterize_rowB_0 & ap_sync_channel_write_image_diff_posterize_rowA_7 & ap_sync_channel_write_image_diff_posterize_rowA_6 & ap_sync_channel_write_image_diff_posterize_rowA_5 & ap_sync_channel_write_image_diff_posterize_rowA_4 & ap_sync_channel_write_image_diff_posterize_rowA_3 & ap_sync_channel_write_image_diff_posterize_rowA_2 & ap_sync_channel_write_image_diff_posterize_rowA_1 & ap_sync_channel_write_image_diff_posterize_rowA_0);

assign Read_Loop_proc_U0_ap_start = ((ap_sync_reg_Read_Loop_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Read_Loop_proc_U0_i = {{i[(8 - 9'd1):0]}};

assign Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n = image_diff_posterize_rowA_0_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n = image_diff_posterize_rowA_1_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n = image_diff_posterize_rowA_2_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n = image_diff_posterize_rowA_3_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n = image_diff_posterize_rowA_4_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n = image_diff_posterize_rowA_5_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n = image_diff_posterize_rowA_6_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n = image_diff_posterize_rowA_7_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n = image_diff_posterize_rowB_0_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n = image_diff_posterize_rowB_1_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n = image_diff_posterize_rowB_2_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n = image_diff_posterize_rowB_3_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n = image_diff_posterize_rowB_4_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n = image_diff_posterize_rowB_5_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n = image_diff_posterize_rowB_6_i_full_n;

assign Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n = image_diff_posterize_rowB_7_i_full_n;

assign Write_Loop_proc_U0_ap_continue = ap_continue;

assign Write_Loop_proc_U0_ap_start = (tmp_empty_n & image_diff_posterize_rowC_7_t_empty_n & image_diff_posterize_rowC_6_t_empty_n & image_diff_posterize_rowC_5_t_empty_n & image_diff_posterize_rowC_4_t_empty_n & image_diff_posterize_rowC_3_t_empty_n & image_diff_posterize_rowC_2_t_empty_n & image_diff_posterize_rowC_1_t_empty_n & image_diff_posterize_rowC_0_t_empty_n);

assign ap_channel_done_image_diff_posterize_rowA_0 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_0 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_1 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_1 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_2 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_2 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_3 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_3 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_4 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_4 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_5 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_5 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_6 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_6 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowA_7 = ((ap_sync_reg_channel_write_image_diff_posterize_rowA_7 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_0 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_0 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_1 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_1 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_2 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_2 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_3 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_3 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_4 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_4 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_5 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_5 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_6 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_6 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowB_7 = ((ap_sync_reg_channel_write_image_diff_posterize_rowB_7 ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_0 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_0 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_1 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_1 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_2 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_2 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_3 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_3 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_4 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_4 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_5 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_5 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_6 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_6 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_image_diff_posterize_rowC_7 = ((ap_sync_reg_channel_write_image_diff_posterize_rowC_7 ^ 1'b1) & Col_Loop_proc_U0_ap_done);

assign ap_channel_done_tmp = ((ap_sync_reg_channel_write_tmp ^ 1'b1) & Read_Loop_proc_U0_ap_done);

assign ap_done = Write_Loop_proc_U0_ap_done;

assign ap_idle = ((image_diff_posterize_rowB_4_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_4_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_3_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_3_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_2_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_2_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_1_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_1_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_0_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_0_t_empty_n ^ 1'b1) & (tmp_empty_n ^ 1'b1) & (image_diff_posterize_rowC_7_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_6_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_5_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_4_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_3_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_2_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_1_t_empty_n ^ 1'b1) & (image_diff_posterize_rowC_0_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_7_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_7_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_6_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_6_t_empty_n ^ 1'b1) & (image_diff_posterize_rowB_5_t_empty_n ^ 1'b1) & (image_diff_posterize_rowA_5_t_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & Write_Loop_proc_U0_ap_idle & Read_Loop_proc_U0_ap_idle & Col_Loop_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Read_Loop_proc_U0_ap_ready = (ap_sync_reg_Read_Loop_proc_U0_ap_ready | Read_Loop_proc_U0_ap_ready);

assign ap_sync_channel_write_image_diff_posterize_rowA_0 = ((ap_channel_done_image_diff_posterize_rowA_0 & Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_0);

assign ap_sync_channel_write_image_diff_posterize_rowA_1 = ((ap_channel_done_image_diff_posterize_rowA_1 & Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_1);

assign ap_sync_channel_write_image_diff_posterize_rowA_2 = ((ap_channel_done_image_diff_posterize_rowA_2 & Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_2);

assign ap_sync_channel_write_image_diff_posterize_rowA_3 = ((ap_channel_done_image_diff_posterize_rowA_3 & Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_3);

assign ap_sync_channel_write_image_diff_posterize_rowA_4 = ((ap_channel_done_image_diff_posterize_rowA_4 & Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_4);

assign ap_sync_channel_write_image_diff_posterize_rowA_5 = ((ap_channel_done_image_diff_posterize_rowA_5 & Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_5);

assign ap_sync_channel_write_image_diff_posterize_rowA_6 = ((ap_channel_done_image_diff_posterize_rowA_6 & Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_6);

assign ap_sync_channel_write_image_diff_posterize_rowA_7 = ((ap_channel_done_image_diff_posterize_rowA_7 & Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowA_7);

assign ap_sync_channel_write_image_diff_posterize_rowB_0 = ((ap_channel_done_image_diff_posterize_rowB_0 & Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_0);

assign ap_sync_channel_write_image_diff_posterize_rowB_1 = ((ap_channel_done_image_diff_posterize_rowB_1 & Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_1);

assign ap_sync_channel_write_image_diff_posterize_rowB_2 = ((ap_channel_done_image_diff_posterize_rowB_2 & Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_2);

assign ap_sync_channel_write_image_diff_posterize_rowB_3 = ((ap_channel_done_image_diff_posterize_rowB_3 & Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_3);

assign ap_sync_channel_write_image_diff_posterize_rowB_4 = ((ap_channel_done_image_diff_posterize_rowB_4 & Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_4);

assign ap_sync_channel_write_image_diff_posterize_rowB_5 = ((ap_channel_done_image_diff_posterize_rowB_5 & Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_5);

assign ap_sync_channel_write_image_diff_posterize_rowB_6 = ((ap_channel_done_image_diff_posterize_rowB_6 & Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_6);

assign ap_sync_channel_write_image_diff_posterize_rowB_7 = ((ap_channel_done_image_diff_posterize_rowB_7 & Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowB_7);

assign ap_sync_channel_write_image_diff_posterize_rowC_0 = ((ap_channel_done_image_diff_posterize_rowC_0 & Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_0);

assign ap_sync_channel_write_image_diff_posterize_rowC_1 = ((ap_channel_done_image_diff_posterize_rowC_1 & Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_1);

assign ap_sync_channel_write_image_diff_posterize_rowC_2 = ((ap_channel_done_image_diff_posterize_rowC_2 & Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_2);

assign ap_sync_channel_write_image_diff_posterize_rowC_3 = ((ap_channel_done_image_diff_posterize_rowC_3 & Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_3);

assign ap_sync_channel_write_image_diff_posterize_rowC_4 = ((ap_channel_done_image_diff_posterize_rowC_4 & Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_4);

assign ap_sync_channel_write_image_diff_posterize_rowC_5 = ((ap_channel_done_image_diff_posterize_rowC_5 & Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_5);

assign ap_sync_channel_write_image_diff_posterize_rowC_6 = ((ap_channel_done_image_diff_posterize_rowC_6 & Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_6);

assign ap_sync_channel_write_image_diff_posterize_rowC_7 = ((ap_channel_done_image_diff_posterize_rowC_7 & Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n) | ap_sync_reg_channel_write_image_diff_posterize_rowC_7);

assign ap_sync_channel_write_tmp = ((tmp_full_n & ap_channel_done_tmp) | ap_sync_reg_channel_write_tmp);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_Read_Loop_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem0_ARADDR = Read_Loop_proc_U0_m_axi_gmem0_ARADDR;

assign m_axi_gmem0_ARBURST = Read_Loop_proc_U0_m_axi_gmem0_ARBURST;

assign m_axi_gmem0_ARCACHE = Read_Loop_proc_U0_m_axi_gmem0_ARCACHE;

assign m_axi_gmem0_ARID = Read_Loop_proc_U0_m_axi_gmem0_ARID;

assign m_axi_gmem0_ARLEN = Read_Loop_proc_U0_m_axi_gmem0_ARLEN;

assign m_axi_gmem0_ARLOCK = Read_Loop_proc_U0_m_axi_gmem0_ARLOCK;

assign m_axi_gmem0_ARPROT = Read_Loop_proc_U0_m_axi_gmem0_ARPROT;

assign m_axi_gmem0_ARQOS = Read_Loop_proc_U0_m_axi_gmem0_ARQOS;

assign m_axi_gmem0_ARREGION = Read_Loop_proc_U0_m_axi_gmem0_ARREGION;

assign m_axi_gmem0_ARSIZE = Read_Loop_proc_U0_m_axi_gmem0_ARSIZE;

assign m_axi_gmem0_ARUSER = Read_Loop_proc_U0_m_axi_gmem0_ARUSER;

assign m_axi_gmem0_ARVALID = Read_Loop_proc_U0_m_axi_gmem0_ARVALID;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_RREADY = Read_Loop_proc_U0_m_axi_gmem0_RREADY;

assign m_axi_gmem0_WDATA = 8'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 1'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign m_axi_gmem1_ARADDR = Read_Loop_proc_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = Read_Loop_proc_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = Read_Loop_proc_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = Read_Loop_proc_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = Read_Loop_proc_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = Read_Loop_proc_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = Read_Loop_proc_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = Read_Loop_proc_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = Read_Loop_proc_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = Read_Loop_proc_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = Read_Loop_proc_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = Read_Loop_proc_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = Read_Loop_proc_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 8'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 1'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = Write_Loop_proc_U0_m_axi_gmem2_AWADDR;

assign m_axi_gmem2_AWBURST = Write_Loop_proc_U0_m_axi_gmem2_AWBURST;

assign m_axi_gmem2_AWCACHE = Write_Loop_proc_U0_m_axi_gmem2_AWCACHE;

assign m_axi_gmem2_AWID = Write_Loop_proc_U0_m_axi_gmem2_AWID;

assign m_axi_gmem2_AWLEN = Write_Loop_proc_U0_m_axi_gmem2_AWLEN;

assign m_axi_gmem2_AWLOCK = Write_Loop_proc_U0_m_axi_gmem2_AWLOCK;

assign m_axi_gmem2_AWPROT = Write_Loop_proc_U0_m_axi_gmem2_AWPROT;

assign m_axi_gmem2_AWQOS = Write_Loop_proc_U0_m_axi_gmem2_AWQOS;

assign m_axi_gmem2_AWREGION = Write_Loop_proc_U0_m_axi_gmem2_AWREGION;

assign m_axi_gmem2_AWSIZE = Write_Loop_proc_U0_m_axi_gmem2_AWSIZE;

assign m_axi_gmem2_AWUSER = Write_Loop_proc_U0_m_axi_gmem2_AWUSER;

assign m_axi_gmem2_AWVALID = Write_Loop_proc_U0_m_axi_gmem2_AWVALID;

assign m_axi_gmem2_BREADY = Write_Loop_proc_U0_m_axi_gmem2_BREADY;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = Write_Loop_proc_U0_m_axi_gmem2_WDATA;

assign m_axi_gmem2_WID = Write_Loop_proc_U0_m_axi_gmem2_WID;

assign m_axi_gmem2_WLAST = Write_Loop_proc_U0_m_axi_gmem2_WLAST;

assign m_axi_gmem2_WSTRB = Write_Loop_proc_U0_m_axi_gmem2_WSTRB;

assign m_axi_gmem2_WUSER = Write_Loop_proc_U0_m_axi_gmem2_WUSER;

assign m_axi_gmem2_WVALID = Write_Loop_proc_U0_m_axi_gmem2_WVALID;

endmodule //image_diff_posterize_dataflow_in_loop_Row_Loop
