Warning: Design 'SYS_TOP' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 23 19:52:18 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OP_2_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[6]/CK (SDFFRQX1M)                      0.00       0.00 r
  ALU/ALU_OP_2_reg[6]/Q (SDFFRQX1M)                       0.54       0.54 f
  ALU/U4/Y (OR2X2M)                                       0.22       0.76 f
  ALU/U50/Y (NOR2X2M)                                     0.12       0.88 r
  ALU/U48/Y (NAND2X1M)                                    0.14       1.02 f
  ALU/U47/Y (NOR2X1M)                                     0.15       1.16 r
  ALU/U46/Y (NAND2X1M)                                    0.12       1.29 f
  ALU/U44/Y (NOR2X1M)                                     0.13       1.42 r
  ALU/U406/Y (OR2X1M)                                     0.16       1.58 r
  ALU/U190/Y (NAND2XLM)                                   0.08       1.65 f
  ALU/U188/Y (NAND2XLM)                                   0.13       1.79 r
  ALU/U409/Y (OA21X2M)                                    0.18       1.97 r
  ALU/U180/Y (NAND2XLM)                                   0.08       2.04 f
  ALU/U178/Y (NAND2XLM)                                   0.10       2.14 r
  ALU/U43/Y (OAI21X1M)                                    0.11       2.25 f
  ALU/U42/Y (OAI2BB1X2M)                                  0.18       2.43 f
  ALU/U411/Y (OAI21X2M)                                   0.09       2.52 r
  ALU/U412/Y (NAND2XLM)                                   0.12       2.64 f
  ALU/U39/Y (XNOR2X1M)                                    0.18       2.82 f
  ALU/U155/Y (NOR2XLM)                                    0.15       2.97 r
  ALU/U111/Y (AOI2BB2X2M)                                 0.20       3.17 r
  ALU/U35/Y (OAI21X1M)                                    0.11       3.28 f
  ALU/U414/Y (AOI21X2M)                                   0.17       3.45 r
  ALU/U226/Y (INVXLM)                                     0.13       3.58 f
  ALU/U67/Y (OAI21X2M)                                    0.20       3.78 r
  ALU/U74/Y (AO21X2M)                                     0.19       3.97 r
  ALU/U73/Y (OAI21X2M)                                    0.07       4.04 f
  ALU/U223/Y (OAI2BB1XLM)                                 0.20       4.24 f
  ALU/U34/Y (OAI21X1M)                                    0.10       4.34 r
  ALU/U419/Y (OAI22X1M)                                   0.13       4.47 f
  ALU/U8/Y (OAI2BB1XLM)                                   0.23       4.70 f
  ALU/U421/Y (OAI21X2M)                                   0.14       4.84 r
  ALU/U426/Y (OAI2BB1X2M)                                 0.19       5.02 r
  ALU/U427/Y (OAI21X2M)                                   0.08       5.10 f
  ALU/U31/Y (OAI21X1M)                                    0.14       5.25 r
  ALU/U30/Y (OAI21X1M)                                    0.12       5.36 f
  ALU/U151/Y (AO22XLM)                                    0.34       5.70 f
  ALU/U429/Y (OAI21X2M)                                   0.09       5.79 r
  ALU/U29/Y (OAI21X2M)                                    0.10       5.89 f
  ALU/U71/Y (OAI2BB2X2M)                                  0.22       6.11 f
  ALU/U70/Y (OAI21BX4M)                                   0.15       6.26 r
  ALU/U251/Y (OAI21X3M)                                   0.11       6.37 f
  ALU/U140/Y (OAI2BB1XLM)                                 0.18       6.55 f
  ALU/U139/Y (OAI2BB1XLM)                                 0.15       6.70 r
  ALU/U18/Y (INVXLM)                                      0.09       6.79 f
  ALU/U3/Y (OAI21X2M)                                     0.17       6.96 r
  ALU/U23/Y (AOI21X2M)                                    0.12       7.09 f
  ALU/U66/Y (OAI21X4M)                                    0.15       7.23 r
  ALU/U438/Y (AOI21X2M)                                   0.10       7.34 f
  ALU/U7/Y (OAI21X2M)                                     0.16       7.49 r
  ALU/U440/CO (ADDFX1M)                                   0.25       7.74 r
  ALU/U264/Y (AND2X2M)                                    0.26       8.00 r
  ALU/U16/Y (CLKMX2X2M)                                   0.25       8.24 f
  ALU/U160/Y (NOR2XLM)                                    0.16       8.41 r
  ALU/U210/Y (OAI21XLM)                                   0.12       8.53 f
  ALU/U207/Y (AOI21XLM)                                   0.15       8.68 r
  ALU/U92/Y (OAI21XLM)                                    0.13       8.80 f
  ALU/U72/Y (AO21X2M)                                     0.23       9.04 f
  ALU/U9/Y (AOI211X2M)                                    0.20       9.24 r
  ALU/U300/Y (OAI21XLM)                                   0.12       9.36 f
  ALU/ALU_OUT_REG_reg[0]/D (SDFFRQX1M)                    0.00       9.36 f
  data arrival time                                                  9.36

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[0]/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: System_Control/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[3]/CK (SDFFRQX1M)      0.00       0.00 r
  System_Control/current_state_reg[3]/Q (SDFFRQX1M)       0.59       0.59 f
  System_Control/U104/Y (INVXLM)                          0.28       0.86 r
  System_Control/U20/Y (NAND2XLM)                         0.16       1.02 f
  System_Control/U3/Y (OAI22XLM)                          0.62       1.64 r
  System_Control/RegFile_WrEn (SYS_CONTRL_test_1)         0.00       1.64 r
  U0_RegFile/WR_En (RegFile_test_1)                       0.00       1.64 r
  U0_RegFile/U11/Y (NOR2BXLM)                             0.37       2.00 r
  U0_RegFile/U9/Y (NAND2XLM)                              0.19       2.19 f
  U0_RegFile/U67/Y (NOR2XLM)                              0.75       2.94 r
  U0_RegFile/U295/Y (AOI2BB2XLM)                          0.20       3.14 f
  U0_RegFile/Register_reg[2][0]/D (SDFFSQX1M)             0.00       3.14 f
  data arrival time                                                  3.14

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[2][0]/CK (SDFFSQX1M)            0.00       9.80 r
  library setup time                                     -0.48       9.32
  data required time                                                 9.32
  --------------------------------------------------------------------------
  data required time                                                 9.32
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        6.18


  Startpoint: ALU/ALU_OP_2_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[6]/CK (SDFFRQX1M)                      0.00       0.00 r
  ALU/ALU_OP_2_reg[6]/Q (SDFFRQX1M)                       0.54       0.54 f
  ALU/U4/Y (OR2X2M)                                       0.22       0.76 f
  ALU/U50/Y (NOR2X2M)                                     0.12       0.88 r
  ALU/U48/Y (NAND2X1M)                                    0.14       1.02 f
  ALU/U47/Y (NOR2X1M)                                     0.15       1.16 r
  ALU/U46/Y (NAND2X1M)                                    0.12       1.29 f
  ALU/U44/Y (NOR2X1M)                                     0.13       1.42 r
  ALU/U406/Y (OR2X1M)                                     0.16       1.58 r
  ALU/U190/Y (NAND2XLM)                                   0.08       1.65 f
  ALU/U188/Y (NAND2XLM)                                   0.13       1.79 r
  ALU/U409/Y (OA21X2M)                                    0.18       1.97 r
  ALU/U180/Y (NAND2XLM)                                   0.08       2.04 f
  ALU/U178/Y (NAND2XLM)                                   0.10       2.14 r
  ALU/U43/Y (OAI21X1M)                                    0.11       2.25 f
  ALU/U42/Y (OAI2BB1X2M)                                  0.18       2.43 f
  ALU/U411/Y (OAI21X2M)                                   0.09       2.52 r
  ALU/U412/Y (NAND2XLM)                                   0.12       2.64 f
  ALU/U39/Y (XNOR2X1M)                                    0.18       2.82 f
  ALU/U155/Y (NOR2XLM)                                    0.15       2.97 r
  ALU/U111/Y (AOI2BB2X2M)                                 0.20       3.17 r
  ALU/U35/Y (OAI21X1M)                                    0.11       3.28 f
  ALU/U414/Y (AOI21X2M)                                   0.17       3.45 r
  ALU/U226/Y (INVXLM)                                     0.13       3.58 f
  ALU/U67/Y (OAI21X2M)                                    0.20       3.78 r
  ALU/U74/Y (AO21X2M)                                     0.19       3.97 r
  ALU/U73/Y (OAI21X2M)                                    0.07       4.04 f
  ALU/U223/Y (OAI2BB1XLM)                                 0.20       4.24 f
  ALU/U34/Y (OAI21X1M)                                    0.10       4.34 r
  ALU/U419/Y (OAI22X1M)                                   0.13       4.47 f
  ALU/U8/Y (OAI2BB1XLM)                                   0.23       4.70 f
  ALU/U421/Y (OAI21X2M)                                   0.14       4.84 r
  ALU/U426/Y (OAI2BB1X2M)                                 0.19       5.02 r
  ALU/U427/Y (OAI21X2M)                                   0.08       5.10 f
  ALU/U31/Y (OAI21X1M)                                    0.14       5.25 r
  ALU/U30/Y (OAI21X1M)                                    0.12       5.36 f
  ALU/U151/Y (AO22XLM)                                    0.34       5.70 f
  ALU/U429/Y (OAI21X2M)                                   0.09       5.79 r
  ALU/U29/Y (OAI21X2M)                                    0.10       5.89 f
  ALU/U71/Y (OAI2BB2X2M)                                  0.22       6.11 f
  ALU/U70/Y (OAI21BX4M)                                   0.15       6.26 r
  ALU/U251/Y (OAI21X3M)                                   0.11       6.37 f
  ALU/U140/Y (OAI2BB1XLM)                                 0.18       6.55 f
  ALU/U139/Y (OAI2BB1XLM)                                 0.15       6.70 r
  ALU/U18/Y (INVXLM)                                      0.09       6.79 f
  ALU/U3/Y (OAI21X2M)                                     0.17       6.96 r
  ALU/U23/Y (AOI21X2M)                                    0.12       7.09 f
  ALU/U66/Y (OAI21X4M)                                    0.15       7.23 r
  ALU/U438/Y (AOI21X2M)                                   0.10       7.34 f
  ALU/U7/Y (OAI21X2M)                                     0.16       7.49 r
  ALU/U440/CO (ADDFX1M)                                   0.25       7.74 r
  ALU/U264/Y (AND2X2M)                                    0.26       8.00 r
  ALU/U16/Y (CLKMX2X2M)                                   0.25       8.24 f
  ALU/U160/Y (NOR2XLM)                                    0.16       8.41 r
  ALU/U210/Y (OAI21XLM)                                   0.12       8.53 f
  ALU/U207/Y (AOI21XLM)                                   0.15       8.68 r
  ALU/U92/Y (OAI21XLM)                                    0.13       8.80 f
  ALU/U72/Y (AO21X2M)                                     0.23       9.04 f
  ALU/U9/Y (AOI211X2M)                                    0.20       9.24 r
  ALU/U300/Y (OAI21XLM)                                   0.12       9.36 f
  ALU/ALU_OUT_REG_reg[0]/D (SDFFRQX1M)                    0.00       9.36 f
  data arrival time                                                  9.36

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  ALU/ALU_OUT_REG_reg[0]/CK (SDFFRQX1M)                   0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                       90.01


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/Q (SDFFRQX1M)
                                                          0.43       0.43 f
  U0_UART/U24/Y (XOR3XLM)                                 0.51       0.94 f
  U0_UART/U25/Y (XOR3XLM)                                 0.29       1.23 f
  U0_UART/U26/Y (XOR3XLM)                                 0.28       1.51 f
  U0_UART/U27/Y (AOI2BB2XLM)                              0.25       1.75 f
  U0_UART/U32/Y (OAI2BB1X2M)                              0.64       2.40 f
  U0_UART/TX_OUT (UART_test_1)                            0.00       2.40 f
  UART_TX_O (out)                                         0.00       2.40 f
  data arrival time                                                  2.40

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                  -2.00    8678.34
  data required time                                              8678.34
  --------------------------------------------------------------------------
  data required time                                              8678.34
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.95


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.41       0.41 r
  UART_TX_Clock_Divider/U20/Y (INVXLM)                    0.11       0.51 f
  UART_TX_Clock_Divider/U22/Y (OAI22XLM)                  0.25       0.76 r
  UART_TX_Clock_Divider/U23/Y (AOI221XLM)                 0.11       0.87 f
  UART_TX_Clock_Divider/U7/Y (NAND4XLM)                   0.24       1.11 r
  UART_TX_Clock_Divider/U27/Y (NAND3XLM)                  0.24       1.35 f
  UART_TX_Clock_Divider/U29/Y (NOR2XLM)                   0.26       1.61 r
  UART_TX_Clock_Divider/U34/Y (NAND2XLM)                  0.16       1.76 f
  UART_TX_Clock_Divider/U8/Y (NOR2XLM)                    0.27       2.03 r
  UART_TX_Clock_Divider/U42/Y (NAND3XLM)                  0.24       2.27 f
  UART_TX_Clock_Divider/U45/Y (AOI32XLM)                  0.29       2.56 r
  UART_TX_Clock_Divider/U46/Y (NOR2XLM)                   0.08       2.65 f
  UART_TX_Clock_Divider/edge_count_reg[6]/D (SDFFRQX1M)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[6]/CK (SDFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                      267.99


1
