###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       205879   # Number of WRITE/WRITEP commands
num_reads_done                 =       878369   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       655188   # Number of read row buffer hits
num_read_cmds                  =       878366   # Number of READ/READP commands
num_writes_done                =       205896   # Number of read requests issued
num_write_row_hits             =       152359   # Number of write row buffer hits
num_act_cmds                   =       278082   # Number of ACT commands
num_pre_cmds                   =       278058   # Number of PRE commands
num_ondemand_pres              =       253817   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9475458   # Cyles of rank active rank.0
rank_active_cycles.1           =      9274936   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       524542   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       725064   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1030022   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13933   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7770   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1493   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1453   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1526   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1751   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3060   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          989   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21163   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          216   # Write cmd latency (cycles)
write_latency[40-59]           =          259   # Write cmd latency (cycles)
write_latency[60-79]           =          449   # Write cmd latency (cycles)
write_latency[80-99]           =          980   # Write cmd latency (cycles)
write_latency[100-119]         =         1811   # Write cmd latency (cycles)
write_latency[120-139]         =         3409   # Write cmd latency (cycles)
write_latency[140-159]         =         5040   # Write cmd latency (cycles)
write_latency[160-179]         =         6583   # Write cmd latency (cycles)
write_latency[180-199]         =         7641   # Write cmd latency (cycles)
write_latency[200-]            =       179471   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       295746   # Read request latency (cycles)
read_latency[40-59]            =        99416   # Read request latency (cycles)
read_latency[60-79]            =       125853   # Read request latency (cycles)
read_latency[80-99]            =        63453   # Read request latency (cycles)
read_latency[100-119]          =        47341   # Read request latency (cycles)
read_latency[120-139]          =        38111   # Read request latency (cycles)
read_latency[140-159]          =        26193   # Read request latency (cycles)
read_latency[160-179]          =        20500   # Read request latency (cycles)
read_latency[180-199]          =        16315   # Read request latency (cycles)
read_latency[200-]             =       145437   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02775e+09   # Write energy
read_energy                    =  3.54157e+09   # Read energy
act_energy                     =  7.60832e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5178e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.48031e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91269e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78756e+09   # Active standby energy rank.1
average_read_latency           =      132.452   # Average read request latency (cycles)
average_interarrival           =      9.22273   # Average request interarrival latency (cycles)
total_energy                   =  1.83349e+10   # Total energy (pJ)
average_power                  =      1833.49   # Average power (mW)
average_bandwidth              =      9.25239   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       218727   # Number of WRITE/WRITEP commands
num_reads_done                 =       863214   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       637187   # Number of read row buffer hits
num_read_cmds                  =       863212   # Number of READ/READP commands
num_writes_done                =       218735   # Number of read requests issued
num_write_row_hits             =       161887   # Number of write row buffer hits
num_act_cmds                   =       284271   # Number of ACT commands
num_pre_cmds                   =       284243   # Number of PRE commands
num_ondemand_pres              =       259892   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380405   # Cyles of rank active rank.0
rank_active_cycles.1           =      9365313   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619595   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       634687   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1027105   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14685   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7631   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1472   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1440   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1562   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1772   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2964   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1097   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21111   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          261   # Write cmd latency (cycles)
write_latency[40-59]           =          280   # Write cmd latency (cycles)
write_latency[60-79]           =          536   # Write cmd latency (cycles)
write_latency[80-99]           =         1147   # Write cmd latency (cycles)
write_latency[100-119]         =         2209   # Write cmd latency (cycles)
write_latency[120-139]         =         4114   # Write cmd latency (cycles)
write_latency[140-159]         =         6159   # Write cmd latency (cycles)
write_latency[160-179]         =         7710   # Write cmd latency (cycles)
write_latency[180-199]         =         9023   # Write cmd latency (cycles)
write_latency[200-]            =       187264   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       290796   # Read request latency (cycles)
read_latency[40-59]            =        97832   # Read request latency (cycles)
read_latency[60-79]            =       130237   # Read request latency (cycles)
read_latency[80-99]            =        63689   # Read request latency (cycles)
read_latency[100-119]          =        47464   # Read request latency (cycles)
read_latency[120-139]          =        37553   # Read request latency (cycles)
read_latency[140-159]          =        24272   # Read request latency (cycles)
read_latency[160-179]          =        18582   # Read request latency (cycles)
read_latency[180-199]          =        14817   # Read request latency (cycles)
read_latency[200-]             =       137970   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.09189e+09   # Write energy
read_energy                    =  3.48047e+09   # Read energy
act_energy                     =  7.77765e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97406e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.0465e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85337e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84396e+09   # Active standby energy rank.1
average_read_latency           =      129.798   # Average read request latency (cycles)
average_interarrival           =      9.24248   # Average request interarrival latency (cycles)
total_energy                   =  1.83542e+10   # Total energy (pJ)
average_power                  =      1835.42   # Average power (mW)
average_bandwidth              =      9.23263   # Average bandwidth
