m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Desktop/FPGA/cputop_student/simulation/modelsim
vArithmeticUnit
Z1 !s110 1669133412
!i10b 1
!s100 JM_;HF]96Xf;370MM;[DX2
Ij;0T6UcUZH>CbGE3n`>=h3
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1509852882
8D:/Desktop/FPGA/cputop_student/ArithmeticUnit.v
FD:/Desktop/FPGA/cputop_student/ArithmeticUnit.v
L0 19
Z3 OV;L;10.3d;59
r1
!s85 0
31
!s108 1669133412.366000
!s107 D:/Desktop/FPGA/cputop_student/ArithmeticUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student|D:/Desktop/FPGA/cputop_student/ArithmeticUnit.v|
!i113 1
Z4 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student
n@arithmetic@unit
vArithmeticUnit_vlg_tst
R1
!i10b 1
!s100 ;n@jBIfiX4iegS;O7YnPj3
I?_`E;[N?GoJW_NL68f8N32
R2
R0
w1669133354
8D:/Desktop/FPGA/cputop_student/simulation/modelsim/ArithmeticUnit.vt
FD:/Desktop/FPGA/cputop_student/simulation/modelsim/ArithmeticUnit.vt
L0 28
R3
r1
!s85 0
31
!s108 1669133412.630000
!s107 D:/Desktop/FPGA/cputop_student/simulation/modelsim/ArithmeticUnit.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim|D:/Desktop/FPGA/cputop_student/simulation/modelsim/ArithmeticUnit.vt|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim
n@arithmetic@unit_vlg_tst
vPLL
R1
!i10b 1
!s100 >aJV0Bk=>h3ih6>c2AM113
I33<QfE=L=HZ<0jcY@06hK3
R2
R0
w1473385686
8D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo
FD:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo
L0 31
R3
r1
!s85 0
31
!s108 1669133411.924000
!s107 D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo|
!s90 -reportprogress|300|D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo|
!i113 1
n@p@l@l
