{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590738903022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590738903023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:55:02 2020 " "Processing started: Fri May 29 15:55:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590738903023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590738903023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCPU -c SCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590738903023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590738904342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp2/alu(1)/freq/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp2/alu(1)/freq/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../../../exp2/ALU(1)/freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp2/ALU(1)/freq/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/showall/showall.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/showall/showall.v" { { "Info" "ISGN_ENTITY_NAME" "1 showall " "Found entity 1: showall" {  } { { "../showall/showall.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/show/show.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/show/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "../show/show.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/show/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../ioRead/lpm_mux0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/lpm_constant0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../ioRead/lpm_constant0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_constant0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/ioread.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/ioread/ioread.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ioRead " "Found entity 1: ioRead" {  } { { "../ioRead/ioRead.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/ioRead.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/io/io.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/io/io.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "../IO/IO.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/IO/IO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigChoose.v(11) " "Verilog HDL information at DigChoose.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1590738904614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/digchoose/digchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/digchoose/digchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigChoose " "Found entity 1: DigChoose" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file scpu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU_test " "Found entity 1: SCPU_test" {  } { { "SCPU_test.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/imm_pc(1)/imm_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/imm_pc(1)/imm_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_PC " "Found entity 1: imm_PC" {  } { { "../imm_PC(1)/imm_PC.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/imm_PC(1)/imm_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../regFile/regFile.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/regFile/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/mainctl/mainctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/mainctl/mainctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainCtl " "Found entity 1: mainCtl" {  } { { "../mainCtl/mainCtl.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/mainCtl/mainCtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904648 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluCtl.v(7) " "Verilog HDL information at aluCtl.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../aluCtl/aluCtl.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/aluCtl/aluCtl.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1590738904655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/aluctl/aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/aluctl/aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluCtl " "Found entity 1: aluCtl" {  } { { "../aluCtl/aluCtl.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/aluCtl/aluCtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sc/documents/sophomoreii/coad/experiment/exp4/minicomputer/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU " "Found entity 1: SCPU" {  } { { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrrom.v 1 1 " "Found 1 design units, including 1 entities, in source file instrrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrROM " "Found entity 1: InstrROM" {  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_data.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_data " "Found entity 1: Mux_data" {  } { { "Mux_data.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_m2r.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_m2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_M2R " "Found entity 1: Mux_M2R" {  } { { "Mux_M2R.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_M2R.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_writeaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_writeaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_writeaddr " "Found entity 1: Mux_writeaddr" {  } { { "Mux_writeaddr.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_writeaddr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Mux " "Found entity 1: Mem_Mux" {  } { { "Mem_Mux.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mem_Mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738904721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738904721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPU " "Elaborating entity \"SCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590738912546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:inst " "Elaborating entity \"IO\" for hierarchy \"IO:inst\"" {  } { { "SCPU.bdf" "inst" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 40 736 920 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showall IO:inst\|showall:inst1 " "Elaborating entity \"showall\" for hierarchy \"IO:inst\|showall:inst1\"" {  } { { "../IO/IO.bdf" "inst1" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/IO/IO.bdf" { { 192 352 544 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912564 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut showall.v(13) " "Verilog HDL Always Construct warning at showall.v(13): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../showall/showall.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1590738912565 "|SCPU|IO:inst|showall:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigChoose IO:inst\|showall:inst1\|DigChoose:dc " "Elaborating entity \"DigChoose\" for hierarchy \"IO:inst\|showall:inst1\|DigChoose:dc\"" {  } { { "../showall/showall.v" "dc" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DigChoose.v(28) " "Verilog HDL assignment warning at DigChoose.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590738912572 "|SCPU|IO:inst|showall:inst1|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 DigChoose.v(33) " "Verilog HDL assignment warning at DigChoose.v(33): truncated value with size 8 to match size of target (5)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590738912573 "|SCPU|IO:inst|showall:inst1|DigChoose:dc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DigChoose.v(14) " "Verilog HDL Case Statement information at DigChoose.v(14): all case item expressions in this case statement are onehot" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/DigChoose/DigChoose.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1590738912573 "|SCPU|IO:inst|showall:inst1|DigChoose:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show IO:inst\|showall:inst1\|show:sh " "Elaborating entity \"show\" for hierarchy \"IO:inst\|showall:inst1\|show:sh\"" {  } { { "../showall/showall.v" "sh" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/showall/showall.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioRead IO:inst\|ioRead:inst " "Elaborating entity \"ioRead\" for hierarchy \"IO:inst\|ioRead:inst\"" {  } { { "../IO/IO.bdf" "inst" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/IO/IO.bdf" { { 64 352 536 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 IO:inst\|ioRead:inst\|lpm_mux0:inst1 " "Elaborating entity \"lpm_mux0\" for hierarchy \"IO:inst\|ioRead:inst\|lpm_mux0:inst1\"" {  } { { "../ioRead/ioRead.bdf" "inst1" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/ioRead.bdf" { { 56 496 640 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "../ioRead/lpm_mux0.v" "LPM_MUX_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_mux0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "../ioRead/lpm_mux0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_mux0.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738912687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912688 ""}  } { { "../ioRead/lpm_mux0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_mux0.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738912688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738912777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738912777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"IO:inst\|ioRead:inst\|lpm_mux0:inst1\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 IO:inst\|ioRead:inst\|lpm_constant0:inst " "Elaborating entity \"lpm_constant0\" for hierarchy \"IO:inst\|ioRead:inst\|lpm_constant0:inst\"" {  } { { "../ioRead/ioRead.bdf" "inst" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/ioRead.bdf" { { 152 144 256 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "../ioRead/lpm_constant0.v" "LPM_CONSTANT_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_constant0.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "../ioRead/lpm_constant0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_constant0.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738912859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"IO:inst\|ioRead:inst\|lpm_constant0:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912860 ""}  } { { "../ioRead/lpm_constant0.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/ioRead/lpm_constant0.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738912860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrROM InstrROM:inst1 " "Elaborating entity \"InstrROM\" for hierarchy \"InstrROM:inst1\"" {  } { { "SCPU.bdf" "inst1" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 504 160 376 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "InstrROM.v" "altsyncram_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../commandROM/comROM.mif " "Parameter \"init_file\" = \"../commandROM/comROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738912982 ""}  } { { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738912982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is91 " "Found entity 1: altsyncram_is91" {  } { { "db/altsyncram_is91.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_is91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738913080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738913080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_is91 InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated " "Elaborating entity \"altsyncram_is91\" for hierarchy \"InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst11 " "Elaborating entity \"freq\" for hierarchy \"freq:inst11\"" {  } { { "SCPU.bdf" "inst11" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 224 160 312 304 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 freq.v(15) " "Verilog HDL assignment warning at freq.v(15): truncated value with size 32 to match size of target (19)" {  } { { "../../../exp2/ALU(1)/freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp2/ALU(1)/freq/freq.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1590738913119 "|SCPU|freq:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_PC imm_PC:inst6 " "Elaborating entity \"imm_PC\" for hierarchy \"imm_PC:inst6\"" {  } { { "SCPU.bdf" "inst6" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 336 160 344 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainCtl mainCtl:inst7 " "Elaborating entity \"mainCtl\" for hierarchy \"mainCtl:inst7\"" {  } { { "SCPU.bdf" "inst7" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 240 760 960 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "SCPU.bdf" "inst12" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 352 1344 1552 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:inst19 " "Elaborating entity \"regFile\" for hierarchy \"regFile:inst19\"" {  } { { "SCPU.bdf" "inst19" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 464 760 984 640 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913297 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RF regFile.v(13) " "Verilog HDL warning at regFile.v(13): initial value for variable RF should be constant" {  } { { "../regFile/regFile.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/regFile/regFile.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1590738913301 "|SCPU|regFile:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_writeaddr Mux_writeaddr:inst9 " "Elaborating entity \"Mux_writeaddr\" for hierarchy \"Mux_writeaddr:inst9\"" {  } { { "SCPU.bdf" "inst9" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 384 472 616 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_writeaddr.v" "LPM_MUX_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_writeaddr.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_writeaddr.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_writeaddr.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738913320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913320 ""}  } { { "Mux_writeaddr.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_writeaddr.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738913320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738913410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738913410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"Mux_writeaddr:inst9\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_M2R Mux_M2R:inst8 " "Elaborating entity \"Mux_M2R\" for hierarchy \"Mux_M2R:inst8\"" {  } { { "SCPU.bdf" "inst8" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 560 472 616 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Mux Mem_Mux:inst21 " "Elaborating entity \"Mem_Mux\" for hierarchy \"Mem_Mux:inst21\"" {  } { { "SCPU.bdf" "inst21" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 160 464 608 240 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst4 " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst4\"" {  } { { "SCPU.bdf" "inst4" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../DataRAM/DataRAM.mif " "Parameter \"init_file\" = \"../DataRAM/DataRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913491 ""}  } { { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738913491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0e1 " "Found entity 1: altsyncram_h0e1" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738913589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738913589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0e1 DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated " "Elaborating entity \"altsyncram_h0e1\" for hierarchy \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluCtl aluCtl:inst20 " "Elaborating entity \"aluCtl\" for hierarchy \"aluCtl:inst20\"" {  } { { "SCPU.bdf" "inst20" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 224 1344 1544 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_data Mux_data:inst5 " "Elaborating entity \"Mux_data\" for hierarchy \"Mux_data:inst5\"" {  } { { "SCPU.bdf" "inst5" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 392 1064 1208 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux_data:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux_data:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_data.v" "LPM_MUX_component" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_data.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux_data:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Mux_data:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_data.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_data.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738913642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux_data:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Mux_data:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913642 ""}  } { { "Mux_data.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/Mux_data.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1590738913642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738913733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738913733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc Mux_data:inst5\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"Mux_data:inst5\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590738913739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0q14 " "Found entity 1: altsyncram_0q14" {  } { { "db/altsyncram_0q14.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_0q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738916835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738916835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738917244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738917244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738917447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738917447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738917771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738917771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738917878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738917878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738918041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738918041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738918273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738918273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738918384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738918384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738918560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738918560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590738918670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590738918670 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738918815 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[8\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[9\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[10\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[11\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[12\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[13\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[14\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[15\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[16\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[17\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[18\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[19\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[20\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[21\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[22\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[23\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[24\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[25\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[26\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[27\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[28\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[29\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[30\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[31\] " "Synthesized away node \"DataRAM:inst4\|altsyncram:altsyncram_component\|altsyncram_h0e1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_h0e1.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_h0e1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DataRAM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/DataRAM.v" 88 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 544 1352 1568 688 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738919684 "|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1590738919684 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1590738919684 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\|q_a\[25\] " "Synthesized away node \"InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_is91.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_is91.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 84 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 504 160 376 648 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738920820 "|SCPU|InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\|q_a\[24\] " "Synthesized away node \"InstrROM:inst1\|altsyncram:altsyncram_component\|altsyncram_is91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_is91.tdf" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/db/altsyncram_is91.tdf" 515 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "InstrROM.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/InstrROM.v" 84 0 0 } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 504 160 376 648 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738920820 "|SCPU|InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated|ram_block1a24"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1590738920820 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1590738920820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1590738922735 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1590738922775 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1590738922776 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590738922857 "|SCPU|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590738922857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/output_files/SCPU.map.smsg " "Generated suppressed messages file C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/output_files/SCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1590738923624 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 55 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1590738925688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590738925728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590738925728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1298 " "Implemented 1298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590738926211 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590738926211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1199 " "Implemented 1199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590738926211 ""} { "Info" "ICUT_CUT_TM_RAMS" "65 " "Implemented 65 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1590738926211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590738926211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590738926281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:55:26 2020 " "Processing ended: Fri May 29 15:55:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590738926281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590738926281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590738926281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590738926281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590738928704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590738928707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:55:27 2020 " "Processing started: Fri May 29 15:55:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590738928707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590738928707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCPU -c SCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590738928708 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590738929085 ""}
{ "Info" "0" "" "Project  = SCPU" {  } {  } 0 0 "Project  = SCPU" 0 0 "Fitter" 0 0 1590738929085 ""}
{ "Info" "0" "" "Revision = SCPU" {  } {  } 0 0 "Revision = SCPU" 0 0 "Fitter" 0 0 1590738929085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1590738929375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCPU EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"SCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590738929415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590738929489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590738929489 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590738929665 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590738930381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590738930381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590738930381 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590738930381 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 3340 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590738930388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 3341 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590738930388 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 3342 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590738930388 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590738930388 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1590738930394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1590738930676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1590738930676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1590738930676 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1590738930676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCPU.sdc " "Synopsys Design Constraints File file not found: 'SCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590738930688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|OCLK " "Node: freq:inst11\|OCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590738930692 "|SCPU|freq:inst11|OCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590738930692 "|SCPU|CLK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1590738930706 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590738930707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590738930707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590738930707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590738930707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node CLK (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930803 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "SCPU.bdf" "" { Schematic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/SCPU.bdf" { { 152 136 312 168 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq:inst11\|OCLK  " "Automatically promoted node freq:inst11\|OCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq:inst11\|OCLK~0 " "Destination node freq:inst11\|OCLK~0" {  } { { "../../../exp2/ALU(1)/freq/freq.v" "" { Text "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp2/ALU(1)/freq/freq.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:inst11|OCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590738930804 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq:inst11\|OCLK" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:inst11|OCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930805 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 2694 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590738930805 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 2227 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1612 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 2587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590738930815 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590738930820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1514 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590738930820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590738930820 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 0 { 0 ""} 0 1318 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590738930820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590738931106 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590738931109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590738931110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590738931114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590738931118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590738931120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590738931121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590738931124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590738931153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1590738931156 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590738931156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590738931197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590738931704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590738932123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590738932143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590738932487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590738932488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590738932721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1590738933489 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590738933489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590738933635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1590738933638 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1590738933638 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590738933638 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1590738933686 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590738933693 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1590738933734 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1590738933734 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590738934037 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590738934127 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590738934439 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590738934626 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1590738934645 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1590738934692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/output_files/SCPU.fit.smsg " "Generated suppressed messages file C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/output_files/SCPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590738934903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590738936008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:55:36 2020 " "Processing ended: Fri May 29 15:55:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590738936008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590738936008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590738936008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590738936008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590738937404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590738937406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:55:37 2020 " "Processing started: Fri May 29 15:55:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590738937406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590738937406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCPU -c SCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590738937406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590738938569 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590738938653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590738939365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:55:39 2020 " "Processing ended: Fri May 29 15:55:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590738939365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590738939365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590738939365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590738939365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590738940090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590738941355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590738941358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:55:40 2020 " "Processing started: Fri May 29 15:55:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590738941358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590738941358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCPU -c SCPU " "Command: quartus_sta SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590738941359 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1590738941710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590738942360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590738942434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590738942434 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1590738942674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1590738942674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCPU.sdc " "Synopsys Design Constraints File file not found: 'SCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1590738942684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|OCLK " "Node: freq:inst11\|OCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590738942688 "|SCPU|freq:inst11|OCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590738942688 "|SCPU|CLK"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1590738942699 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1590738942721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590738942780 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1590738942817 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1590738942819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq:inst11\|OCLK " "Node: freq:inst11\|OCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590738942884 "|SCPU|freq:inst11|OCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590738942884 "|SCPU|CLK"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590738942924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590738942932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590738942932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1590738942956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590738942995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590738942995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590738943119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:55:43 2020 " "Processing ended: Fri May 29 15:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590738943119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590738943119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590738943119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590738943119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590738944461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590738944463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:55:44 2020 " "Processing started: Fri May 29 15:55:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590738944463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590738944463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCPU -c SCPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCPU -c SCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590738944463 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SCPU.vo\", \"SCPU_fast.vo SCPU_v.sdo SCPU_v_fast.sdo C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/simulation/modelsim/ simulation " "Generated files \"SCPU.vo\", \"SCPU_fast.vo\", \"SCPU_v.sdo\" and \"SCPU_v_fast.sdo\" in directory \"C:/Users/SC/Documents/Sophomoreii/COAD/experiment/exp4/MiniComputer/SCPU(1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1590738946540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590738947080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:55:47 2020 " "Processing ended: Fri May 29 15:55:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590738947080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590738947080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590738947080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590738947080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590738947795 ""}
