
*** Running vivado
    with args -log top_VGA_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_master.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_VGA_master.tcl -notrace
Command: synth_design -top top_VGA_master -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26643 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1285.223 ; gain = 81.887 ; free physical = 10571 ; free virtual = 19737
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_VGA_master' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/top_fractal_plotter.vhd:26]
INFO: [Synth 8-638] synthesizing module 'push_detector' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (2#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Controller' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/Controller.vhd:27]
	Parameter VGA_WIDTH bound to: 640 - type: integer 
	Parameter VGA_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/Controller.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Display_Module' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/Display_Module.vhd:27]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/imports/Téléchargements/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (4#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/imports/Téléchargements/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Display_Module' (5#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/Display_Module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top_VGA_master' (6#1) [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/top_fractal_plotter.vhd:26]
WARNING: [Synth 8-3331] design Controller has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.723 ; gain = 173.387 ; free physical = 10579 ; free virtual = 19745
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.723 ; gain = 173.387 ; free physical = 10579 ; free virtual = 19745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.723 ; gain = 173.387 ; free physical = 10579 ; free virtual = 19745
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/constrs_1/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.004 ; gain = 0.000 ; free physical = 10316 ; free virtual = 19482
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10395 ; free virtual = 19561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10395 ; free virtual = 19561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10397 ; free virtual = 19563
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/new/Controller.vhd:41]
INFO: [Synth 8-5546] ROM "VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_display" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10387 ; free virtual = 19554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               19 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---RAMs : 
	            2400K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module push_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module VGA_bitmap_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            2400K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Display_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst_diplay_module/inst_VGA_bitmap/VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_diplay_module/inst_VGA_bitmap/v_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_diplay_module/inst_VGA_bitmap/VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_diplay_module/inst_VGA_bitmap/TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_diplay_module/inst_VGA_bitmap/TOP_display" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst_diplay_module/inst_VGA_bitmap/data_out_reg was removed.  [/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.srcs/sources_1/imports/Téléchargements/vga_bitmap_640x480.vhd:68]
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[0]' (FDR) to 'inst_diplay_module/s_data_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[1]' (FDR) to 'inst_diplay_module/s_data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[2]' (FDR) to 'inst_diplay_module/s_data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[3]' (FDR) to 'inst_diplay_module/s_data_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[5]' (FDS) to 'inst_diplay_module/s_data_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/s_data_in_reg[6]' (FDS) to 'inst_diplay_module/s_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_diplay_module/s_data_in_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__87' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__71' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__55' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__39' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__23' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__7' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__88' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__72' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__56' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__40' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__24' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__8' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__89' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__73' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__57' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__41' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__25' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__9' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__90' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__74' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__58' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__42' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__26' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__10' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__91' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__75' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__59' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__43' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__27' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__11' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__92' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__76' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__60' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__44' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__28' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__12' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__93' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__77' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__61' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__45' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__29' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__13' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__94' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__78' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__62' (FD) to 'i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/inst_VGA_bitmap/VGA_blue_reg[0]' (FDR) to 'inst_diplay_module/inst_VGA_bitmap/VGA_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/inst_VGA_bitmap/VGA_blue_reg[1]' (FDR) to 'inst_diplay_module/inst_VGA_bitmap/VGA_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/inst_VGA_bitmap/VGA_green_reg[0]' (FDR) to 'inst_diplay_module/inst_VGA_bitmap/VGA_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_diplay_module/inst_VGA_bitmap/VGA_red_reg[0]' (FDR) to 'inst_diplay_module/inst_VGA_bitmap/VGA_red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__0) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__1) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__2) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__3) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__4) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__5) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__6) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__15) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__16) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__17) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__18) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__19) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__20) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__21) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__22) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__31) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__32) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__33) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__34) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__35) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__36) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__37) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__38) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__47) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__48) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__49) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__50) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__51) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__52) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__53) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__54) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__63) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__64) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__65) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__66) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__67) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__68) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__69) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__70) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__79) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__80) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__81) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__82) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__83) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__84) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__85) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/inst_VGA_bitmap/screen_reg_mux_sel__86) is unused and will be removed from module top_VGA_master.
WARNING: [Synth 8-3332] Sequential element (inst_diplay_module/s_data_in_reg[7]) is unused and will be removed from module top_VGA_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10368 ; free virtual = 19537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 8(READ_FIRST)  | W | R | 512 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_diplay_module/inst_VGA_bitmap/screen_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10241 ; free virtual = 19410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 8(READ_FIRST)  | W | R | 512 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 80     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_1' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_2' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_3' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_4' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_1' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_2' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_3' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_4' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_6' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_7' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_0_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_6' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_7' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_1_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_1' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_2' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_3' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_4' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_1' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_2' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_3' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_4' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_6' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_7' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_2_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_6' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_7' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_3_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_1' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_2' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_3' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_4' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_1' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_2' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_3' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_4' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_6' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_7' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_4_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_6' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_7' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_5_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_1' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_2' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_3' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_4' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_1' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_2' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_3' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_4' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_6' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_7' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_6_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_6' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_7' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_7_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_1' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_2' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_3' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_4' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_1' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_2' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_3' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_4' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_6' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_7' (RAMB36E1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_8_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_6' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_5'
INFO: [Synth 8-223] decloning instance 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_7' (RAMB36E1_1) to 'inst_diplay_module/inst_VGA_bitmap/screen_reg_9_5'
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_diplay_module/inst_VGA_bitmap/screen_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   137|
|3     |LUT1       |    58|
|4     |LUT2       |   191|
|5     |LUT3       |    37|
|6     |LUT4       |    32|
|7     |LUT5       |    30|
|8     |LUT6       |    26|
|9     |MUXF7      |     8|
|10    |RAMB36E1   |    10|
|11    |RAMB36E1_1 |    10|
|12    |FDRE       |   422|
|13    |IBUF       |     6|
|14    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |   982|
|2     |  e_button_left      |push_detector      |   159|
|3     |    deb_inst         |debounce_5         |    50|
|4     |  inst_button_down   |push_detector_0    |   159|
|5     |    deb_inst         |debounce_4         |    50|
|6     |  inst_button_right  |push_detector_1    |   159|
|7     |    deb_inst         |debounce_3         |    50|
|8     |  inst_button_up     |push_detector_2    |   159|
|9     |    deb_inst         |debounce           |    50|
|10    |  inst_controller    |Controller         |    99|
|11    |  inst_diplay_module |Display_Module     |   226|
|12    |    inst_VGA_bitmap  |VGA_bitmap_640x480 |   186|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10224 ; free virtual = 19394
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1704.004 ; gain = 173.387 ; free physical = 10281 ; free virtual = 19450
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1704.004 ; gain = 500.668 ; free physical = 10281 ; free virtual = 19450
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1720.020 ; gain = 528.250 ; free physical = 10286 ; free virtual = 19455
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jonathan/Documents/ENSEIRB/PR310/Fractal-It/VHDL/VGA_Master/VGA_Master.runs/synth_1/top_VGA_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_master_utilization_synth.rpt -pb top_VGA_master_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1744.031 ; gain = 0.000 ; free physical = 10285 ; free virtual = 19455
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 17:46:09 2019...
