Good â€” this error is **clean, deterministic, and expected**.
Letâ€™s resolve it *precisely*, not by guesswork.

---

## ğŸ”´ Error you saw

```
ERROR: [VRFC 10-2989] 'txn' is not declared
```

at **line 1** of `my_coverage.sv`

---

## ğŸ” Root cause (exact)

You used `txn` (or `my_txn`) in the **class parameter or method**, but:

* The **type is not visible** at that point
* XSIM compiles **file-by-file**, not â€œproject-wide magicallyâ€

So this is **not a UVM issue** â€” itâ€™s **SV compilation order / visibility**.

---

## âŒ What caused it

Typical pattern that triggers this:

```systemverilog
class my_coverage extends uvm_subscriber #(txn);
```

or

```systemverilog
virtual function void write(txn t);
```

but:

* `txn` is declared in **another file**
* That file is **not compiled earlier**
* Or the type is inside a package not imported

---

## âœ… Canonical fix (industry-correct)

### **Option 1 â€” Use your real transaction type (recommended)**

#### 1ï¸âƒ£ Put transaction in its own file

`my_txn.sv`

```systemverilog
class my_txn extends uvm_sequence_item;
  `uvm_object_utils(my_txn)
  rand bit [7:0] data;
endclass
```

#### 2ï¸âƒ£ Compile order MUST be:

```text
my_txn.sv
my_coverage.sv
```

or in XSIM:

```powershell
xvlog my_txn.sv my_coverage.sv ...
```

#### 3ï¸âƒ£ Coverage class

```systemverilog
class my_coverage extends uvm_subscriber #(my_txn);
  `uvm_component_utils(my_coverage)

  int unsigned cov_data;

  covergroup cg;
    option.per_instance = 1;
    data_cp : coverpoint cov_data;
  endgroup;

  function new(string name, uvm_component parent);
    super.new(name, parent);
    cg = new();
  endfunction

  virtual function void write(my_txn t);
    cov_data = t.data;
    cg.sample();
  endfunction
endclass
```

---

### **Option 2 â€” Use a package (best practice at scale)**

#### `txn_pkg.sv`

```systemverilog
package txn_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"

  class my_txn extends uvm_sequence_item;
    `uvm_object_utils(my_txn)
    rand bit [7:0] data;
  endclass
endpackage
```

#### In `my_coverage.sv`

```systemverilog
import txn_pkg::*;
```

This **completely eliminates compile-order bugs**.

---

## âŒ What NOT to do

```systemverilog
extends uvm_subscriber #(uvm_sequence_item); // âŒ
virtual function void write(uvm_sequence_item t); // âŒ
```

Why?

* You lose type safety
* You canâ€™t access fields like `t.data`
* You break scoreboard/coverage correctness later

---

## ğŸ§  Mental rule (lock this)

> **Coverage and scoreboards must consume the SAME transaction type the monitor publishes.**

No wrappers. No casts. No guessing.

---

## âœ… Status check (where you are now)

âœ” Coverage concept correct
âœ” Subscriber vs analysis_port understanding correct
âœ” Tool quirk resolved
âœ” Type visibility issue understood

ğŸ‘‰ You are **exactly** where Day-38 should end.

---

Next step (clean, ordered, no merge):

**Day-39 â€” Phase-Aligned Sampling & Temporal Correctness**

Say **â€œProceed Day-39â€** when ready.
