# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: PLL
desc: Phase locked loop
category: periphery

ports:
   PLL_EN:
     dir: input
     desc: PLL Enable
   CLK_IN:
     dir: input
     desc: Clock input
   CLK_OUT0_EN:
     dir: input
     desc: Enable CLK_OUT0
   CLK_OUT1_EN:
     dir: input
     desc: Enable CLK_OUT1
   CLK_OUT2_EN:
     dir: input
     desc: Enable CLK_OUT2
   CLK_OUT3_EN:
     dir: input
     desc: Enable CLK_OUT3
   CLK_OUT0:
     dir: output
     desc: CLK_OUT0 output
   CLK_OUT1:
     dir: output
     desc: CLK_OUT1 output
   CLK_OUT2:
     dir: output
     desc: CLK_OUT2 output
   CLK_OUT3:
     dir: output
     desc: CLK_OUT3 output
   GEARBOX_FAST_CLK:
     dir: output
     desc: Gearbox fast clock output
   LOCK:
     dir: output
     desc: PLL lock signal

# set as Verilog parameter in netlist    
parameters:
    DIVIDE_CLK_IN_BY_2:
      desc: Enable input divider (TRUE/FALSE)
      default: "FALSE"
      values:
        - "TRUE"
        - "FALSE"
    PLL_MULT:
      desc: Clock multiplier value (16-1000)
      type: integer
      default: 16
      range: 16 .. 1000
    PLL_DIV:
      desc: Clock divider value (1-63)
      type: integer
      default: 1
      range: 1 .. 63
    CLK_OUT0_DIV:
      desc: CLK_OUT0 divider value (2,3,4,5,6,7,8,10,12,16,20.24.32.40,48,64)
      type: integer
      default: 2
      values:
        - 2
        - 3
        - 4
        - 5
        - 6
        - 8
        - 10
        - 12
        - 16
        - 20
        - 24
        - 32
        - 40
        - 48
        - 64
    CLK_OUT1_DIV:
      desc: CLK_OUT1 divider value (2,3,4,5,6,7,8,10,12,16,20.24.32.40,48,64)
      type: integer
      default: 2
      values:
        - 2
        - 3
        - 4
        - 5
        - 6
        - 8
        - 10
        - 12
        - 16
        - 20
        - 24
        - 32
        - 40
        - 48
        - 64
    CLK_OUT2_DIV:
      desc: CLK_OUT2 divider value (2,3,4,5,6,7,8,10,12,16,20.24.32.40,48,64)
      type: integer
      default: 2
      values:
        - 2
        - 3
        - 4
        - 5
        - 6
        - 8
        - 10
        - 12
        - 16
        - 20
        - 24
        - 32
        - 40
        - 48
        - 64
    CLK_OUT3_DIV:
      desc: CLK_OUT3 divider value (2,3,4,5,6,7,8,10,12,16,20.24.32.40,48,64)
      type: integer
      default: 2
      values:
        - 2
        - 3
        - 4
        - 5
        - 6
        - 8
        - 10
        - 12
        - 16
        - 20
        - 24
        - 32
        - 40
        - 48
        - 64
