###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc05)
#  Generated on:      Thu May 16 16:16:19 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Hold Check with Pin cacheController/requesterPortBuffer_
reg[1][1]/CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[1][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  0.212
  Slack Time                   -1.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                 |       |                       |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |            |       |   0.050 |    1.320 | 
     | cacheController/U2188/B0                        |   v   | reset                 | OAI22X1TS  | 0.008 |   0.058 |    1.328 | 
     | cacheController/U2188/Y                         |   ^   | cacheController/n3266 | OAI22X1TS  | 0.154 |   0.212 |    1.482 | 
     | cacheController/requesterPortBuffer_reg[1][1]/D |   ^   | cacheController/n3266 | DFFNSRX2TS | 0.000 |   0.212 |    1.482 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -1.270 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -1.262 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |   -0.885 | 
     | cacheController/requesterPortBuffer_reg[1][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin cacheController/requesterPortBuffer_
reg[1][0]/CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[1][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  0.222
  Slack Time                   -1.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                 |       |                       |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |            |       |   0.050 |    1.304 | 
     | cacheController/U2186/B0                        |   v   | reset                 | OAI22X1TS  | 0.008 |   0.058 |    1.311 | 
     | cacheController/U2186/Y                         |   ^   | cacheController/n3267 | OAI22X1TS  | 0.165 |   0.222 |    1.476 | 
     | cacheController/requesterPortBuffer_reg[1][0]/D |   ^   | cacheController/n3267 | DFFNSRX2TS | 0.000 |   0.222 |    1.476 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -1.254 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -1.245 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |   -0.868 | 
     | cacheController/requesterPortBuffer_reg[1][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    0.134 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin cacheController/isRead_reg[1]/CKN 
Endpoint:   cacheController/isRead_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.097
+ Phase Shift                   0.000
= Required Time                 1.485
  Arrival Time                  0.276
  Slack Time                   -1.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |       |                       |            |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                           |   v   | reset                 |            |       |   0.050 |    1.259 | 
     | cacheController/U2240/A1        |   v   | reset                 | OAI32X1TS  | 0.006 |   0.056 |    1.264 | 
     | cacheController/U2240/Y         |   ^   | cacheController/n3345 | OAI32X1TS  | 0.220 |   0.276 |    1.485 | 
     | cacheController/isRead_reg[1]/D |   ^   | cacheController/n3345 | DFFNSRX2TS | 0.000 |   0.276 |    1.485 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |   -1.209 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -1.200 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |   -0.823 | 
     | cacheController/isRead_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    0.179 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][4]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.099
+ Phase Shift                   0.000
= Required Time                 1.487
  Arrival Time                  1.495
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |    0.042 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.050 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.116 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.116 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.524 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.524 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.834 | 
     | cacheController/U980/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.834 | 
     | cacheController/U980/Y                           |   v   | cacheController/n1529 | NAND2XLTS  | 0.356 |   1.197 |    1.190 | 
     | cacheController/U1855/B1                         |   v   | cacheController/n1529 | OAI22X1TS  | 0.000 |   1.197 |    1.190 | 
     | cacheController/U1855/Y                          |   ^   | cacheController/n3289 | OAI22X1TS  | 0.298 |   1.495 |    1.487 | 
     | cacheController/addressToWriteBuffer_reg[6][4]/D |   ^   | cacheController/n3289 | DFFNSRX2TS | 0.000 |   1.495 |    1.487 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.008 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.016 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.393 | 
     | cacheController/addressToWriteBuffer_reg[6][4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.396 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[5][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[5][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 1.471
  Arrival Time                  1.492
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |    0.029 | 
     | cacheController/U1322/B0                         |   v   | reset                          | AOI31X1TS  | 0.009 |   0.059 |    0.037 | 
     | cacheController/U1322/Y                          |   ^   | cacheController/n1526          | AOI31X1TS  | 0.094 |   0.153 |    0.132 | 
     | cacheController/U1321/B0                         |   ^   | cacheController/n1526          | OA21XLTS   | 0.000 |   0.153 |    0.132 | 
     | cacheController/U1321/Y                          |   ^   | cacheController/n1327          | OA21XLTS   | 0.323 |   0.476 |    0.455 | 
     | cacheController/U26/A                            |   ^   | cacheController/n1327          | AND2X2TS   | 0.000 |   0.476 |    0.455 | 
     | cacheController/U26/Y                            |   ^   | cacheController/n12            | AND2X2TS   | 0.291 |   0.767 |    0.746 | 
     | cacheController/FE_DBTC127_n12/A                 |   ^   | cacheController/n12            | INVXLTS    | 0.000 |   0.767 |    0.746 | 
     | cacheController/FE_DBTC127_n12/Y                 |   v   | cacheController/FE_DBTN127_n12 | INVXLTS    | 0.368 |   1.135 |    1.114 | 
     | cacheController/U1879/A1                         |   v   | cacheController/FE_DBTN127_n12 | OAI22X1TS  | 0.000 |   1.135 |    1.114 | 
     | cacheController/U1879/Y                          |   ^   | cacheController/n3296          | OAI22X1TS  | 0.357 |   1.492 |    1.471 | 
     | cacheController/addressToWriteBuffer_reg[5][5]/D |   ^   | cacheController/n3296          | DFFNSRX2TS | 0.000 |   1.492 |    1.471 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.021 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.030 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.407 | 
     | cacheController/addressToWriteBuffer_reg[5][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.409 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[5][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[5][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 1.465
  Arrival Time                  1.502
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |    0.013 | 
     | cacheController/U1322/B0                         |   v   | reset                          | AOI31X1TS  | 0.009 |   0.059 |    0.022 | 
     | cacheController/U1322/Y                          |   ^   | cacheController/n1526          | AOI31X1TS  | 0.094 |   0.153 |    0.116 | 
     | cacheController/U1321/B0                         |   ^   | cacheController/n1526          | OA21XLTS   | 0.000 |   0.153 |    0.116 | 
     | cacheController/U1321/Y                          |   ^   | cacheController/n1327          | OA21XLTS   | 0.323 |   0.476 |    0.440 | 
     | cacheController/U26/A                            |   ^   | cacheController/n1327          | AND2X2TS   | 0.000 |   0.476 |    0.440 | 
     | cacheController/U26/Y                            |   ^   | cacheController/n12            | AND2X2TS   | 0.291 |   0.767 |    0.730 | 
     | cacheController/FE_DBTC127_n12/A                 |   ^   | cacheController/n12            | INVXLTS    | 0.000 |   0.767 |    0.730 | 
     | cacheController/FE_DBTC127_n12/Y                 |   v   | cacheController/FE_DBTN127_n12 | INVXLTS    | 0.368 |   1.135 |    1.098 | 
     | cacheController/U1869/A1                         |   v   | cacheController/FE_DBTN127_n12 | OAI22X1TS  | 0.000 |   1.135 |    1.099 | 
     | cacheController/U1869/Y                          |   ^   | cacheController/n3301          | OAI22X1TS  | 0.367 |   1.502 |    1.465 | 
     | cacheController/addressToWriteBuffer_reg[5][0]/D |   ^   | cacheController/n3301          | DFFNSRX2TS | 0.000 |   1.502 |    1.465 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.037 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.045 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.422 | 
     | cacheController/addressToWriteBuffer_reg[5][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.425 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[5][3]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[5][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 1.465
  Arrival Time                  1.502
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |    0.013 | 
     | cacheController/U1322/B0                         |   v   | reset                          | AOI31X1TS  | 0.009 |   0.059 |    0.022 | 
     | cacheController/U1322/Y                          |   ^   | cacheController/n1526          | AOI31X1TS  | 0.094 |   0.153 |    0.116 | 
     | cacheController/U1321/B0                         |   ^   | cacheController/n1526          | OA21XLTS   | 0.000 |   0.153 |    0.116 | 
     | cacheController/U1321/Y                          |   ^   | cacheController/n1327          | OA21XLTS   | 0.323 |   0.476 |    0.439 | 
     | cacheController/U26/A                            |   ^   | cacheController/n1327          | AND2X2TS   | 0.000 |   0.476 |    0.439 | 
     | cacheController/U26/Y                            |   ^   | cacheController/n12            | AND2X2TS   | 0.291 |   0.767 |    0.730 | 
     | cacheController/FE_DBTC127_n12/A                 |   ^   | cacheController/n12            | INVXLTS    | 0.000 |   0.767 |    0.730 | 
     | cacheController/FE_DBTC127_n12/Y                 |   v   | cacheController/FE_DBTN127_n12 | INVXLTS    | 0.368 |   1.135 |    1.098 | 
     | cacheController/U1875/A1                         |   v   | cacheController/FE_DBTN127_n12 | OAI22X1TS  | 0.000 |   1.135 |    1.098 | 
     | cacheController/U1875/Y                          |   ^   | cacheController/n3298          | OAI22X1TS  | 0.367 |   1.502 |    1.465 | 
     | cacheController/addressToWriteBuffer_reg[5][3]/D |   ^   | cacheController/n3298          | DFFNSRX2TS | 0.000 |   1.502 |    1.465 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.037 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.046 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.422 | 
     | cacheController/addressToWriteBuffer_reg[5][3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.425 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][1]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  1.517
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |    0.013 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.021 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.086 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.086 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.495 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.495 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.804 | 
     | cacheController/U188/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.804 | 
     | cacheController/U188/Y                           |   v   | cacheController/n260  | NAND2XLTS  | 0.365 |   1.207 |    1.170 | 
     | cacheController/U1843/B1                         |   v   | cacheController/n260  | OAI22X1TS  | 0.000 |   1.207 |    1.170 | 
     | cacheController/U1843/Y                          |   ^   | cacheController/n3292 | OAI22X1TS  | 0.310 |   1.517 |    1.480 | 
     | cacheController/addressToWriteBuffer_reg[6][1]/D |   ^   | cacheController/n3292 | DFFNSRX2TS | 0.000 |   1.517 |    1.480 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.037 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.046 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.422 | 
     | cacheController/addressToWriteBuffer_reg[6][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.425 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  1.517
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |    0.013 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.021 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.086 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.086 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.495 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.495 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.804 | 
     | cacheController/U188/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.804 | 
     | cacheController/U188/Y                           |   v   | cacheController/n260  | NAND2XLTS  | 0.365 |   1.207 |    1.169 | 
     | cacheController/U1859/B1                         |   v   | cacheController/n260  | OAI22X1TS  | 0.000 |   1.207 |    1.169 | 
     | cacheController/U1859/Y                          |   ^   | cacheController/n3288 | OAI22X1TS  | 0.310 |   1.517 |    1.480 | 
     | cacheController/addressToWriteBuffer_reg[6][5]/D |   ^   | cacheController/n3288 | DFFNSRX2TS | 0.000 |   1.517 |    1.480 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.037 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.046 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.423 | 
     | cacheController/addressToWriteBuffer_reg[6][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.425 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[4][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[4][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  1.518
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |    0.010 | 
     | cacheController/U1030/C0                         |   v   | reset                          | AOI221X1TS | 0.007 |   0.057 |    0.017 | 
     | cacheController/U1030/Y                          |   ^   | cacheController/n1286          | AOI221X1TS | 0.225 |   0.282 |    0.242 | 
     | cacheController/U25/A                            |   ^   | cacheController/n1286          | AND2X2TS   | 0.000 |   0.282 |    0.242 | 
     | cacheController/U25/Y                            |   ^   | cacheController/n11            | AND2X2TS   | 0.325 |   0.607 |    0.567 | 
     | cacheController/FE_DBTC128_n11/A                 |   ^   | cacheController/n11            | INVXLTS    | 0.000 |   0.607 |    0.567 | 
     | cacheController/FE_DBTC128_n11/Y                 |   v   | cacheController/FE_DBTN128_n11 | INVXLTS    | 0.522 |   1.128 |    1.088 | 
     | cacheController/U1857/A1                         |   v   | cacheController/FE_DBTN128_n11 | OAI22X1TS  | 0.000 |   1.128 |    1.088 | 
     | cacheController/U1857/Y                          |   ^   | cacheController/n3304          | OAI22X1TS  | 0.389 |   1.518 |    1.478 | 
     | cacheController/addressToWriteBuffer_reg[4][5]/D |   ^   | cacheController/n3304          | DFFNSRX2TS | 0.000 |   1.518 |    1.478 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.040 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.049 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.426 | 
     | cacheController/addressToWriteBuffer_reg[4][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.428 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.475
  Arrival Time                  1.516
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |    0.009 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.017 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.082 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.082 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.491 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.491 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.800 | 
     | cacheController/U980/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.800 | 
     | cacheController/U980/Y                           |   v   | cacheController/n1529 | NAND2XLTS  | 0.356 |   1.197 |    1.156 | 
     | cacheController/U1839/B1                         |   v   | cacheController/n1529 | OAI22X1TS  | 0.000 |   1.197 |    1.156 | 
     | cacheController/U1839/Y                          |   ^   | cacheController/n3293 | OAI22X1TS  | 0.319 |   1.516 |    1.475 | 
     | cacheController/addressToWriteBuffer_reg[6][0]/D |   ^   | cacheController/n3293 | DFFNSRX2TS | 0.000 |   1.516 |    1.475 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.050 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.427 | 
     | cacheController/addressToWriteBuffer_reg[6][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.429 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][3]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 1.471
  Arrival Time                  1.521
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |    0.001 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.009 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.074 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.074 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.483 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.483 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.792 | 
     | cacheController/U188/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.792 | 
     | cacheController/U188/Y                           |   v   | cacheController/n260  | NAND2XLTS  | 0.365 |   1.207 |    1.157 | 
     | cacheController/U1851/B1                         |   v   | cacheController/n260  | OAI22X1TS  | 0.000 |   1.207 |    1.157 | 
     | cacheController/U1851/Y                          |   ^   | cacheController/n3290 | OAI22X1TS  | 0.314 |   1.521 |    1.471 | 
     | cacheController/addressToWriteBuffer_reg[6][3]/D |   ^   | cacheController/n3290 | DFFNSRX2TS | 0.000 |   1.521 |    1.471 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.049 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.058 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.435 | 
     | cacheController/addressToWriteBuffer_reg[6][3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.437 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 1.470
  Arrival Time                  1.524
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |   -0.005 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |    0.003 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.069 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.069 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.477 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.477 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.787 | 
     | cacheController/U980/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.787 | 
     | cacheController/U980/Y                           |   v   | cacheController/n1529 | NAND2XLTS  | 0.356 |   1.197 |    1.143 | 
     | cacheController/U1863/B1                         |   v   | cacheController/n1529 | OAI22X1TS  | 0.000 |   1.197 |    1.143 | 
     | cacheController/U1863/Y                          |   ^   | cacheController/n3287 | OAI22X1TS  | 0.327 |   1.524 |    1.470 | 
     | cacheController/addressToWriteBuffer_reg[6][6]/D |   ^   | cacheController/n3287 | DFFNSRX2TS | 0.000 |   1.524 |    1.470 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.055 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.063 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.440 | 
     | cacheController/addressToWriteBuffer_reg[6][6]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.443 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[4][4]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[4][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 1.472
  Arrival Time                  1.529
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |   -0.007 | 
     | cacheController/U1030/C0                         |   v   | reset                          | AOI221X1TS | 0.007 |   0.057 |    0.001 | 
     | cacheController/U1030/Y                          |   ^   | cacheController/n1286          | AOI221X1TS | 0.225 |   0.282 |    0.225 | 
     | cacheController/U25/A                            |   ^   | cacheController/n1286          | AND2X2TS   | 0.000 |   0.282 |    0.225 | 
     | cacheController/U25/Y                            |   ^   | cacheController/n11            | AND2X2TS   | 0.325 |   0.607 |    0.550 | 
     | cacheController/FE_DBTC128_n11/A                 |   ^   | cacheController/n11            | INVXLTS    | 0.000 |   0.607 |    0.550 | 
     | cacheController/FE_DBTC128_n11/Y                 |   v   | cacheController/FE_DBTN128_n11 | INVXLTS    | 0.522 |   1.128 |    1.072 | 
     | cacheController/U1853/A1                         |   v   | cacheController/FE_DBTN128_n11 | OAI22X1TS  | 0.000 |   1.128 |    1.072 | 
     | cacheController/U1853/Y                          |   ^   | cacheController/n3305          | OAI22X1TS  | 0.400 |   1.529 |    1.472 | 
     | cacheController/addressToWriteBuffer_reg[4][4]/D |   ^   | cacheController/n3305          | DFFNSRX2TS | 0.000 |   1.529 |    1.472 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.057 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.065 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.442 | 
     | cacheController/addressToWriteBuffer_reg[4][4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.444 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[4][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[4][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 1.465
  Arrival Time                  1.544
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |   -0.029 | 
     | cacheController/U1030/C0                         |   v   | reset                          | AOI221X1TS | 0.007 |   0.057 |   -0.022 | 
     | cacheController/U1030/Y                          |   ^   | cacheController/n1286          | AOI221X1TS | 0.225 |   0.282 |    0.203 | 
     | cacheController/U25/A                            |   ^   | cacheController/n1286          | AND2X2TS   | 0.000 |   0.282 |    0.203 | 
     | cacheController/U25/Y                            |   ^   | cacheController/n11            | AND2X2TS   | 0.325 |   0.607 |    0.527 | 
     | cacheController/FE_DBTC128_n11/A                 |   ^   | cacheController/n11            | INVXLTS    | 0.000 |   0.607 |    0.527 | 
     | cacheController/FE_DBTC128_n11/Y                 |   v   | cacheController/FE_DBTN128_n11 | INVXLTS    | 0.522 |   1.128 |    1.049 | 
     | cacheController/U1845/A1                         |   v   | cacheController/FE_DBTN128_n11 | OAI22X1TS  | 0.000 |   1.129 |    1.049 | 
     | cacheController/U1845/Y                          |   ^   | cacheController/n3307          | OAI22X1TS  | 0.415 |   1.544 |    1.465 | 
     | cacheController/addressToWriteBuffer_reg[4][2]/D |   ^   | cacheController/n3307          | DFFNSRX2TS | 0.000 |   1.544 |    1.465 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.079 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.088 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.465 | 
     | cacheController/addressToWriteBuffer_reg[4][2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.467 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 1.460
  Arrival Time                  1.540
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |   -0.030 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |   -0.022 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.043 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.043 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.452 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.452 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.761 | 
     | cacheController/U980/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.761 | 
     | cacheController/U980/Y                           |   v   | cacheController/n1529 | NAND2XLTS  | 0.356 |   1.197 |    1.117 | 
     | cacheController/U1847/B1                         |   v   | cacheController/n1529 | OAI22X1TS  | 0.000 |   1.197 |    1.117 | 
     | cacheController/U1847/Y                          |   ^   | cacheController/n3291 | OAI22X1TS  | 0.343 |   1.540 |    1.460 | 
     | cacheController/addressToWriteBuffer_reg[6][2]/D |   ^   | cacheController/n3291 | DFFNSRX2TS | 0.000 |   1.540 |    1.460 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.080 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.089 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.466 | 
     | cacheController/addressToWriteBuffer_reg[6][2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.468 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[6][7]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[6][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 1.457
  Arrival Time                  1.555
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                       |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                 |            |       |   0.050 |   -0.048 | 
     | cacheController/U1320/B0                         |   ^   | reset                 | AOI31X1TS  | 0.008 |   0.058 |   -0.040 | 
     | cacheController/U1320/Y                          |   v   | cacheController/n1538 | AOI31X1TS  | 0.065 |   0.123 |    0.025 | 
     | cacheController/U17/B0                           |   v   | cacheController/n1538 | OA21XLTS   | 0.000 |   0.123 |    0.025 | 
     | cacheController/U17/Y                            |   v   | cacheController/n1367 | OA21XLTS   | 0.409 |   0.532 |    0.434 | 
     | cacheController/U225/A                           |   v   | cacheController/n1367 | NAND2XLTS  | 0.000 |   0.532 |    0.434 | 
     | cacheController/U225/Y                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.309 |   0.841 |    0.743 | 
     | cacheController/U188/A                           |   ^   | cacheController/n1527 | NAND2XLTS  | 0.000 |   0.841 |    0.743 | 
     | cacheController/U188/Y                           |   v   | cacheController/n260  | NAND2XLTS  | 0.365 |   1.207 |    1.108 | 
     | cacheController/U1867/B1                         |   v   | cacheController/n260  | OAI22X1TS  | 0.000 |   1.207 |    1.108 | 
     | cacheController/U1867/Y                          |   ^   | cacheController/n3286 | OAI22X1TS  | 0.348 |   1.555 |    1.457 | 
     | cacheController/addressToWriteBuffer_reg[6][7]/D |   ^   | cacheController/n3286 | DFFNSRX2TS | 0.000 |   1.555 |    1.457 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.098 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.107 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.484 | 
     | cacheController/addressToWriteBuffer_reg[6][7]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.486 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[4][3]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[4][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 1.456
  Arrival Time                  1.560
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                          |            |       |   0.050 |   -0.054 | 
     | cacheController/U1030/C0                         |   v   | reset                          | AOI221X1TS | 0.007 |   0.057 |   -0.047 | 
     | cacheController/U1030/Y                          |   ^   | cacheController/n1286          | AOI221X1TS | 0.225 |   0.282 |    0.178 | 
     | cacheController/U25/A                            |   ^   | cacheController/n1286          | AND2X2TS   | 0.000 |   0.282 |    0.178 | 
     | cacheController/U25/Y                            |   ^   | cacheController/n11            | AND2X2TS   | 0.325 |   0.607 |    0.503 | 
     | cacheController/FE_DBTC128_n11/A                 |   ^   | cacheController/n11            | INVXLTS    | 0.000 |   0.607 |    0.503 | 
     | cacheController/FE_DBTC128_n11/Y                 |   v   | cacheController/FE_DBTN128_n11 | INVXLTS    | 0.522 |   1.128 |    1.024 | 
     | cacheController/U1849/A1                         |   v   | cacheController/FE_DBTN128_n11 | OAI22X1TS  | 0.000 |   1.128 |    1.024 | 
     | cacheController/U1849/Y                          |   ^   | cacheController/n3306          | OAI22X1TS  | 0.431 |   1.560 |    1.456 | 
     | cacheController/addressToWriteBuffer_reg[4][3]/D |   ^   | cacheController/n3306          | DFFNSRX2TS | 0.000 |   1.560 |    1.456 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.104 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.113 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.489 | 
     | cacheController/addressToWriteBuffer_reg[4][3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.492 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[0][20]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[20]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.072
+ Phase Shift                   0.000
= Required Time                 1.316
  Arrival Time                  1.441
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[20]                                |   ^   | cacheDataOut_B[20]           |            |       |   0.050 |   -0.075 | 
     | FE_PHC251_cacheDataOut_B_20_/A                    |   ^   | cacheDataOut_B[20]           | DLY1X1TS   | 0.000 |   0.050 |   -0.075 | 
     | FE_PHC251_cacheDataOut_B_20_/Y                    |   ^   | FE_PHN251_cacheDataOut_B_20_ | DLY1X1TS   | 0.241 |   0.291 |    0.166 | 
     | FE_PHC184_cacheDataOut_B_20_/A                    |   ^   | FE_PHN251_cacheDataOut_B_20_ | CLKBUFX2TS | 0.000 |   0.291 |    0.166 | 
     | FE_PHC184_cacheDataOut_B_20_/Y                    |   ^   | FE_PHN184_cacheDataOut_B_20_ | CLKBUFX2TS | 0.259 |   0.550 |    0.425 | 
     | cacheController/U457/A                            |   ^   | FE_PHN184_cacheDataOut_B_20_ | INVXLTS    | 0.001 |   0.551 |    0.426 | 
     | cacheController/U457/Y                            |   v   | cacheController/n962         | INVXLTS    | 0.428 |   0.980 |    0.855 | 
     | cacheController/U1209/B1                          |   v   | cacheController/n962         | OAI22X1TS  | 0.001 |   0.981 |    0.855 | 
     | cacheController/U1209/Y                           |   ^   | cacheController/N10103       | OAI22X1TS  | 0.461 |   1.441 |    1.316 | 
     | cacheController/dataOut_Concatenated_reg[0][20]/D |   ^   | cacheController/N10103       | TLATXLTS   | 0.000 |   1.441 |    1.316 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.125 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.134 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.511 | 
     | cacheController/dataOut_Concatenated_reg[0][20]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cacheController/isWrite_reg[0]/CKN 
Endpoint:   cacheController/isWrite_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 1.471
  Arrival Time                  1.606
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                              |   v   | reset                            |            |       |   0.050 |   -0.085 | 
     | cacheController/U814/B             |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.080 | 
     | cacheController/U814/Y             |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.302 | 
     | cacheController/U944/A             |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.302 | 
     | cacheController/U944/Y             |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.650 | 
     | cacheController/U226/A             |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.650 | 
     | cacheController/U226/Y             |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    1.006 | 
     | cacheController/FE_DBTC141_n1369/A |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    1.006 | 
     | cacheController/FE_DBTC141_n1369/Y |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.230 | 
     | cacheController/U2197/A1           |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.001 |   1.366 |    1.231 | 
     | cacheController/U2197/Y            |   ^   | cacheController/n3385            | OAI22X1TS  | 0.240 |   1.606 |    1.471 | 
     | cacheController/isWrite_reg[0]/D   |   ^   | cacheController/n3385            | DFFNSRXLTS | 0.000 |   1.606 |    1.471 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    0.135 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.143 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.520 | 
     | cacheController/isWrite_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.523 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][7]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 1.469
  Arrival Time                  1.614
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.095 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.090 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.292 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.292 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.639 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.639 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.996 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.996 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.220 | 
     | cacheController/U2213/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.222 | 
     | cacheController/U2213/Y                          |   ^   | cacheController/n3334            | OAI22X1TS  | 0.246 |   1.614 |    1.469 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/D |   ^   | cacheController/n3334            | DFFNSRXLTS | 0.000 |   1.614 |    1.469 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.145 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.154 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.531 | 
     | cacheController/addressToWriteBuffer_reg[0][7]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.533 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 1.467
  Arrival Time                  1.616
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.099 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.094 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.288 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.288 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.636 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.636 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.992 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.992 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.216 | 
     | cacheController/U2211/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.219 | 
     | cacheController/U2211/Y                          |   ^   | cacheController/n3335            | OAI22X1TS  | 0.249 |   1.616 |    1.467 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/D |   ^   | cacheController/n3335            | DFFNSRXLTS | 0.000 |   1.616 |    1.467 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.149 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.158 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.534 | 
     | cacheController/addressToWriteBuffer_reg[0][6]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.537 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 1.464
  Arrival Time                  1.621
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.107 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.102 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.280 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.280 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.627 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.627 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.984 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.984 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.208 | 
     | cacheController/U2199/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.210 | 
     | cacheController/U2199/Y                          |   ^   | cacheController/n3341            | OAI22X1TS  | 0.254 |   1.621 |    1.464 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/D |   ^   | cacheController/n3341            | DFFNSRXLTS | 0.000 |   1.621 |    1.464 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.157 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.166 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.543 | 
     | cacheController/addressToWriteBuffer_reg[0][0]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.545 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 1.462
  Arrival Time                  1.623
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.111 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.105 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.276 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.276 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.624 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.624 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.981 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.981 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.204 | 
     | cacheController/U2203/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.002 |   1.367 |    1.206 | 
     | cacheController/U2203/Y                          |   ^   | cacheController/n3339            | OAI22X1TS  | 0.256 |   1.623 |    1.462 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/D |   ^   | cacheController/n3339            | DFFNSRXLTS | 0.000 |   1.623 |    1.462 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.169 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.546 | 
     | cacheController/addressToWriteBuffer_reg[0][2]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.549 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][3]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 1.459
  Arrival Time                  1.629
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.121 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.115 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.266 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.266 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.614 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.614 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.971 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.971 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.194 | 
     | cacheController/U2205/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.198 | 
     | cacheController/U2205/Y                          |   ^   | cacheController/n3338            | OAI22X1TS  | 0.261 |   1.629 |    1.459 | 
     | cacheController/addressToWriteBuffer_reg[0][3]/D |   ^   | cacheController/n3338            | DFFNSRXLTS | 0.000 |   1.629 |    1.459 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.171 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.179 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.556 | 
     | cacheController/addressToWriteBuffer_reg[0][3]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.559 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[1][16]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_A[16]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.113
+ Phase Shift                   0.000
= Required Time                 1.275
  Arrival Time                  1.446
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_A[16]                                |   ^   | cacheDataOut_A[16]           |            |       |   0.050 |   -0.121 | 
     | FE_PHC193_cacheDataOut_A_16_/A                    |   ^   | cacheDataOut_A[16]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.121 | 
     | FE_PHC193_cacheDataOut_A_16_/Y                    |   ^   | FE_PHN193_cacheDataOut_A_16_ | CLKBUFX2TS | 0.281 |   0.331 |    0.160 | 
     | cacheController/U395/A                            |   ^   | FE_PHN193_cacheDataOut_A_16_ | INVXLTS    | 0.001 |   0.332 |    0.161 | 
     | cacheController/U395/Y                            |   v   | cacheController/n934         | INVXLTS    | 0.523 |   0.856 |    0.685 | 
     | cacheController/U1237/A1                          |   v   | cacheController/n934         | OAI22X1TS  | 0.001 |   0.856 |    0.685 | 
     | cacheController/U1237/Y                           |   ^   | cacheController/N10133       | OAI22X1TS  | 0.590 |   1.446 |    1.275 | 
     | cacheController/dataOut_Concatenated_reg[1][16]/D |   ^   | cacheController/N10133       | TLATXLTS   | 0.000 |   1.446 |    1.275 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.171 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.180 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.557 | 
     | cacheController/dataOut_Concatenated_reg[1][16]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][6]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.481
  Arrival Time                  1.654
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.123 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.115 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.051 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.051 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.268 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.268 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.603 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.603 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.826 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.826 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.103 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.103 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.251 | 
     | cacheController/U2182/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.251 | 
     | cacheController/U2182/Y                          |   ^   | cacheController/n3311            | OAI22X1TS  | 0.229 |   1.654 |    1.481 | 
     | cacheController/addressToWriteBuffer_reg[3][6]/D |   ^   | cacheController/n3311            | DFFNSRX2TS | 0.000 |   1.654 |    1.481 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.173 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.182 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.559 | 
     | cacheController/addressToWriteBuffer_reg[3][6]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.561 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.067
+ Phase Shift                   0.000
= Required Time                 1.455
  Arrival Time                  1.632
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.127 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.122 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.260 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.260 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.608 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.608 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.964 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.964 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.188 | 
     | cacheController/U2209/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.001 |   1.366 |    1.189 | 
     | cacheController/U2209/Y                          |   ^   | cacheController/n3336            | OAI22X1TS  | 0.267 |   1.632 |    1.455 | 
     | cacheController/addressToWriteBuffer_reg[0][5]/D |   ^   | cacheController/n3336            | DFFNSRXLTS | 0.000 |   1.632 |    1.455 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.177 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.186 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.563 | 
     | cacheController/addressToWriteBuffer_reg[0][5]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.565 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[0][21]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][21]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[21]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.068
+ Phase Shift                   0.000
= Required Time                 1.320
  Arrival Time                  1.502
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[21]                                |   ^   | cacheDataOut_B[21]           |            |       |   0.050 |   -0.132 | 
     | FE_PHC244_cacheDataOut_B_21_/A                    |   ^   | cacheDataOut_B[21]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.132 | 
     | FE_PHC244_cacheDataOut_B_21_/Y                    |   ^   | FE_PHN244_cacheDataOut_B_21_ | CLKBUFX2TS | 0.137 |   0.187 |    0.005 | 
     | FE_PHC174_cacheDataOut_B_21_/A                    |   ^   | FE_PHN244_cacheDataOut_B_21_ | CLKBUFX2TS | 0.000 |   0.187 |    0.005 | 
     | FE_PHC174_cacheDataOut_B_21_/Y                    |   ^   | FE_PHN174_cacheDataOut_B_21_ | CLKBUFX2TS | 0.330 |   0.518 |    0.336 | 
     | cacheController/U458/A                            |   ^   | FE_PHN174_cacheDataOut_B_21_ | INVXLTS    | 0.001 |   0.519 |    0.337 | 
     | cacheController/U458/Y                            |   v   | cacheController/n961         | INVXLTS    | 0.508 |   1.027 |    0.845 | 
     | cacheController/U1210/B1                          |   v   | cacheController/n961         | OAI22X1TS  | 0.001 |   1.028 |    0.846 | 
     | cacheController/U1210/Y                           |   ^   | cacheController/N10104       | OAI22X1TS  | 0.474 |   1.502 |    1.320 | 
     | cacheController/dataOut_Concatenated_reg[0][21]/D |   ^   | cacheController/N10104       | TLATXLTS   | 0.000 |   1.502 |    1.320 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.182 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.191 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.568 | 
     | cacheController/dataOut_Concatenated_reg[0][21]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][4]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 1.454
  Arrival Time                  1.637
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.133 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.128 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.254 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.254 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.602 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.602 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.958 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.958 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.182 | 
     | cacheController/U2207/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.185 | 
     | cacheController/U2207/Y                          |   ^   | cacheController/n3337            | OAI22X1TS  | 0.269 |   1.637 |    1.454 | 
     | cacheController/addressToWriteBuffer_reg[0][4]/D |   ^   | cacheController/n3337            | DFFNSRXLTS | 0.000 |   1.637 |    1.454 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.183 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.192 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.568 | 
     | cacheController/addressToWriteBuffer_reg[0][4]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.571 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin cacheController/prevRequesterAddress_A_reg[3]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.133
+ Phase Shift                   0.000
= Required Time                 1.521
  Arrival Time                  1.709
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                            |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+--------------------------------------------+------------+-------+---------+----------| 
     | reset                                           |   v   | reset                                      |            |       |   0.050 |   -0.138 | 
     | cacheController/U203/B0                         |   v   | reset                                      | AOI21X1TS  | 0.006 |   0.056 |   -0.132 | 
     | cacheController/U203/Y                          |   ^   | cacheController/n1593                      | AOI21X1TS  | 0.112 |   0.168 |   -0.020 | 
     | cacheController/FE_DBTC129_n1593/A              |   ^   | cacheController/n1593                      | INVX2TS    | 0.000 |   0.168 |   -0.020 | 
     | cacheController/FE_DBTC129_n1593/Y              |   v   | cacheController/FE_DBTN129_n1593           | INVX2TS    | 0.211 |   0.379 |    0.191 | 
     | cacheController/U189/A                          |   v   | cacheController/FE_DBTN129_n1593           | OR2X2TS    | 0.000 |   0.380 |    0.191 | 
     | cacheController/U189/Y                          |   v   | cacheController/n1592                      | OR2X2TS    | 0.350 |   0.729 |    0.541 | 
     | cacheController/FE_DBTC130_n1592/A              |   v   | cacheController/n1592                      | INVX2TS    | 0.000 |   0.729 |    0.541 | 
     | cacheController/FE_DBTC130_n1592/Y              |   ^   | cacheController/FE_DBTN130_n1592           | INVX2TS    | 0.129 |   0.858 |    0.670 | 
     | cacheController/FE_PHC451_FE_DBTN130_n1592/A    |   ^   | cacheController/FE_DBTN130_n1592           | BUFX2TS    | 0.000 |   0.858 |    0.670 | 
     | cacheController/FE_PHC451_FE_DBTN130_n1592/Y    |   ^   | cacheController/FE_PHN451_FE_DBTN130_n1592 | BUFX2TS    | 0.261 |   1.120 |    0.931 | 
     | cacheController/U2038/B1                        |   ^   | cacheController/FE_PHN451_FE_DBTN130_n1592 | AOI222XLTS | 0.001 |   1.120 |    0.932 | 
     | cacheController/U2038/Y                         |   v   | cacheController/n1704                      | AOI222XLTS | 0.223 |   1.344 |    1.155 | 
     | cacheController/U2036/C0                        |   v   | cacheController/n1704                      | OAI211X1TS | 0.000 |   1.344 |    1.155 | 
     | cacheController/U2036/Y                         |   ^   | cacheController/n3187                      | OAI211X1TS | 0.197 |   1.540 |    1.352 | 
     | cacheController/FE_PHC462_n3187/A               |   ^   | cacheController/n3187                      | BUFX3TS    | 0.000 |   1.540 |    1.352 | 
     | cacheController/FE_PHC462_n3187/Y               |   ^   | cacheController/FE_PHN462_n3187            | BUFX3TS    | 0.169 |   1.709 |    1.521 | 
     | cacheController/prevRequesterAddress_A_reg[3]/D |   ^   | cacheController/FE_PHN462_n3187            | DFFNSRX2TS | 0.000 |   1.709 |    1.521 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.188 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.197 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.574 | 
     | cacheController/prevRequesterAddress_A_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin cacheController/prevRequesterAddress_A_reg[2]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.131
+ Phase Shift                   0.000
= Required Time                 1.519
  Arrival Time                  1.708
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                            |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+--------------------------------------------+------------+-------+---------+----------| 
     | reset                                           |   v   | reset                                      |            |       |   0.050 |   -0.139 | 
     | cacheController/U203/B0                         |   v   | reset                                      | AOI21X1TS  | 0.006 |   0.056 |   -0.133 | 
     | cacheController/U203/Y                          |   ^   | cacheController/n1593                      | AOI21X1TS  | 0.112 |   0.168 |   -0.021 | 
     | cacheController/FE_DBTC129_n1593/A              |   ^   | cacheController/n1593                      | INVX2TS    | 0.000 |   0.168 |   -0.021 | 
     | cacheController/FE_DBTC129_n1593/Y              |   v   | cacheController/FE_DBTN129_n1593           | INVX2TS    | 0.211 |   0.379 |    0.190 | 
     | cacheController/U189/A                          |   v   | cacheController/FE_DBTN129_n1593           | OR2X2TS    | 0.000 |   0.380 |    0.190 | 
     | cacheController/U189/Y                          |   v   | cacheController/n1592                      | OR2X2TS    | 0.350 |   0.729 |    0.540 | 
     | cacheController/FE_DBTC130_n1592/A              |   v   | cacheController/n1592                      | INVX2TS    | 0.000 |   0.729 |    0.540 | 
     | cacheController/FE_DBTC130_n1592/Y              |   ^   | cacheController/FE_DBTN130_n1592           | INVX2TS    | 0.129 |   0.858 |    0.669 | 
     | cacheController/FE_PHC451_FE_DBTN130_n1592/A    |   ^   | cacheController/FE_DBTN130_n1592           | BUFX2TS    | 0.000 |   0.858 |    0.669 | 
     | cacheController/FE_PHC451_FE_DBTN130_n1592/Y    |   ^   | cacheController/FE_PHN451_FE_DBTN130_n1592 | BUFX2TS    | 0.261 |   1.120 |    0.931 | 
     | cacheController/U2035/B1                        |   ^   | cacheController/FE_PHN451_FE_DBTN130_n1592 | AOI222XLTS | 0.001 |   1.120 |    0.931 | 
     | cacheController/U2035/Y                         |   v   | cacheController/n1702                      | AOI222XLTS | 0.244 |   1.365 |    1.176 | 
     | cacheController/U2033/C0                        |   v   | cacheController/n1702                      | OAI211X1TS | 0.000 |   1.365 |    1.176 | 
     | cacheController/U2033/Y                         |   ^   | cacheController/n3188                      | OAI211X1TS | 0.188 |   1.552 |    1.363 | 
     | cacheController/FE_PHC463_n3188/A               |   ^   | cacheController/n3188                      | BUFX3TS    | 0.000 |   1.552 |    1.363 | 
     | cacheController/FE_PHC463_n3188/Y               |   ^   | cacheController/FE_PHN463_n3188            | BUFX3TS    | 0.156 |   1.708 |    1.519 | 
     | cacheController/prevRequesterAddress_A_reg[2]/D |   ^   | cacheController/FE_PHN463_n3188            | DFFNSRX2TS | 0.000 |   1.708 |    1.519 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.189 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.198 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.575 | 
     | cacheController/prevRequesterAddress_A_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][7]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][7]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.474
  Arrival Time                  1.665
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.142 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.133 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.069 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.069 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.249 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.249 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.585 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.585 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.808 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.808 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.085 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.085 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.233 | 
     | cacheController/U2184/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.233 | 
     | cacheController/U2184/Y                          |   ^   | cacheController/n3310            | OAI22X1TS  | 0.241 |   1.665 |    1.474 | 
     | cacheController/addressToWriteBuffer_reg[3][7]/D |   ^   | cacheController/n3310            | DFFNSRX2TS | 0.000 |   1.665 |    1.474 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.192 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.200 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.577 | 
     | cacheController/addressToWriteBuffer_reg[3][7]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.579 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][2]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 1.466
  Arrival Time                  1.658
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.142 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.133 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.069 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.069 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.249 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.249 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.584 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.584 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.808 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.808 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.085 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.085 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.233 | 
     | cacheController/U2174/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.233 | 
     | cacheController/U2174/Y                          |   ^   | cacheController/n3315            | OAI22X1TS  | 0.233 |   1.658 |    1.466 | 
     | cacheController/addressToWriteBuffer_reg[3][2]/D |   ^   | cacheController/n3315            | DFFNSRX2TS | 0.000 |   1.658 |    1.466 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.192 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.201 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.577 | 
     | cacheController/addressToWriteBuffer_reg[3][2]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.580 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[0][24]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_A[24]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.038
+ Phase Shift                   0.000
= Required Time                 1.350
  Arrival Time                  1.542
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_A[24]                                |   ^   | cacheDataOut_A[24]           |            |       |   0.050 |   -0.142 | 
     | FE_PHC278_cacheDataOut_A_24_/A                    |   ^   | cacheDataOut_A[24]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.142 | 
     | FE_PHC278_cacheDataOut_A_24_/Y                    |   ^   | FE_PHN278_cacheDataOut_A_24_ | CLKBUFX2TS | 0.137 |   0.187 |   -0.005 | 
     | FE_PHC172_cacheDataOut_A_24_/A                    |   ^   | FE_PHN278_cacheDataOut_A_24_ | CLKBUFX2TS | 0.000 |   0.187 |   -0.005 | 
     | FE_PHC172_cacheDataOut_A_24_/Y                    |   ^   | FE_PHN172_cacheDataOut_A_24_ | CLKBUFX2TS | 0.309 |   0.496 |    0.304 | 
     | cacheController/U403/A                            |   ^   | FE_PHN172_cacheDataOut_A_24_ | INVXLTS    | 0.001 |   0.497 |    0.305 | 
     | cacheController/U403/Y                            |   v   | cacheController/n926         | INVXLTS    | 0.630 |   1.127 |    0.935 | 
     | cacheController/U1213/A1                          |   v   | cacheController/n926         | OAI22X1TS  | 0.002 |   1.129 |    0.937 | 
     | cacheController/U1213/Y                           |   ^   | cacheController/N10107       | OAI22X1TS  | 0.413 |   1.542 |    1.350 | 
     | cacheController/dataOut_Concatenated_reg[0][24]/D |   ^   | cacheController/N10107       | TLATXLTS   | 0.000 |   1.542 |    1.350 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.192 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.201 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.578 | 
     | cacheController/dataOut_Concatenated_reg[0][24]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][0]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.473
  Arrival Time                  1.667
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.144 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.135 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.071 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.071 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.247 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.247 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.582 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.582 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.806 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.806 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.083 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.083 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.231 | 
     | cacheController/U2170/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.231 | 
     | cacheController/U2170/Y                          |   ^   | cacheController/n3317            | OAI22X1TS  | 0.242 |   1.667 |    1.473 | 
     | cacheController/addressToWriteBuffer_reg[3][0]/D |   ^   | cacheController/n3317            | DFFNSRX2TS | 0.000 |   1.667 |    1.473 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.194 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.203 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.579 | 
     | cacheController/addressToWriteBuffer_reg[3][0]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.582 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[2][20]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[20]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 1.288
  Arrival Time                  1.484
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[20]                                |   ^   | cacheDataOut_B[20]           |            |       |   0.050 |   -0.147 | 
     | FE_PHC251_cacheDataOut_B_20_/A                    |   ^   | cacheDataOut_B[20]           | DLY1X1TS   | 0.000 |   0.050 |   -0.147 | 
     | FE_PHC251_cacheDataOut_B_20_/Y                    |   ^   | FE_PHN251_cacheDataOut_B_20_ | DLY1X1TS   | 0.241 |   0.291 |    0.094 | 
     | FE_PHC184_cacheDataOut_B_20_/A                    |   ^   | FE_PHN251_cacheDataOut_B_20_ | CLKBUFX2TS | 0.000 |   0.291 |    0.094 | 
     | FE_PHC184_cacheDataOut_B_20_/Y                    |   ^   | FE_PHN184_cacheDataOut_B_20_ | CLKBUFX2TS | 0.259 |   0.550 |    0.353 | 
     | cacheController/U457/A                            |   ^   | FE_PHN184_cacheDataOut_B_20_ | INVXLTS    | 0.001 |   0.551 |    0.354 | 
     | cacheController/U457/Y                            |   v   | cacheController/n962         | INVXLTS    | 0.428 |   0.980 |    0.783 | 
     | cacheController/U1273/B1                          |   v   | cacheController/n962         | OAI22X1TS  | 0.001 |   0.981 |    0.784 | 
     | cacheController/U1273/Y                           |   ^   | cacheController/N10171       | OAI22X1TS  | 0.504 |   1.484 |    1.288 | 
     | cacheController/dataOut_Concatenated_reg[2][20]/D |   ^   | cacheController/N10171       | TLATXLTS   | 0.000 |   1.484 |    1.288 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.197 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.205 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.582 | 
     | cacheController/dataOut_Concatenated_reg[2][20]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[0][15]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][15]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[15]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.031
+ Phase Shift                   0.000
= Required Time                 1.357
  Arrival Time                  1.561
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[15]                                |   ^   | cacheDataOut_B[15]           |            |       |   0.050 |   -0.153 | 
     | FE_PHC318_cacheDataOut_B_15_/A                    |   ^   | cacheDataOut_B[15]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.153 | 
     | FE_PHC318_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN318_cacheDataOut_B_15_ | CLKBUFX2TS | 0.139 |   0.189 |   -0.014 | 
     | FE_PHC266_cacheDataOut_B_15_/A                    |   ^   | FE_PHN318_cacheDataOut_B_15_ | CLKBUFX2TS | 0.000 |   0.189 |   -0.014 | 
     | FE_PHC266_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN266_cacheDataOut_B_15_ | CLKBUFX2TS | 0.155 |   0.345 |    0.141 | 
     | FE_PHC187_cacheDataOut_B_15_/A                    |   ^   | FE_PHN266_cacheDataOut_B_15_ | CLKBUFX2TS | 0.000 |   0.345 |    0.141 | 
     | FE_PHC187_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN187_cacheDataOut_B_15_ | CLKBUFX2TS | 0.288 |   0.633 |    0.429 | 
     | cacheController/U452/A                            |   ^   | FE_PHN187_cacheDataOut_B_15_ | INVXLTS    | 0.001 |   0.634 |    0.430 | 
     | cacheController/U452/Y                            |   v   | cacheController/n967         | INVXLTS    | 0.515 |   1.149 |    0.945 | 
     | cacheController/U1204/B1                          |   v   | cacheController/n967         | OAI22X1TS  | 0.001 |   1.150 |    0.947 | 
     | cacheController/U1204/Y                           |   ^   | cacheController/N10098       | OAI22X1TS  | 0.411 |   1.561 |    1.357 | 
     | cacheController/dataOut_Concatenated_reg[0][15]/D |   ^   | cacheController/N10098       | TLATXLTS   | 0.000 |   1.561 |    1.357 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.203 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.212 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.589 | 
     | cacheController/dataOut_Concatenated_reg[0][15]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[4][24]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[4][24]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                          (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.282
+ Phase Shift                   0.000
= Required Time                 1.106
  Arrival Time                  1.313
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                       |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                          |   ^   | reset                 |            |       |   0.050 |   -0.157 | 
     | cacheController/U527/A                         |   ^   | reset                 | NOR2X1TS   | 0.009 |   0.059 |   -0.147 | 
     | cacheController/U527/Y                         |   v   | cacheController/n1282 | NOR2X1TS   | 0.090 |   0.149 |   -0.058 | 
     | cacheController/U10/A                          |   v   | cacheController/n1282 | AND2X2TS   | 0.000 |   0.149 |   -0.058 | 
     | cacheController/U10/Y                          |   v   | cacheController/n1249 | AND2X2TS   | 0.657 |   0.806 |    0.599 | 
     | cacheController/U1692/A1                       |   v   | cacheController/n1249 | AOI22X1TS  | 0.016 |   0.822 |    0.615 | 
     | cacheController/U1692/Y                        |   ^   | cacheController/n1274 | AOI22X1TS  | 0.375 |   1.197 |    0.990 | 
     | cacheController/U1691/C0                       |   ^   | cacheController/n1274 | OAI221XLTS | 0.000 |   1.197 |    0.990 | 
     | cacheController/U1691/Y                        |   v   | cacheController/n3489 | OAI221XLTS | 0.116 |   1.313 |    1.106 | 
     | cacheController/dataToWriteBuffer_reg[4][24]/D |   v   | cacheController/n3489 | DFFNSRXLTS | 0.000 |   1.313 |    1.106 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.207 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.216 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.592 | 
     | cacheController/dataToWriteBuffer_reg[4][24]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.595 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[1][27]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][27]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[27]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                 1.358
  Arrival Time                  1.567
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[27]                                |   ^   | cacheDataOut_B[27]           |            |       |   0.050 |   -0.160 | 
     | FE_PHC324_cacheDataOut_B_27_/A                    |   ^   | cacheDataOut_B[27]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.160 | 
     | FE_PHC324_cacheDataOut_B_27_/Y                    |   ^   | FE_PHN324_cacheDataOut_B_27_ | CLKBUFX2TS | 0.138 |   0.188 |   -0.021 | 
     | FE_PHC262_cacheDataOut_B_27_/A                    |   ^   | FE_PHN324_cacheDataOut_B_27_ | CLKBUFX2TS | 0.000 |   0.188 |   -0.021 | 
     | FE_PHC262_cacheDataOut_B_27_/Y                    |   ^   | FE_PHN262_cacheDataOut_B_27_ | CLKBUFX2TS | 0.155 |   0.343 |    0.133 | 
     | FE_PHC179_cacheDataOut_B_27_/A                    |   ^   | FE_PHN262_cacheDataOut_B_27_ | CLKBUFX2TS | 0.000 |   0.343 |    0.133 | 
     | FE_PHC179_cacheDataOut_B_27_/Y                    |   ^   | FE_PHN179_cacheDataOut_B_27_ | CLKBUFX2TS | 0.290 |   0.633 |    0.424 | 
     | cacheController/U464/A                            |   ^   | FE_PHN179_cacheDataOut_B_27_ | INVXLTS    | 0.001 |   0.634 |    0.425 | 
     | cacheController/U464/Y                            |   v   | cacheController/n955         | INVXLTS    | 0.522 |   1.157 |    0.947 | 
     | cacheController/U1248/B1                          |   v   | cacheController/n955         | OAI22X1TS  | 0.000 |   1.157 |    0.948 | 
     | cacheController/U1248/Y                           |   ^   | cacheController/N10144       | OAI22X1TS  | 0.410 |   1.567 |    1.358 | 
     | cacheController/dataOut_Concatenated_reg[1][27]/D |   ^   | cacheController/N10144       | TLATXLTS   | 0.000 |   1.567 |    1.358 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.210 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.218 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.595 | 
     | cacheController/dataOut_Concatenated_reg[1][27]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[0][1]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[0][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.054
+ Phase Shift                   0.000
= Required Time                 1.442
  Arrival Time                  1.656
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   v   | reset                            |            |       |   0.050 |   -0.163 | 
     | cacheController/U814/B                           |   v   | reset                            | OR2X2TS    | 0.005 |   0.055 |   -0.158 | 
     | cacheController/U814/Y                           |   v   | cacheController/n339             | OR2X2TS    | 0.382 |   0.437 |    0.223 | 
     | cacheController/U944/A                           |   v   | cacheController/n339             | NOR2X1TS   | 0.000 |   0.437 |    0.223 | 
     | cacheController/U944/Y                           |   ^   | cacheController/n1460            | NOR2X1TS   | 0.348 |   0.785 |    0.571 | 
     | cacheController/U226/A                           |   ^   | cacheController/n1460            | AND2X2TS   | 0.000 |   0.785 |    0.571 | 
     | cacheController/U226/Y                           |   ^   | cacheController/n1369            | AND2X2TS   | 0.357 |   1.141 |    0.928 | 
     | cacheController/FE_DBTC141_n1369/A               |   ^   | cacheController/n1369            | INVX2TS    | 0.000 |   1.141 |    0.928 | 
     | cacheController/FE_DBTC141_n1369/Y               |   v   | cacheController/FE_DBTN141_n1369 | INVX2TS    | 0.224 |   1.365 |    1.151 | 
     | cacheController/U2201/A1                         |   v   | cacheController/FE_DBTN141_n1369 | OAI22X1TS  | 0.003 |   1.368 |    1.155 | 
     | cacheController/U2201/Y                          |   ^   | cacheController/n3340            | OAI22X1TS  | 0.287 |   1.656 |    1.442 | 
     | cacheController/addressToWriteBuffer_reg[0][1]/D |   ^   | cacheController/n3340            | DFFNSRXLTS | 0.000 |   1.656 |    1.442 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.213 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.222 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.599 | 
     | cacheController/addressToWriteBuffer_reg[0][1]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.601 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][1]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 1.465
  Arrival Time                  1.680
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.165 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.156 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.092 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.092 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.226 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.226 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.562 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.562 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.785 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.785 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.062 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.062 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.210 | 
     | cacheController/U2172/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.210 | 
     | cacheController/U2172/Y                          |   ^   | cacheController/n3316            | OAI22X1TS  | 0.255 |   1.680 |    1.465 | 
     | cacheController/addressToWriteBuffer_reg[3][1]/D |   ^   | cacheController/n3316            | DFFNSRX2TS | 0.000 |   1.680 |    1.465 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.215 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.223 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.600 | 
     | cacheController/addressToWriteBuffer_reg[3][1]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.603 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[4][4]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[4][4]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.279
+ Phase Shift                   0.000
= Required Time                 1.109
  Arrival Time                  1.324
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                               |       |                       |            |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                         |   ^   | reset                 |            |       |   0.050 |   -0.166 | 
     | cacheController/U527/A                        |   ^   | reset                 | NOR2X1TS   | 0.009 |   0.059 |   -0.156 | 
     | cacheController/U527/Y                        |   v   | cacheController/n1282 | NOR2X1TS   | 0.090 |   0.149 |   -0.067 | 
     | cacheController/U10/A                         |   v   | cacheController/n1282 | AND2X2TS   | 0.000 |   0.149 |   -0.067 | 
     | cacheController/U10/Y                         |   v   | cacheController/n1249 | AND2X2TS   | 0.657 |   0.806 |    0.590 | 
     | cacheController/U1627/A1                      |   v   | cacheController/n1249 | AOI22X1TS  | 0.028 |   0.834 |    0.618 | 
     | cacheController/U1627/Y                       |   ^   | cacheController/n1254 | AOI22X1TS  | 0.378 |   1.212 |    0.996 | 
     | cacheController/U1626/C0                      |   ^   | cacheController/n1254 | OAI221XLTS | 0.000 |   1.212 |    0.996 | 
     | cacheController/U1626/Y                       |   v   | cacheController/n3509 | OAI221XLTS | 0.113 |   1.324 |    1.109 | 
     | cacheController/dataToWriteBuffer_reg[4][4]/D |   v   | cacheController/n3509 | DFFNSRXLTS | 0.000 |   1.324 |    1.109 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.216 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.225 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.601 | 
     | cacheController/dataToWriteBuffer_reg[4][4]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.604 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[4][0]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[4][0]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.280
+ Phase Shift                   0.000
= Required Time                 1.108
  Arrival Time                  1.325
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                               |       |                       |            |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                         |   ^   | reset                 |            |       |   0.050 |   -0.166 | 
     | cacheController/U527/A                        |   ^   | reset                 | NOR2X1TS   | 0.009 |   0.059 |   -0.157 | 
     | cacheController/U527/Y                        |   v   | cacheController/n1282 | NOR2X1TS   | 0.090 |   0.149 |   -0.067 | 
     | cacheController/U10/A                         |   v   | cacheController/n1282 | AND2X2TS   | 0.000 |   0.149 |   -0.067 | 
     | cacheController/U10/Y                         |   v   | cacheController/n1249 | AND2X2TS   | 0.657 |   0.806 |    0.590 | 
     | cacheController/U1614/A1                      |   v   | cacheController/n1249 | AOI22X1TS  | 0.029 |   0.835 |    0.619 | 
     | cacheController/U1614/Y                       |   ^   | cacheController/n1248 | AOI22X1TS  | 0.377 |   1.212 |    0.996 | 
     | cacheController/U1613/C0                      |   ^   | cacheController/n1248 | OAI221XLTS | 0.000 |   1.212 |    0.996 | 
     | cacheController/U1613/Y                       |   v   | cacheController/n3513 | OAI221XLTS | 0.113 |   1.325 |    1.108 | 
     | cacheController/dataToWriteBuffer_reg[4][0]/D |   v   | cacheController/n3513 | DFFNSRXLTS | 0.000 |   1.325 |    1.108 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    0.216 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.225 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.602 | 
     | cacheController/dataToWriteBuffer_reg[4][0]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.604 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[4][28]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[4][28]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                          (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.279
+ Phase Shift                   0.000
= Required Time                 1.109
  Arrival Time                  1.328
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                       |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                          |   ^   | reset                 |            |       |   0.050 |   -0.169 | 
     | cacheController/U527/A                         |   ^   | reset                 | NOR2X1TS   | 0.009 |   0.059 |   -0.160 | 
     | cacheController/U527/Y                         |   v   | cacheController/n1282 | NOR2X1TS   | 0.090 |   0.149 |   -0.070 | 
     | cacheController/U10/A                          |   v   | cacheController/n1282 | AND2X2TS   | 0.000 |   0.149 |   -0.070 | 
     | cacheController/U10/Y                          |   v   | cacheController/n1249 | AND2X2TS   | 0.657 |   0.806 |    0.587 | 
     | cacheController/U1705/A1                       |   v   | cacheController/n1249 | AOI22X1TS  | 0.008 |   0.815 |    0.596 | 
     | cacheController/U1705/Y                        |   ^   | cacheController/n1278 | AOI22X1TS  | 0.394 |   1.209 |    0.990 | 
     | cacheController/U1704/C0                       |   ^   | cacheController/n1278 | OAI221XLTS | 0.000 |   1.209 |    0.990 | 
     | cacheController/U1704/Y                        |   v   | cacheController/n3485 | OAI221XLTS | 0.119 |   1.328 |    1.109 | 
     | cacheController/dataToWriteBuffer_reg[4][28]/D |   v   | cacheController/n3485 | DFFNSRXLTS | 0.000 |   1.328 |    1.109 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.219 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.228 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.604 | 
     | cacheController/dataToWriteBuffer_reg[4][28]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.607 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[4][20]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[4][20]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                          (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.280
+ Phase Shift                   0.000
= Required Time                 1.108
  Arrival Time                  1.328
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                       |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | reset                                          |   ^   | reset                 |            |       |   0.050 |   -0.169 | 
     | cacheController/U527/A                         |   ^   | reset                 | NOR2X1TS   | 0.009 |   0.059 |   -0.160 | 
     | cacheController/U527/Y                         |   v   | cacheController/n1282 | NOR2X1TS   | 0.090 |   0.149 |   -0.070 | 
     | cacheController/U10/A                          |   v   | cacheController/n1282 | AND2X2TS   | 0.000 |   0.149 |   -0.070 | 
     | cacheController/U10/Y                          |   v   | cacheController/n1249 | AND2X2TS   | 0.657 |   0.806 |    0.587 | 
     | cacheController/U1679/A1                       |   v   | cacheController/n1249 | AOI22X1TS  | 0.006 |   0.812 |    0.593 | 
     | cacheController/U1679/Y                        |   ^   | cacheController/n1270 | AOI22X1TS  | 0.396 |   1.208 |    0.988 | 
     | cacheController/U1678/C0                       |   ^   | cacheController/n1270 | OAI221XLTS | 0.000 |   1.208 |    0.988 | 
     | cacheController/U1678/Y                        |   v   | cacheController/n3493 | OAI221XLTS | 0.120 |   1.328 |    1.108 | 
     | cacheController/dataToWriteBuffer_reg[4][20]/D |   v   | cacheController/n3493 | DFFNSRXLTS | 0.000 |   1.328 |    1.108 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.219 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.228 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.605 | 
     | cacheController/dataToWriteBuffer_reg[4][20]/CKN |   v   | clk__L1_N0 | DFFNSRXLTS  | 1.002 |   1.388 |    1.607 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin cacheController/dataOut_Concatenated_
reg[1][15]/G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][15]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[15]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.036
+ Phase Shift                   0.000
= Required Time                 1.352
  Arrival Time                  1.572
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                                   |       |                              |            |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[15]                                |   ^   | cacheDataOut_B[15]           |            |       |   0.050 |   -0.170 | 
     | FE_PHC318_cacheDataOut_B_15_/A                    |   ^   | cacheDataOut_B[15]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.170 | 
     | FE_PHC318_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN318_cacheDataOut_B_15_ | CLKBUFX2TS | 0.139 |   0.189 |   -0.031 | 
     | FE_PHC266_cacheDataOut_B_15_/A                    |   ^   | FE_PHN318_cacheDataOut_B_15_ | CLKBUFX2TS | 0.000 |   0.189 |   -0.031 | 
     | FE_PHC266_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN266_cacheDataOut_B_15_ | CLKBUFX2TS | 0.155 |   0.345 |    0.125 | 
     | FE_PHC187_cacheDataOut_B_15_/A                    |   ^   | FE_PHN266_cacheDataOut_B_15_ | CLKBUFX2TS | 0.000 |   0.345 |    0.125 | 
     | FE_PHC187_cacheDataOut_B_15_/Y                    |   ^   | FE_PHN187_cacheDataOut_B_15_ | CLKBUFX2TS | 0.288 |   0.633 |    0.413 | 
     | cacheController/U452/A                            |   ^   | FE_PHN187_cacheDataOut_B_15_ | INVXLTS    | 0.001 |   0.634 |    0.414 | 
     | cacheController/U452/Y                            |   v   | cacheController/n967         | INVXLTS    | 0.515 |   1.149 |    0.929 | 
     | cacheController/U1236/B1                          |   v   | cacheController/n967         | OAI22X1TS  | 0.000 |   1.149 |    0.929 | 
     | cacheController/U1236/Y                           |   ^   | cacheController/N10132       | OAI22X1TS  | 0.423 |   1.572 |    1.352 | 
     | cacheController/dataOut_Concatenated_reg[1][15]/D |   ^   | cacheController/N10132       | TLATXLTS   | 0.000 |   1.572 |    1.352 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.220 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.229 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.605 | 
     | cacheController/dataOut_Concatenated_reg[1][15]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][6]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][6]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_A[6]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                 1.362
  Arrival Time                  1.584
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | cacheDataOut_A[6]                                |   ^   | cacheDataOut_A[6]           |            |       |   0.050 |   -0.172 | 
     | FE_PHC300_cacheDataOut_A_6_/A                    |   ^   | cacheDataOut_A[6]           | CLKBUFX2TS | 0.000 |   0.050 |   -0.172 | 
     | FE_PHC300_cacheDataOut_A_6_/Y                    |   ^   | FE_PHN300_cacheDataOut_A_6_ | CLKBUFX2TS | 0.137 |   0.187 |   -0.035 | 
     | FE_PHC217_cacheDataOut_A_6_/A                    |   ^   | FE_PHN300_cacheDataOut_A_6_ | CLKBUFX2TS | 0.000 |   0.187 |   -0.035 | 
     | FE_PHC217_cacheDataOut_A_6_/Y                    |   ^   | FE_PHN217_cacheDataOut_A_6_ | CLKBUFX2TS | 0.196 |   0.383 |    0.161 | 
     | cacheController/U385/A                           |   ^   | FE_PHN217_cacheDataOut_A_6_ | INVXLTS    | 0.000 |   0.383 |    0.161 | 
     | cacheController/U385/Y                           |   v   | cacheController/n944        | INVXLTS    | 0.668 |   1.051 |    0.830 | 
     | cacheController/U1227/A1                         |   v   | cacheController/n944        | OAI22X1TS  | 0.003 |   1.054 |    0.832 | 
     | cacheController/U1227/Y                          |   ^   | cacheController/N10123      | OAI22X1TS  | 0.530 |   1.584 |    1.362 | 
     | cacheController/dataOut_Concatenated_reg[1][6]/D |   ^   | cacheController/N10123      | TLATXLTS   | 0.000 |   1.584 |    1.362 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.222 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.230 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.607 | 
     | cacheController/dataOut_Concatenated_reg[1][6]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.610 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][5]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 1.462
  Arrival Time                  1.684
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.172 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.164 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.100 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.100 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.219 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.219 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.554 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.554 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.777 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.777 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.054 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.054 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.202 | 
     | cacheController/U2180/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.202 | 
     | cacheController/U2180/Y                          |   ^   | cacheController/n3312            | OAI22X1TS  | 0.260 |   1.684 |    1.462 | 
     | cacheController/addressToWriteBuffer_reg[3][5]/D |   ^   | cacheController/n3312            | DFFNSRX2TS | 0.000 |   1.684 |    1.462 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.222 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.231 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.608 | 
     | cacheController/addressToWriteBuffer_reg[3][5]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.610 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin cacheController/addressToWriteBuffer_reg[3][4]/
CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[3][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 1.462
  Arrival Time                  1.686
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | reset                                            |   ^   | reset                            |            |       |   0.050 |   -0.174 | 
     | cacheController/U1319/B0                         |   ^   | reset                            | AOI31X1TS  | 0.009 |   0.059 |   -0.165 | 
     | cacheController/U1319/Y                          |   v   | cacheController/n1500            | AOI31X1TS  | 0.064 |   0.123 |   -0.101 | 
     | cacheController/U14/B0                           |   v   | cacheController/n1500            | OA21XLTS   | 0.000 |   0.123 |   -0.101 | 
     | cacheController/U14/Y                            |   v   | cacheController/n1245            | OA21XLTS   | 0.318 |   0.441 |    0.217 | 
     | cacheController/U238/A                           |   v   | cacheController/n1245            | AND2XLTS   | 0.000 |   0.441 |    0.217 | 
     | cacheController/U238/Y                           |   v   | cacheController/n1489            | AND2XLTS   | 0.335 |   0.776 |    0.552 | 
     | cacheController/FE_DBTC135_n1489/A               |   v   | cacheController/n1489            | INVX2TS    | 0.000 |   0.776 |    0.552 | 
     | cacheController/FE_DBTC135_n1489/Y               |   ^   | cacheController/FE_DBTN135_n1489 | INVX2TS    | 0.223 |   1.000 |    0.776 | 
     | cacheController/U216/A                           |   ^   | cacheController/FE_DBTN135_n1489 | AND2X2TS   | 0.000 |   1.000 |    0.776 | 
     | cacheController/U216/Y                           |   ^   | cacheController/n1491            | AND2X2TS   | 0.277 |   1.277 |    1.053 | 
     | cacheController/FE_DBTC134_n1491/A               |   ^   | cacheController/n1491            | INVX2TS    | 0.000 |   1.277 |    1.053 | 
     | cacheController/FE_DBTC134_n1491/Y               |   v   | cacheController/FE_DBTN134_n1491 | INVX2TS    | 0.148 |   1.425 |    1.201 | 
     | cacheController/U2178/B1                         |   v   | cacheController/FE_DBTN134_n1491 | OAI22X1TS  | 0.000 |   1.425 |    1.201 | 
     | cacheController/U2178/Y                          |   ^   | cacheController/n3313            | OAI22X1TS  | 0.261 |   1.686 |    1.462 | 
     | cacheController/addressToWriteBuffer_reg[3][4]/D |   ^   | cacheController/n3313            | DFFNSRX2TS | 0.000 |   1.686 |    1.462 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    0.224 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.233 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.385 |    0.610 | 
     | cacheController/addressToWriteBuffer_reg[3][4]/CKN |   v   | clk__L1_N0 | DFFNSRX2TS  | 1.002 |   1.388 |    1.612 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

