// Seed: 3744779143
module module_0 (
    output tri1  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri0  id_6,
    output tri   id_7
);
  wire id_9;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd83,
    parameter id_2  = 32'd38
) (
    input tri id_0,
    input uwire id_1,
    output supply0 _id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    output wire id_12,
    input supply1 id_13,
    output tri0 id_14,
    input uwire _id_15,
    output wire id_16
);
  wire id_18;
  ;
  wire id_19;
  ;
  assign id_14 = id_6;
  logic id_20;
  wire [id_15  -  -1 : -1] id_21;
  wire [-1 : -1 'h0] id_22;
  wire id_23;
  logic [id_15 : id_2] id_24;
  ;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_1,
      id_4,
      id_9,
      id_11,
      id_12,
      id_12
  );
  assign id_18 = id_18;
endmodule
