Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Sun Jul 30 09:54:44 2023
| Host              : DESKTOP-PN1RGFV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation
| Design            : test_top
| Device            : xczu2cg-sfvc784
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.523        0.000                      0                   27        0.056        0.000                      0                   27        4.725        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
sys_clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           8.523        0.000                      0                   27        0.056        0.000                      0                   27        4.725        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   
(none)                      sys_clk_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        8.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.523ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.665ns (46.503%)  route 0.765ns (53.496%))
  Logic Levels:           7  (CARRY8=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.012 r  u_led_top/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.038    u_led_top/cnt_reg[16]_i_1_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.114 r  u_led_top/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.139    u_led_top/cnt_reg[24]_i_1_n_14
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.713    11.451    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/C
                         clock pessimism              0.222    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X36Y7          FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.662    u_led_top/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  8.523    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.690ns (48.252%)  route 0.740ns (51.748%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.113 r  u_led_top/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.139    u_led_top/cnt_reg[16]_i_1_n_8
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.720    11.458    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[23]/C
                         clock pessimism              0.221    11.679    
                         clock uncertainty           -0.035    11.644    
    SLICE_X36Y6          FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.669    u_led_top/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.690ns (48.285%)  route 0.739ns (51.714%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.113 r  u_led_top/cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.138    u_led_top/cnt_reg[16]_i_1_n_10
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.720    11.458    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[21]/C
                         clock pessimism              0.221    11.679    
                         clock uncertainty           -0.035    11.644    
    SLICE_X36Y6          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.669    u_led_top/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.656ns (46.132%)  route 0.766ns (53.868%))
  Logic Levels:           7  (CARRY8=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.012 r  u_led_top/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.038    u_led_top/cnt_reg[16]_i_1_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.105 r  u_led_top/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.131    u_led_top/cnt_reg[24]_i_1_n_13
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.713    11.451    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/C
                         clock pessimism              0.222    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X36Y7          FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.662    u_led_top/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.677ns (47.777%)  route 0.740ns (52.223%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.100 r  u_led_top/cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.126    u_led_top/cnt_reg[16]_i_1_n_9
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.720    11.458    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[22]/C
                         clock pessimism              0.221    11.679    
                         clock uncertainty           -0.035    11.644    
    SLICE_X36Y6          FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.669    u_led_top/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.645ns (45.745%)  route 0.765ns (54.255%))
  Logic Levels:           7  (CARRY8=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.012 r  u_led_top/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.038    u_led_top/cnt_reg[16]_i_1_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.094 r  u_led_top/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.119    u_led_top/cnt_reg[24]_i_1_n_15
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.713    11.451    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[24]/C
                         clock pessimism              0.222    11.672    
                         clock uncertainty           -0.035    11.637    
    SLICE_X36Y7          FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.662    u_led_top/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.660ns (47.177%)  route 0.739ns (52.823%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.083 r  u_led_top/cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.108    u_led_top/cnt_reg[16]_i_1_n_11
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.720    11.458    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[20]/C
                         clock pessimism              0.221    11.679    
                         clock uncertainty           -0.035    11.644    
    SLICE_X36Y6          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.669    u_led_top/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.656ns (46.991%)  route 0.740ns (53.009%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.001ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.079 r  u_led_top/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.105    u_led_top/cnt_reg[16]_i_1_n_12
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.718    11.456    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[19]/C
                         clock pessimism              0.221    11.677    
                         clock uncertainty           -0.035    11.642    
    SLICE_X36Y6          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.667    u_led_top/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.650ns (46.796%)  route 0.739ns (53.204%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.001ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.073 r  u_led_top/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.098    u_led_top/cnt_reg[16]_i_1_n_14
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.718    11.456    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[17]/C
                         clock pessimism              0.221    11.677    
                         clock uncertainty           -0.035    11.642    
    SLICE_X36Y6          FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.667    u_led_top/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 u_led_top/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_p rise@10.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.641ns (46.416%)  route 0.740ns (53.584%))
  Logic Levels:           6  (CARRY8=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.822ns (routing 0.001ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.001ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.822     1.709    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.788 f  u_led_top/cnt_reg[11]/Q
                         net (fo=3, routed)           0.106     1.894    u_led_top/cnt_reg[11]
    SLICE_X37Y5          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.052 f  u_led_top/cnt[0]_i_13/O
                         net (fo=1, routed)           0.193     2.245    u_led_top/cnt[0]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.397 f  u_led_top/cnt[0]_i_11/O
                         net (fo=24, routed)          0.102     2.499    u_led_top/cnt[0]_i_11_n_0
    SLICE_X37Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.538 r  u_led_top/cnt[0]_i_2/O
                         net (fo=1, routed)           0.261     2.799    u_led_top/cnt[0]_i_2_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.930 r  u_led_top/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.956    u_led_top/cnt_reg[0]_i_1_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.971 r  u_led_top/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.997    u_led_top/cnt_reg[8]_i_1_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.064 r  u_led_top/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.090    u_led_top/cnt_reg[16]_i_1_n_13
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380    10.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294    10.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.718    11.456    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[18]/C
                         clock pessimism              0.221    11.677    
                         clock uncertainty           -0.035    11.642    
    SLICE_X36Y6          FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.667    u_led_top/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  8.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.070ns (55.118%)  route 0.057ns (44.882%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.455     0.903    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.942 f  u_led_top/cnt_reg[26]/Q
                         net (fo=29, routed)          0.043     0.985    u_led_top/cnt_reg[26]
    SLICE_X36Y6          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.999 r  u_led_top/cnt[16]_i_3/O
                         net (fo=1, routed)           0.007     1.006    u_led_top/cnt[16]_i_3_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.023 r  u_led_top/cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.030    u_led_top/cnt_reg[16]_i_1_n_9
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.526     1.125    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[22]/C
                         clock pessimism             -0.197     0.928    
    SLICE_X36Y6          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.974    u_led_top/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.071ns (55.039%)  route 0.058ns (44.961%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.455     0.903    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.942 f  u_led_top/cnt_reg[26]/Q
                         net (fo=29, routed)          0.043     0.985    u_led_top/cnt_reg[26]
    SLICE_X36Y6          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.000 r  u_led_top/cnt[16]_i_2/O
                         net (fo=1, routed)           0.008     1.008    u_led_top/cnt[16]_i_2_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.025 r  u_led_top/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.032    u_led_top/cnt_reg[16]_i_1_n_8
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.526     1.125    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[23]/C
                         clock pessimism             -0.197     0.928    
    SLICE_X36Y6          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.974    u_led_top/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.071ns (63.393%)  route 0.041ns (36.607%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      0.459ns (routing 0.000ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.459     0.907    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_led_top/cnt_reg[17]/Q
                         net (fo=4, routed)           0.027     0.973    u_led_top/cnt_reg[17]
    SLICE_X36Y6          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.988 r  u_led_top/cnt[16]_i_8/O
                         net (fo=1, routed)           0.007     0.995    u_led_top/cnt[16]_i_8_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.012 r  u_led_top/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.019    u_led_top/cnt_reg[16]_i_1_n_14
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.522     1.121    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[17]/C
                         clock pessimism             -0.208     0.913    
    SLICE_X36Y6          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.959    u_led_top/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.071ns (62.832%)  route 0.042ns (37.168%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      0.462ns (routing 0.000ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.462     0.910    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.949 r  u_led_top/cnt_reg[7]/Q
                         net (fo=2, routed)           0.027     0.976    u_led_top/cnt_reg[7]
    SLICE_X36Y4          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.991 r  u_led_top/cnt[0]_i_3/O
                         net (fo=1, routed)           0.008     0.999    u_led_top/cnt[0]_i_3_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.016 r  u_led_top/cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.023    u_led_top/cnt_reg[0]_i_1_n_8
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.527     1.126    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[7]/C
                         clock pessimism             -0.210     0.916    
    SLICE_X36Y4          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.962    u_led_top/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.078ns (67.241%)  route 0.038ns (32.759%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      0.462ns (routing 0.000ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.462     0.910    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.949 r  u_led_top/cnt_reg[6]/Q
                         net (fo=1, routed)           0.024     0.973    u_led_top/cnt_reg_n_0_[6]
    SLICE_X36Y4          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.995 r  u_led_top/cnt[0]_i_4/O
                         net (fo=1, routed)           0.007     1.002    u_led_top/cnt[0]_i_4_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.019 r  u_led_top/cnt_reg[0]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.026    u_led_top/cnt_reg[0]_i_1_n_9
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.527     1.126    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[6]/C
                         clock pessimism             -0.210     0.916    
    SLICE_X36Y4          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.962    u_led_top/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.079ns (68.103%)  route 0.037ns (31.897%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      0.459ns (routing 0.000ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.001ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.459     0.907    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_led_top/cnt_reg[1]/Q
                         net (fo=1, routed)           0.023     0.969    u_led_top/cnt_reg_n_0_[1]
    SLICE_X36Y4          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.992 r  u_led_top/cnt[0]_i_9/O
                         net (fo=1, routed)           0.007     0.999    u_led_top/cnt[0]_i_9_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.016 r  u_led_top/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.023    u_led_top/cnt_reg[0]_i_1_n_14
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.523     1.122    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[1]/C
                         clock pessimism             -0.209     0.913    
    SLICE_X36Y4          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.959    u_led_top/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.455     0.903    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.942 r  u_led_top/cnt_reg[25]/Q
                         net (fo=29, routed)          0.034     0.976    u_led_top/cnt_reg[25]
    SLICE_X36Y7          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.991 r  u_led_top/cnt[24]_i_3/O
                         net (fo=1, routed)           0.007     0.998    u_led_top/cnt[24]_i_3_n_0
    SLICE_X36Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.015 r  u_led_top/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.022    u_led_top/cnt_reg[24]_i_1_n_14
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.518     1.117    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/C
                         clock pessimism             -0.208     0.909    
    SLICE_X36Y7          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.955    u_led_top/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.078ns (65.000%)  route 0.042ns (35.000%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      0.462ns (routing 0.000ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.462     0.910    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.949 r  u_led_top/cnt_reg[14]/Q
                         net (fo=2, routed)           0.028     0.977    u_led_top/cnt_reg[14]
    SLICE_X36Y5          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.999 r  u_led_top/cnt[8]_i_3/O
                         net (fo=1, routed)           0.007     1.006    u_led_top/cnt[8]_i_3_n_0
    SLICE_X36Y5          CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.023 r  u_led_top/cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.030    u_led_top/cnt_reg[8]_i_1_n_9
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.526     1.125    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[14]/C
                         clock pessimism             -0.209     0.916    
    SLICE_X36Y5          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.962    u_led_top/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      0.459ns (routing 0.000ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.001ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.459     0.907    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.946 f  u_led_top/cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.974    u_led_top/cnt_reg_n_0_[0]
    SLICE_X36Y4          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.996 r  u_led_top/cnt[0]_i_10/O
                         net (fo=1, routed)           0.008     1.004    u_led_top/cnt[0]_i_10_n_0
    SLICE_X36Y4          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.022 r  u_led_top/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.029    u_led_top/cnt_reg[0]_i_1_n_15
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.523     1.122    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[0]/C
                         clock pessimism             -0.209     0.913    
    SLICE_X36Y4          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.959    u_led_top/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_led_top/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_top/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      0.459ns (routing 0.000ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.459     0.907    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_led_top/cnt_reg[16]/Q
                         net (fo=4, routed)           0.028     0.974    u_led_top/cnt_reg[16]
    SLICE_X36Y6          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.996 r  u_led_top/cnt[16]_i_9/O
                         net (fo=1, routed)           0.008     1.004    u_led_top/cnt[16]_i_9_n_0
    SLICE_X36Y6          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.022 r  u_led_top/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.029    u_led_top/cnt_reg[16]_i_1_n_15
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.522     1.121    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[16]/C
                         clock pessimism             -0.208     0.913    
    SLICE_X36Y6          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.959    u_led_top/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y8   sys_clk_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X37Y28  u_key_top/FAN_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y4   u_led_top/cnt_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y5   u_led_top/cnt_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X36Y6   u_led_top/cnt_reg[16]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X37Y28  u_key_top/FAN_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X37Y28  u_key_top/FAN_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y4   u_led_top/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y4   u_led_top/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[12]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X37Y28  u_key_top/FAN_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X37Y28  u_key_top/FAN_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y4   u_led_top/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y4   u_led_top/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X36Y5   u_led_top/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_led_top/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.188ns  (logic 3.263ns (77.916%)  route 0.925ns (22.084%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.001ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.827     1.714    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.793 f  u_led_top/cnt_reg[13]/Q
                         net (fo=2, routed)           0.105     1.898    u_led_top/cnt_reg[13]
    SLICE_X37Y5          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     2.021 r  u_led_top/led_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.066     2.087    u_led_top/led_OBUF_inst_i_5_n_0
    SLICE_X37Y5          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.235 f  u_led_top/led_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.094     2.329    u_led_top/led_OBUF_inst_i_3_n_0
    SLICE_X37Y6          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     2.454 r  u_led_top/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.660     3.114    led_OBUF
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.788     5.902 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.902    led
    AF10                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_top/FAN_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FAN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 2.858ns (82.221%)  route 0.618ns (17.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.798ns (routing 0.001ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.859    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.887 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.798     1.685    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.761 r  u_key_top/FAN_reg/Q
                         net (fo=1, routed)           0.618     2.379    FAN_OBUF
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.782     5.161 r  FAN_OBUF_inst/O
                         net (fo=0)                   0.000     5.161    FAN
    AC12                                                              r  FAN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_key_top/FAN_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FAN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.476ns (82.049%)  route 0.323ns (17.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.448     0.896    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.934 r  u_key_top/FAN_reg/Q
                         net (fo=1, routed)           0.323     1.257    FAN_OBUF
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.438     2.695 r  FAN_OBUF_inst/O
                         net (fo=0)                   0.000     2.695    FAN
    AC12                                                              r  FAN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_led_top/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.499ns (80.631%)  route 0.360ns (19.369%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.455     0.903    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.942 f  u_led_top/cnt_reg[26]/Q
                         net (fo=29, routed)          0.063     1.005    u_led_top/cnt_reg[26]
    SLICE_X37Y6          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.020 r  u_led_top/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.297     1.317    led_OBUF
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.445     2.761 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.761    led
    AF10                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.911%)  route 0.905ns (42.089%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.719ns (routing 0.001ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.905     2.150    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.719     1.457    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.911%)  route 0.905ns (42.089%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.719ns (routing 0.001ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.905     2.150    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.719     1.457    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.911%)  route 0.905ns (42.089%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.719ns (routing 0.001ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.905     2.150    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.719     1.457    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.245ns (57.911%)  route 0.905ns (42.089%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.719ns (routing 0.001ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.905     2.150    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.719     1.457    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 1.245ns (57.938%)  route 0.904ns (42.062%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.904     2.149    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.721     1.459    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 1.245ns (57.938%)  route 0.904ns (42.062%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.904     2.149    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.721     1.459    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 1.245ns (57.938%)  route 0.904ns (42.062%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.904     2.149    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.721     1.459    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 1.245ns (57.938%)  route 0.904ns (42.062%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.721ns (routing 0.001ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.904     2.149    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y4          FDCE                                         f  u_led_top/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.721     1.459    u_led_top/sys_clk_BUFG
    SLICE_X36Y4          FDCE                                         r  u_led_top/cnt_reg[7]/C

Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            u_key_top/FAN_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 1.385ns (65.293%)  route 0.736ns (34.707%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key_IBUF[0]_inst/I
    AD11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.233     1.233 f  key_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.233    key_IBUF[0]_inst/OUT
    AD11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.233 f  key_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.595     1.828    u_key_top/key_IBUF[0]
    SLICE_X37Y28         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.980 r  u_key_top/FAN_i_1/O
                         net (fo=1, routed)           0.141     2.121    u_key_top/FAN_i_1_n_0
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.698     1.436    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 1.245ns (59.374%)  route 0.852ns (40.626%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.718ns (routing 0.001ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.852     2.097    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y6          FDCE                                         f  u_led_top/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.294     0.714    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.738 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.718     1.456    u_led_top/sys_clk_BUFG
    SLICE_X36Y6          FDCE                                         r  u_led_top/cnt_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            u_key_top/FAN_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.810ns (72.060%)  route 0.314ns (27.940%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.513ns (routing 0.001ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key_IBUF[0]_inst/I
    AD11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.810     0.810 r  key_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.810    key_IBUF[0]_inst/OUT
    AD11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.810 r  key_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.314     1.124    u_key_top/key_IBUF[0]
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.513     1.112    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_top/FAN_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.822ns (72.366%)  route 0.314ns (27.634%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.513ns (routing 0.001ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.314     1.136    u_key_top/FAN_reg_0
    SLICE_X37Y28         FDPE                                         f  u_key_top/FAN_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.513     1.112    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.822ns (70.687%)  route 0.341ns (29.313%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.341     1.163    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y7          FDCE                                         f  u_led_top/cnt_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.518     1.117    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[24]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.822ns (70.687%)  route 0.341ns (29.313%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.341     1.163    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y7          FDCE                                         f  u_led_top/cnt_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.518     1.117    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[25]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.822ns (70.687%)  route 0.341ns (29.313%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.341     1.163    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y7          FDCE                                         f  u_led_top/cnt_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.518     1.117    u_led_top/sys_clk_BUFG
    SLICE_X36Y7          FDCE                                         r  u_led_top/cnt_reg[26]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            u_key_top/FAN_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.825ns (70.764%)  route 0.341ns (29.236%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.513ns (routing 0.001ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key_IBUF[1]_inst/I
    AD10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.810     0.810 f  key_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.810    key_IBUF[1]_inst/OUT
    AD10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.810 f  key_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     1.092    u_key_top/key_IBUF[1]
    SLICE_X37Y28         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.107 r  u_key_top/FAN_i_1/O
                         net (fo=1, routed)           0.059     1.166    u_key_top/FAN_i_1_n_0
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.513     1.112    u_key_top/sys_clk_BUFG
    SLICE_X37Y28         FDPE                                         r  u_key_top/FAN_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.822ns (68.967%)  route 0.370ns (31.033%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.370     1.192    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y5          FDCE                                         f  u_led_top/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.522     1.121    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.822ns (68.967%)  route 0.370ns (31.033%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.370     1.192    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y5          FDCE                                         f  u_led_top/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.522     1.121    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.822ns (68.967%)  route 0.370ns (31.033%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.370     1.192    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y5          FDCE                                         f  u_led_top/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.526     1.125    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_led_top/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.822ns (68.967%)  route 0.370ns (31.033%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.822     0.822 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    sys_rst_n_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.822 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.370     1.192    u_led_top/sys_rst_n_IBUF
    SLICE_X36Y5          FDCE                                         f  u_led_top/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    diff_clock/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  diff_clock/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    diff_clock/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  diff_clock/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=28, routed)          0.526     1.125    u_led_top/sys_clk_BUFG
    SLICE_X36Y5          FDCE                                         r  u_led_top/cnt_reg[13]/C





