
##################################Primary Inputs for Unroll-1
INPUT(RESTART_1)
INPUT(AVERAGE_1)
INPUT(ENABLE_1)
INPUT(DATA_IN_7__1)
INPUT(DATA_IN_6__1)
INPUT(DATA_IN_5__1)
INPUT(DATA_IN_4__1)
INPUT(DATA_IN_3__1)
INPUT(DATA_IN_2__1)
INPUT(DATA_IN_1__1)
INPUT(DATA_IN_0__1)


##################################Primary Inputs for Unroll-2
INPUT(RESTART_2)
INPUT(AVERAGE_2)
INPUT(ENABLE_2)
INPUT(DATA_IN_7__2)
INPUT(DATA_IN_6__2)
INPUT(DATA_IN_5__2)
INPUT(DATA_IN_4__2)
INPUT(DATA_IN_3__2)
INPUT(DATA_IN_2__2)
INPUT(DATA_IN_1__2)
INPUT(DATA_IN_0__2)


##################################Primary Inputs for Unroll-3
INPUT(RESTART_3)
INPUT(AVERAGE_3)
INPUT(ENABLE_3)
INPUT(DATA_IN_7__3)
INPUT(DATA_IN_6__3)
INPUT(DATA_IN_5__3)
INPUT(DATA_IN_4__3)
INPUT(DATA_IN_3__3)
INPUT(DATA_IN_2__3)
INPUT(DATA_IN_1__3)
INPUT(DATA_IN_0__3)


##################################Primary Inputs for Unroll-4
INPUT(RESTART_4)
INPUT(AVERAGE_4)
INPUT(ENABLE_4)
INPUT(DATA_IN_7__4)
INPUT(DATA_IN_6__4)
INPUT(DATA_IN_5__4)
INPUT(DATA_IN_4__4)
INPUT(DATA_IN_3__4)
INPUT(DATA_IN_2__4)
INPUT(DATA_IN_1__4)
INPUT(DATA_IN_0__4)


##################################Primary Inputs for Unroll-5
INPUT(RESTART_5)
INPUT(AVERAGE_5)
INPUT(ENABLE_5)
INPUT(DATA_IN_7__5)
INPUT(DATA_IN_6__5)
INPUT(DATA_IN_5__5)
INPUT(DATA_IN_4__5)
INPUT(DATA_IN_3__5)
INPUT(DATA_IN_2__5)
INPUT(DATA_IN_1__5)
INPUT(DATA_IN_0__5)


##################################Primary Inputs for Unroll-6
INPUT(RESTART_6)
INPUT(AVERAGE_6)
INPUT(ENABLE_6)
INPUT(DATA_IN_7__6)
INPUT(DATA_IN_6__6)
INPUT(DATA_IN_5__6)
INPUT(DATA_IN_4__6)
INPUT(DATA_IN_3__6)
INPUT(DATA_IN_2__6)
INPUT(DATA_IN_1__6)
INPUT(DATA_IN_0__6)


##################################Primary Inputs for Unroll-7
INPUT(RESTART_7)
INPUT(AVERAGE_7)
INPUT(ENABLE_7)
INPUT(DATA_IN_7__7)
INPUT(DATA_IN_6__7)
INPUT(DATA_IN_5__7)
INPUT(DATA_IN_4__7)
INPUT(DATA_IN_3__7)
INPUT(DATA_IN_2__7)
INPUT(DATA_IN_1__7)
INPUT(DATA_IN_0__7)


##################################Primary Inputs for Unroll-8
INPUT(RESTART_8)
INPUT(AVERAGE_8)
INPUT(ENABLE_8)
INPUT(DATA_IN_7__8)
INPUT(DATA_IN_6__8)
INPUT(DATA_IN_5__8)
INPUT(DATA_IN_4__8)
INPUT(DATA_IN_3__8)
INPUT(DATA_IN_2__8)
INPUT(DATA_IN_1__8)
INPUT(DATA_IN_0__8)


##################################Primary Inputs for Unroll-9
INPUT(RESTART_9)
INPUT(AVERAGE_9)
INPUT(ENABLE_9)
INPUT(DATA_IN_7__9)
INPUT(DATA_IN_6__9)
INPUT(DATA_IN_5__9)
INPUT(DATA_IN_4__9)
INPUT(DATA_IN_3__9)
INPUT(DATA_IN_2__9)
INPUT(DATA_IN_1__9)
INPUT(DATA_IN_0__9)


##################################Primary Inputs for Unroll-10
INPUT(RESTART_10)
INPUT(AVERAGE_10)
INPUT(ENABLE_10)
INPUT(DATA_IN_7__10)
INPUT(DATA_IN_6__10)
INPUT(DATA_IN_5__10)
INPUT(DATA_IN_4__10)
INPUT(DATA_IN_3__10)
INPUT(DATA_IN_2__10)
INPUT(DATA_IN_1__10)
INPUT(DATA_IN_0__10)


##################################Primary Inputs for Unroll-11
INPUT(RESTART_11)
INPUT(AVERAGE_11)
INPUT(ENABLE_11)
INPUT(DATA_IN_7__11)
INPUT(DATA_IN_6__11)
INPUT(DATA_IN_5__11)
INPUT(DATA_IN_4__11)
INPUT(DATA_IN_3__11)
INPUT(DATA_IN_2__11)
INPUT(DATA_IN_1__11)
INPUT(DATA_IN_0__11)


##################################Primary Inputs for Unroll-12
INPUT(RESTART_12)
INPUT(AVERAGE_12)
INPUT(ENABLE_12)
INPUT(DATA_IN_7__12)
INPUT(DATA_IN_6__12)
INPUT(DATA_IN_5__12)
INPUT(DATA_IN_4__12)
INPUT(DATA_IN_3__12)
INPUT(DATA_IN_2__12)
INPUT(DATA_IN_1__12)
INPUT(DATA_IN_0__12)


##################################Primary Inputs for Unroll-13
INPUT(RESTART_13)
INPUT(AVERAGE_13)
INPUT(ENABLE_13)
INPUT(DATA_IN_7__13)
INPUT(DATA_IN_6__13)
INPUT(DATA_IN_5__13)
INPUT(DATA_IN_4__13)
INPUT(DATA_IN_3__13)
INPUT(DATA_IN_2__13)
INPUT(DATA_IN_1__13)
INPUT(DATA_IN_0__13)


##################################Primary Inputs for Unroll-14
INPUT(RESTART_14)
INPUT(AVERAGE_14)
INPUT(ENABLE_14)
INPUT(DATA_IN_7__14)
INPUT(DATA_IN_6__14)
INPUT(DATA_IN_5__14)
INPUT(DATA_IN_4__14)
INPUT(DATA_IN_3__14)
INPUT(DATA_IN_2__14)
INPUT(DATA_IN_1__14)
INPUT(DATA_IN_0__14)


##################################Primary Inputs for Unroll-15
INPUT(RESTART_15)
INPUT(AVERAGE_15)
INPUT(ENABLE_15)
INPUT(DATA_IN_7__15)
INPUT(DATA_IN_6__15)
INPUT(DATA_IN_5__15)
INPUT(DATA_IN_4__15)
INPUT(DATA_IN_3__15)
INPUT(DATA_IN_2__15)
INPUT(DATA_IN_1__15)
INPUT(DATA_IN_0__15)


##################################Primary Inputs for Unroll-16
INPUT(RESTART_16)
INPUT(AVERAGE_16)
INPUT(ENABLE_16)
INPUT(DATA_IN_7__16)
INPUT(DATA_IN_6__16)
INPUT(DATA_IN_5__16)
INPUT(DATA_IN_4__16)
INPUT(DATA_IN_3__16)
INPUT(DATA_IN_2__16)
INPUT(DATA_IN_1__16)
INPUT(DATA_IN_0__16)


##################################Primary Inputs for Unroll-17
INPUT(RESTART_17)
INPUT(AVERAGE_17)
INPUT(ENABLE_17)
INPUT(DATA_IN_7__17)
INPUT(DATA_IN_6__17)
INPUT(DATA_IN_5__17)
INPUT(DATA_IN_4__17)
INPUT(DATA_IN_3__17)
INPUT(DATA_IN_2__17)
INPUT(DATA_IN_1__17)
INPUT(DATA_IN_0__17)


##################################Primary Inputs for Unroll-18
INPUT(RESTART_18)
INPUT(AVERAGE_18)
INPUT(ENABLE_18)
INPUT(DATA_IN_7__18)
INPUT(DATA_IN_6__18)
INPUT(DATA_IN_5__18)
INPUT(DATA_IN_4__18)
INPUT(DATA_IN_3__18)
INPUT(DATA_IN_2__18)
INPUT(DATA_IN_1__18)
INPUT(DATA_IN_0__18)


##################################Primary Inputs for Unroll-19
INPUT(RESTART_19)
INPUT(AVERAGE_19)
INPUT(ENABLE_19)
INPUT(DATA_IN_7__19)
INPUT(DATA_IN_6__19)
INPUT(DATA_IN_5__19)
INPUT(DATA_IN_4__19)
INPUT(DATA_IN_3__19)
INPUT(DATA_IN_2__19)
INPUT(DATA_IN_1__19)
INPUT(DATA_IN_0__19)


##################################Primary Inputs for Unroll-20
INPUT(RESTART_20)
INPUT(AVERAGE_20)
INPUT(ENABLE_20)
INPUT(DATA_IN_7__20)
INPUT(DATA_IN_6__20)
INPUT(DATA_IN_5__20)
INPUT(DATA_IN_4__20)
INPUT(DATA_IN_3__20)
INPUT(DATA_IN_2__20)
INPUT(DATA_IN_1__20)
INPUT(DATA_IN_0__20)


##################################Primary Outputs for Unroll-1
OUTPUT(DATA_OUT_REG_7__1)
OUTPUT(DATA_OUT_REG_6__1)
OUTPUT(DATA_OUT_REG_5__1)
OUTPUT(DATA_OUT_REG_4__1)
OUTPUT(DATA_OUT_REG_3__1)
OUTPUT(DATA_OUT_REG_2__1)
OUTPUT(DATA_OUT_REG_1__1)
OUTPUT(DATA_OUT_REG_0__1)


##################################Primary Outputs for Unroll-2
OUTPUT(DATA_OUT_REG_7__2)
OUTPUT(DATA_OUT_REG_6__2)
OUTPUT(DATA_OUT_REG_5__2)
OUTPUT(DATA_OUT_REG_4__2)
OUTPUT(DATA_OUT_REG_3__2)
OUTPUT(DATA_OUT_REG_2__2)
OUTPUT(DATA_OUT_REG_1__2)
OUTPUT(DATA_OUT_REG_0__2)


##################################Primary Outputs for Unroll-3
OUTPUT(DATA_OUT_REG_7__3)
OUTPUT(DATA_OUT_REG_6__3)
OUTPUT(DATA_OUT_REG_5__3)
OUTPUT(DATA_OUT_REG_4__3)
OUTPUT(DATA_OUT_REG_3__3)
OUTPUT(DATA_OUT_REG_2__3)
OUTPUT(DATA_OUT_REG_1__3)
OUTPUT(DATA_OUT_REG_0__3)


##################################Primary Outputs for Unroll-4
OUTPUT(DATA_OUT_REG_7__4)
OUTPUT(DATA_OUT_REG_6__4)
OUTPUT(DATA_OUT_REG_5__4)
OUTPUT(DATA_OUT_REG_4__4)
OUTPUT(DATA_OUT_REG_3__4)
OUTPUT(DATA_OUT_REG_2__4)
OUTPUT(DATA_OUT_REG_1__4)
OUTPUT(DATA_OUT_REG_0__4)


##################################Primary Outputs for Unroll-5
OUTPUT(DATA_OUT_REG_7__5)
OUTPUT(DATA_OUT_REG_6__5)
OUTPUT(DATA_OUT_REG_5__5)
OUTPUT(DATA_OUT_REG_4__5)
OUTPUT(DATA_OUT_REG_3__5)
OUTPUT(DATA_OUT_REG_2__5)
OUTPUT(DATA_OUT_REG_1__5)
OUTPUT(DATA_OUT_REG_0__5)


##################################Primary Outputs for Unroll-6
OUTPUT(DATA_OUT_REG_7__6)
OUTPUT(DATA_OUT_REG_6__6)
OUTPUT(DATA_OUT_REG_5__6)
OUTPUT(DATA_OUT_REG_4__6)
OUTPUT(DATA_OUT_REG_3__6)
OUTPUT(DATA_OUT_REG_2__6)
OUTPUT(DATA_OUT_REG_1__6)
OUTPUT(DATA_OUT_REG_0__6)


##################################Primary Outputs for Unroll-7
OUTPUT(DATA_OUT_REG_7__7)
OUTPUT(DATA_OUT_REG_6__7)
OUTPUT(DATA_OUT_REG_5__7)
OUTPUT(DATA_OUT_REG_4__7)
OUTPUT(DATA_OUT_REG_3__7)
OUTPUT(DATA_OUT_REG_2__7)
OUTPUT(DATA_OUT_REG_1__7)
OUTPUT(DATA_OUT_REG_0__7)


##################################Primary Outputs for Unroll-8
OUTPUT(DATA_OUT_REG_7__8)
OUTPUT(DATA_OUT_REG_6__8)
OUTPUT(DATA_OUT_REG_5__8)
OUTPUT(DATA_OUT_REG_4__8)
OUTPUT(DATA_OUT_REG_3__8)
OUTPUT(DATA_OUT_REG_2__8)
OUTPUT(DATA_OUT_REG_1__8)
OUTPUT(DATA_OUT_REG_0__8)


##################################Primary Outputs for Unroll-9
OUTPUT(DATA_OUT_REG_7__9)
OUTPUT(DATA_OUT_REG_6__9)
OUTPUT(DATA_OUT_REG_5__9)
OUTPUT(DATA_OUT_REG_4__9)
OUTPUT(DATA_OUT_REG_3__9)
OUTPUT(DATA_OUT_REG_2__9)
OUTPUT(DATA_OUT_REG_1__9)
OUTPUT(DATA_OUT_REG_0__9)


##################################Primary Outputs for Unroll-10
OUTPUT(DATA_OUT_REG_7__10)
OUTPUT(DATA_OUT_REG_6__10)
OUTPUT(DATA_OUT_REG_5__10)
OUTPUT(DATA_OUT_REG_4__10)
OUTPUT(DATA_OUT_REG_3__10)
OUTPUT(DATA_OUT_REG_2__10)
OUTPUT(DATA_OUT_REG_1__10)
OUTPUT(DATA_OUT_REG_0__10)


##################################Primary Outputs for Unroll-11
OUTPUT(DATA_OUT_REG_7__11)
OUTPUT(DATA_OUT_REG_6__11)
OUTPUT(DATA_OUT_REG_5__11)
OUTPUT(DATA_OUT_REG_4__11)
OUTPUT(DATA_OUT_REG_3__11)
OUTPUT(DATA_OUT_REG_2__11)
OUTPUT(DATA_OUT_REG_1__11)
OUTPUT(DATA_OUT_REG_0__11)


##################################Primary Outputs for Unroll-12
OUTPUT(DATA_OUT_REG_7__12)
OUTPUT(DATA_OUT_REG_6__12)
OUTPUT(DATA_OUT_REG_5__12)
OUTPUT(DATA_OUT_REG_4__12)
OUTPUT(DATA_OUT_REG_3__12)
OUTPUT(DATA_OUT_REG_2__12)
OUTPUT(DATA_OUT_REG_1__12)
OUTPUT(DATA_OUT_REG_0__12)


##################################Primary Outputs for Unroll-13
OUTPUT(DATA_OUT_REG_7__13)
OUTPUT(DATA_OUT_REG_6__13)
OUTPUT(DATA_OUT_REG_5__13)
OUTPUT(DATA_OUT_REG_4__13)
OUTPUT(DATA_OUT_REG_3__13)
OUTPUT(DATA_OUT_REG_2__13)
OUTPUT(DATA_OUT_REG_1__13)
OUTPUT(DATA_OUT_REG_0__13)


##################################Primary Outputs for Unroll-14
OUTPUT(DATA_OUT_REG_7__14)
OUTPUT(DATA_OUT_REG_6__14)
OUTPUT(DATA_OUT_REG_5__14)
OUTPUT(DATA_OUT_REG_4__14)
OUTPUT(DATA_OUT_REG_3__14)
OUTPUT(DATA_OUT_REG_2__14)
OUTPUT(DATA_OUT_REG_1__14)
OUTPUT(DATA_OUT_REG_0__14)


##################################Primary Outputs for Unroll-15
OUTPUT(DATA_OUT_REG_7__15)
OUTPUT(DATA_OUT_REG_6__15)
OUTPUT(DATA_OUT_REG_5__15)
OUTPUT(DATA_OUT_REG_4__15)
OUTPUT(DATA_OUT_REG_3__15)
OUTPUT(DATA_OUT_REG_2__15)
OUTPUT(DATA_OUT_REG_1__15)
OUTPUT(DATA_OUT_REG_0__15)


##################################Primary Outputs for Unroll-16
OUTPUT(DATA_OUT_REG_7__16)
OUTPUT(DATA_OUT_REG_6__16)
OUTPUT(DATA_OUT_REG_5__16)
OUTPUT(DATA_OUT_REG_4__16)
OUTPUT(DATA_OUT_REG_3__16)
OUTPUT(DATA_OUT_REG_2__16)
OUTPUT(DATA_OUT_REG_1__16)
OUTPUT(DATA_OUT_REG_0__16)


##################################Primary Outputs for Unroll-17
OUTPUT(DATA_OUT_REG_7__17)
OUTPUT(DATA_OUT_REG_6__17)
OUTPUT(DATA_OUT_REG_5__17)
OUTPUT(DATA_OUT_REG_4__17)
OUTPUT(DATA_OUT_REG_3__17)
OUTPUT(DATA_OUT_REG_2__17)
OUTPUT(DATA_OUT_REG_1__17)
OUTPUT(DATA_OUT_REG_0__17)


##################################Primary Outputs for Unroll-18
OUTPUT(DATA_OUT_REG_7__18)
OUTPUT(DATA_OUT_REG_6__18)
OUTPUT(DATA_OUT_REG_5__18)
OUTPUT(DATA_OUT_REG_4__18)
OUTPUT(DATA_OUT_REG_3__18)
OUTPUT(DATA_OUT_REG_2__18)
OUTPUT(DATA_OUT_REG_1__18)
OUTPUT(DATA_OUT_REG_0__18)


##################################Primary Outputs for Unroll-19
OUTPUT(DATA_OUT_REG_7__19)
OUTPUT(DATA_OUT_REG_6__19)
OUTPUT(DATA_OUT_REG_5__19)
OUTPUT(DATA_OUT_REG_4__19)
OUTPUT(DATA_OUT_REG_3__19)
OUTPUT(DATA_OUT_REG_2__19)
OUTPUT(DATA_OUT_REG_1__19)
OUTPUT(DATA_OUT_REG_0__19)


##################################Primary Outputs for Unroll-20
OUTPUT(DATA_OUT_REG_7__20)
OUTPUT(DATA_OUT_REG_6__20)
OUTPUT(DATA_OUT_REG_5__20)
OUTPUT(DATA_OUT_REG_4__20)
OUTPUT(DATA_OUT_REG_3__20)
OUTPUT(DATA_OUT_REG_2__20)
OUTPUT(DATA_OUT_REG_1__20)
OUTPUT(DATA_OUT_REG_0__20)

##################################Other Inputs
INPUT(RMAX_REG_7__1)
INPUT(RMAX_REG_6__1)
INPUT(RMAX_REG_5__1)
INPUT(RMAX_REG_4__1)
INPUT(RMAX_REG_3__1)
INPUT(RMAX_REG_2__1)
INPUT(RMAX_REG_1__1)
INPUT(RMAX_REG_0__1)
INPUT(RMIN_REG_7__1)
INPUT(RMIN_REG_6__1)
INPUT(RMIN_REG_5__1)
INPUT(RMIN_REG_4__1)
INPUT(RMIN_REG_3__1)
INPUT(RMIN_REG_2__1)
INPUT(RMIN_REG_1__1)
INPUT(RMIN_REG_0__1)
INPUT(RLAST_REG_7__1)
INPUT(RLAST_REG_6__1)
INPUT(RLAST_REG_5__1)
INPUT(RLAST_REG_4__1)
INPUT(RLAST_REG_3__1)
INPUT(RLAST_REG_2__1)
INPUT(RLAST_REG_1__1)
INPUT(RLAST_REG_0__1)
INPUT(REG1_REG_7__1)
INPUT(REG1_REG_6__1)
INPUT(REG1_REG_5__1)
INPUT(REG1_REG_4__1)
INPUT(REG1_REG_3__1)
INPUT(REG1_REG_2__1)
INPUT(REG1_REG_1__1)
INPUT(REG1_REG_0__1)
INPUT(REG2_REG_7__1)
INPUT(REG2_REG_6__1)
INPUT(REG2_REG_5__1)
INPUT(REG2_REG_4__1)
INPUT(REG2_REG_3__1)
INPUT(REG2_REG_2__1)
INPUT(REG2_REG_1__1)
INPUT(REG2_REG_0__1)
INPUT(REG3_REG_7__1)
INPUT(REG3_REG_6__1)
INPUT(REG3_REG_5__1)
INPUT(REG3_REG_4__1)
INPUT(REG3_REG_3__1)
INPUT(REG3_REG_2__1)
INPUT(REG3_REG_1__1)
INPUT(REG3_REG_0__1)
INPUT(REG4_REG_7__1)
INPUT(REG4_REG_6__1)
INPUT(REG4_REG_5__1)
INPUT(REG4_REG_4__1)
INPUT(REG4_REG_3__1)
INPUT(REG4_REG_2__1)
INPUT(REG4_REG_1__1)
INPUT(REG4_REG_0__1)
INPUT(DATA_OUT_REG_7__1)
INPUT(DATA_OUT_REG_6__1)
INPUT(DATA_OUT_REG_5__1)
INPUT(DATA_OUT_REG_4__1)
INPUT(DATA_OUT_REG_3__1)
INPUT(DATA_OUT_REG_2__1)
INPUT(DATA_OUT_REG_1__1)
INPUT(DATA_OUT_REG_0__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)

##################################Other Outputs
OUTPUT(U344_20$enc)
OUTPUT(U343_20$enc)
OUTPUT(U342_20$enc)
OUTPUT(U341_20$enc)
OUTPUT(U340_20$enc)
OUTPUT(U339_20$enc)
OUTPUT(U338_20$enc)
OUTPUT(U337_20$enc)
OUTPUT(U336_20$enc)
OUTPUT(U335_20$enc)
OUTPUT(U334_20$enc)
OUTPUT(U333_20$enc)
OUTPUT(U332_20$enc)
OUTPUT(U331_20$enc)
OUTPUT(U330_20$enc)
OUTPUT(U329_20$enc)
OUTPUT(U328_20$enc)
OUTPUT(U327_20$enc)
OUTPUT(U326_20$enc)
OUTPUT(U325_20$enc)
OUTPUT(U324_20$enc)
OUTPUT(U323_20$enc)
OUTPUT(U322_20$enc)
OUTPUT(U321_20$enc)
OUTPUT(U320_20$enc)
OUTPUT(U319_20$enc)
OUTPUT(U318_20$enc)
OUTPUT(U317_20$enc)
OUTPUT(U316_20$enc)
OUTPUT(U315_20$enc)
OUTPUT(U314_20$enc)
OUTPUT(U313_20$enc)
OUTPUT(U312_20$enc)
OUTPUT(U311_20$enc)
OUTPUT(U310_20$enc)
OUTPUT(U309_20$enc)
OUTPUT(U308_20$enc)
OUTPUT(U307_20$enc)
OUTPUT(U306_20$enc)
OUTPUT(U305_20$enc)
OUTPUT(U304_20$enc)
OUTPUT(U303_20$enc)
OUTPUT(U302_20$enc)
OUTPUT(U301_20$enc)
OUTPUT(U300_20$enc)
OUTPUT(U299_20$enc)
OUTPUT(U298_20$enc)
OUTPUT(U297_20$enc)
OUTPUT(U296_20$enc)
OUTPUT(U295_20$enc)
OUTPUT(U294_20$enc)
OUTPUT(U293_20$enc)
OUTPUT(U292_20$enc)
OUTPUT(U291_20$enc)
OUTPUT(U290_20$enc)
OUTPUT(U289_20$enc)
OUTPUT(U288_20$enc)
OUTPUT(U287_20$enc)
OUTPUT(U286_20$enc)
OUTPUT(U285_20$enc)
OUTPUT(U284_20$enc)
OUTPUT(U283_20$enc)
OUTPUT(U282_20$enc)
OUTPUT(U281_20$enc)
OUTPUT(U280_20$enc)
OUTPUT(U375_20$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)
INPUT(keyinput5)
INPUT(keyinput6)
INPUT(keyinput7)
INPUT(keyinput8)
INPUT(keyinput9)
INPUT(keyinput10)
INPUT(keyinput11)
INPUT(keyinput12)
INPUT(keyinput13)
INPUT(keyinput14)
INPUT(keyinput15)
INPUT(keyinput16)
INPUT(keyinput17)
INPUT(keyinput18)
INPUT(keyinput19)
INPUT(keyinput20)
INPUT(keyinput21)
INPUT(keyinput22)
INPUT(keyinput23)
INPUT(keyinput24)
INPUT(keyinput25)
INPUT(keyinput26)
INPUT(keyinput27)
INPUT(keyinput28)
INPUT(keyinput29)
INPUT(keyinput30)
INPUT(keyinput31)
INPUT(keyinput32)
INPUT(keyinput33)
INPUT(keyinput34)
INPUT(keyinput35)
INPUT(keyinput36)
INPUT(keyinput37)
INPUT(keyinput38)
INPUT(keyinput39)
INPUT(keyinput40)
INPUT(keyinput41)
INPUT(keyinput42)
INPUT(keyinput43)
INPUT(keyinput44)
INPUT(keyinput45)
INPUT(keyinput46)
INPUT(keyinput47)
INPUT(keyinput48)
INPUT(keyinput49)
INPUT(keyinput50)
INPUT(keyinput51)
INPUT(keyinput52)
INPUT(keyinput53)
INPUT(keyinput54)
INPUT(keyinput55)
INPUT(keyinput56)
INPUT(keyinput57)
INPUT(keyinput58)
INPUT(keyinput59)
INPUT(keyinput60)
INPUT(keyinput61)
INPUT(keyinput62)
INPUT(keyinput63)
INPUT(keyinput64)
INPUT(keyinput65)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4
####################################################################Unroll 5
####################################################################Unroll 6
####################################################################Unroll 7
####################################################################Unroll 8
####################################################################Unroll 9
####################################################################Unroll 10
####################################################################Unroll 11
####################################################################Unroll 12
####################################################################Unroll 13
####################################################################Unroll 14
####################################################################Unroll 15
####################################################################Unroll 16
####################################################################Unroll 17
####################################################################Unroll 18
####################################################################Unroll 19
####################################################################Unroll 20

RMAX_REG_7__2 = BUF(U344_1)
RMAX_REG_6__2 = BUF(U343_1)
RMAX_REG_5__2 = BUF(U342_1)
RMAX_REG_4__2 = BUF(U341_1)
RMAX_REG_3__2 = BUF(U340_1)
RMAX_REG_2__2 = BUF(U339_1)
RMAX_REG_1__2 = BUF(U338_1)
RMAX_REG_0__2 = BUF(U337_1)
RMIN_REG_7__2 = BUF(U336_1)
RMIN_REG_6__2 = BUF(U335_1)
RMIN_REG_5__2 = BUF(U334_1)
RMIN_REG_4__2 = BUF(U333_1)
RMIN_REG_3__2 = BUF(U332_1)
RMIN_REG_2__2 = BUF(U331_1)
RMIN_REG_1__2 = BUF(U330_1)
RMIN_REG_0__2 = BUF(U329_1)
RLAST_REG_7__2 = BUF(U328_1)
RLAST_REG_6__2 = BUF(U327_1)
RLAST_REG_5__2 = BUF(U326_1)
RLAST_REG_4__2 = BUF(U325_1)
RLAST_REG_3__2 = BUF(U324_1)
RLAST_REG_2__2 = BUF(U323_1)
RLAST_REG_1__2 = BUF(U322_1)
RLAST_REG_0__2 = BUF(U321_1)
REG1_REG_7__2 = BUF(U320_1)
REG1_REG_6__2 = BUF(U319_1)
REG1_REG_5__2 = BUF(U318_1)
REG1_REG_4__2 = BUF(U317_1)
REG1_REG_3__2 = BUF(U316_1)
REG1_REG_2__2 = BUF(U315_1)
REG1_REG_1__2 = BUF(U314_1)
REG1_REG_0__2 = BUF(U313_1)
REG2_REG_7__2 = BUF(U312_1)
REG2_REG_6__2 = BUF(U311_1)
REG2_REG_5__2 = BUF(U310_1)
REG2_REG_4__2 = BUF(U309_1)
REG2_REG_3__2 = BUF(U308_1)
REG2_REG_2__2 = BUF(U307_1)
REG2_REG_1__2 = BUF(U306_1)
REG2_REG_0__2 = BUF(U305_1)
REG3_REG_7__2 = BUF(U304_1)
REG3_REG_6__2 = BUF(U303_1)
REG3_REG_5__2 = BUF(U302_1)
REG3_REG_4__2 = BUF(U301_1)
REG3_REG_3__2 = BUF(U300_1)
REG3_REG_2__2 = BUF(U299_1)
REG3_REG_1__2 = BUF(U298_1)
REG3_REG_0__2 = BUF(U297_1)
REG4_REG_7__2 = BUF(U296_1)
REG4_REG_6__2 = BUF(U295_1)
REG4_REG_5__2 = BUF(U294_1)
REG4_REG_4__2 = BUF(U293_1)
REG4_REG_3__2 = BUF(U292_1)
REG4_REG_2__2 = BUF(U291_1)
REG4_REG_1__2 = BUF(U290_1)
REG4_REG_0__2 = BUF(U289_1)
DATA_OUT_REG_7__2 = BUF(U288_1)
DATA_OUT_REG_6__2 = BUF(U287_1)
DATA_OUT_REG_5__2 = BUF(U286_1)
DATA_OUT_REG_4__2 = BUF(U285_1)
DATA_OUT_REG_3__2 = BUF(U284_1)
DATA_OUT_REG_2__2 = BUF(U283_1)
DATA_OUT_REG_1__2 = BUF(U282_1)
DATA_OUT_REG_0__2 = BUF(U281_1)
STATO_REG_1__2 = BUF(U280_1)
STATO_REG_0__2 = BUF(U375_1)





SUB_70_U35_1= NAND(R179_U20_1, SUB_70_U20_1)
SUB_70_U34_1= NAND(R179_U5_1, SUB_70_U21_1)
U272_1= AND(U279_1, U351_1)
U273_1= AND(ENABLE_1, U272_1, U349_1, U352_1)
U274_1= AND(U279_1, RESTART_1, U373_1)
U275_1= AND(AVERAGE_1, ENABLE_1, U272_1)
U276_1= AND(U550_1, U549_1, U279_1)
U277_1= AND(U272_1, U350_1)
U278_1= AND(STATO_REG_1__1, U420_1)
U279_1= AND(STATO_REG_1__1, U280_1)
U280_1= NAND(U348_1, U377_1)
U281_1= NAND(U546_1, U545_1, U547_1, U372_1, U543_1)
U282_1= NAND(U540_1, U539_1, U541_1, U371_1, U537_1)
U283_1= NAND(U534_1, U533_1, U535_1, U370_1, U531_1)
U284_1= NAND(U528_1, U527_1, U529_1, U369_1)
U285_1= NAND(U522_1, U521_1, U368_1)
U286_1= NAND(U516_1, U515_1, U367_1)
U287_1= NAND(U508_1, U507_1, U509_1, U511_1, U510_1)
U288_1= NAND(U503_1, U502_1, U504_1, U506_1, U505_1)
U289_1= NAND(U501_1, U500_1)
U290_1= NAND(U499_1, U498_1)
U291_1= NAND(U497_1, U496_1)
U292_1= NAND(U495_1, U494_1)
U293_1= NAND(U493_1, U492_1)
U294_1= NAND(U491_1, U490_1)
U295_1= NAND(U489_1, U488_1)
U296_1= NAND(U487_1, U486_1)
U297_1= NAND(U485_1, U484_1)
U298_1= NAND(U483_1, U482_1)
U299_1= NAND(U481_1, U480_1)
U300_1= NAND(U479_1, U478_1)
U301_1= NAND(U477_1, U476_1)
U302_1= NAND(U475_1, U474_1)
U303_1= NAND(U473_1, U472_1)
U304_1= NAND(U471_1, U470_1)
U305_1= NAND(U469_1, U468_1)
U306_1= NAND(U467_1, U466_1)
U307_1= NAND(U465_1, U464_1)
U308_1= NAND(U463_1, U462_1)
U309_1= NAND(U461_1, U460_1)
U310_1= NAND(U459_1, U458_1)
U311_1= NAND(U457_1, U456_1)
U312_1= NAND(U455_1, U454_1)
U313_1= NAND(U453_1, U452_1)
U314_1= NAND(U451_1, U450_1)
U315_1= NAND(U449_1, U448_1)
U316_1= NAND(U447_1, U446_1)
U317_1= NAND(U445_1, U444_1)
U318_1= NAND(U443_1, U442_1)
U319_1= NAND(U441_1, U440_1)
U320_1= NAND(U439_1, U438_1)
U321_1= NAND(U437_1, U436_1)
U322_1= NAND(U435_1, U434_1)
U323_1= NAND(U433_1, U432_1)
U324_1= NAND(U431_1, U430_1)
U325_1= NAND(U429_1, U428_1)
U326_1= NAND(U427_1, U426_1)
U327_1= NAND(U425_1, U424_1)
U328_1= NAND(U423_1, U422_1)
U329_1= NAND(U419_1, U418_1)
U330_1= NAND(U417_1, U416_1)
U331_1= NAND(U415_1, U414_1)
U332_1= NAND(U413_1, U412_1)
U333_1= NAND(U411_1, U410_1)
U334_1= NAND(U409_1, U408_1)
U335_1= NAND(U407_1, U406_1)
U336_1= NAND(U405_1, U404_1)
U337_1= NAND(U398_1, U397_1)
U338_1= NAND(U396_1, U395_1)
U339_1= NAND(U394_1, U393_1)
U340_1= NAND(U392_1, U391_1)
U341_1= NAND(U390_1, U389_1)
U342_1= NAND(U388_1, U387_1)
U343_1= NAND(U386_1, U385_1)
U344_1= NAND(U384_1, U383_1)
U345_1= NOT(STATO_REG_0__1)
U346_1= NOT(STATO_REG_1__1)
U347_1= NOT(GT_88_U6_1)
U348_1= NAND(STATO_REG_1__1, U345_1)
U349_1= NOT(AVERAGE_1)
U350_1= NOT(ENABLE_1)
U351_1= NOT(RESTART_1)
U352_1= NOT(GTE_79_U6_1)
U353_1= NAND(U552_1, U551_1)
U354_1= NAND(U554_1, U553_1)
U355_1= NAND(U556_1, U555_1)
U356_1= NAND(U558_1, U557_1)
U357_1= NAND(U560_1, U559_1)
U358_1= NAND(U562_1, U561_1)
U359_1= NAND(U564_1, U563_1)
U360_1= NAND(U566_1, U565_1)
U361_1= NAND(U568_1, U567_1)
U362_1= NAND(U570_1, U569_1)
U363_1= NAND(U572_1, U571_1)
U364_1= NAND(U574_1, U573_1)
U365_1= NAND(U576_1, U575_1)
U366_1= NAND(U578_1, U577_1)
U367_1= AND(U514_1, U512_1, U513_1, U517_1)
U368_1= AND(U520_1, U518_1, U519_1, U523_1)
U369_1= AND(U526_1, U524_1, U525_1)
U370_1= AND(U532_1, U530_1)
U371_1= AND(U538_1, U536_1)
U372_1= AND(U544_1, U542_1)
U373_1= NOT(GTE_67_U6_1)
U374_1= OR(STATO_REG_1__1, STATO_REG_0__1enc)
U375_1= NOT(U374_1)
U376_1= NOT(U348_1)
U377_1= NAND(STATO_REG_0__1, U346_1)
U378_1= NOT(U280_1)
U379_1= NAND(GT_88_U6_1, STATO_REG_1__1enc)
U380_1= NAND(U345_1, U379_1)
U381_1= OR(STATO_REG_0__1, GT_88_U6_1)
U382_1= NAND(U374_1, U381_1)
U383_1= NAND(RMAX_REG_7__1, U382_1)
U384_1= NAND(DATA_IN_7__1, U380_1)
U385_1= NAND(RMAX_REG_6__1, U382_1)
U386_1= NAND(DATA_IN_6__1, U380_1)
U387_1= NAND(RMAX_REG_5__1, U382_1)
U388_1= NAND(DATA_IN_5__1, U380_1)
U389_1= NAND(RMAX_REG_4__1, U382_1)
U390_1= NAND(DATA_IN_4__1, U380_1)
U391_1= NAND(RMAX_REG_3__1, U382_1)
U392_1= NAND(DATA_IN_3__1, U380_1)
U393_1= NAND(RMAX_REG_2__1, U382_1)
U394_1= NAND(DATA_IN_2__1, U380_1)
U395_1= NAND(RMAX_REG_1__1, U382_1)
U396_1= NAND(DATA_IN_1__1, U380_1)
U397_1= NAND(RMAX_REG_0__1, U382_1)
U398_1= NAND(DATA_IN_0__1, U380_1)
U399_1= NAND(LT_90_U6_1, U347_1)
U400_1= NAND(U399_1, U345_1)
U401_1= NAND(U374_1, U400_1)
U402_1= NAND(STATO_REG_1__1, U347_1, LT_90_U6_1)
U403_1= NAND(U345_1, U402_1)
U404_1= NAND(DATA_IN_7__1, U403_1)
U405_1= NAND(RMIN_REG_7__1, U401_1)
U406_1= NAND(DATA_IN_6__1, U403_1)
U407_1= NAND(RMIN_REG_6__1, U401_1)
U408_1= NAND(DATA_IN_5__1, U403_1)
U409_1= NAND(RMIN_REG_5__1, U401_1)
U410_1= NAND(DATA_IN_4__1, U403_1)
U411_1= NAND(RMIN_REG_4__1, U401_1)
U412_1= NAND(DATA_IN_3__1, U403_1)
U413_1= NAND(RMIN_REG_3__1, U401_1)
U414_1= NAND(DATA_IN_2__1, U403_1)
U415_1= NAND(RMIN_REG_2__1, U401_1)
U416_1= NAND(DATA_IN_1__1, U403_1)
U417_1= NAND(RMIN_REG_1__1, U401_1)
U418_1= NAND(DATA_IN_0__1, U403_1)
U419_1= NAND(RMIN_REG_0__1, U401_1)
U420_1= OR(STATO_REG_0__1, ENABLE_1)
U421_1= NAND(U374_1, U420_1)
U422_1= NAND(U278_1, DATA_IN_7__1)
U423_1= NAND(RLAST_REG_7__1, U421_1)
U424_1= NAND(U278_1, DATA_IN_6__1)
U425_1= NAND(RLAST_REG_6__1, U421_1)
U426_1= NAND(U278_1, DATA_IN_5__1)
U427_1= NAND(RLAST_REG_5__1, U421_1)
U428_1= NAND(U278_1, DATA_IN_4__1)
U429_1= NAND(RLAST_REG_4__1, U421_1)
U430_1= NAND(U278_1, DATA_IN_3__1)
U431_1= NAND(RLAST_REG_3__1, U421_1)
U432_1= NAND(U278_1, DATA_IN_2__1)
U433_1= NAND(RLAST_REG_2__1, U421_1)
U434_1= NAND(U278_1, DATA_IN_1__1)
U435_1= NAND(RLAST_REG_1__1, U421_1)
U436_1= NAND(U278_1, DATA_IN_0__1)
U437_1= NAND(RLAST_REG_0__1, U421_1)
U438_1= NAND(U376_1, DATA_IN_7__1)
U439_1= NAND(REG1_REG_7__1, U378_1)
U440_1= NAND(U376_1, DATA_IN_6__1)
U441_1= NAND(REG1_REG_6__1, U378_1)
U442_1= NAND(U376_1, DATA_IN_5__1)
U443_1= NAND(REG1_REG_5__1, U378_1)
U444_1= NAND(U376_1, DATA_IN_4__1)
U445_1= NAND(REG1_REG_4__1, U378_1)
U446_1= NAND(U376_1, DATA_IN_3__1)
U447_1= NAND(REG1_REG_3__1, U378_1)
U448_1= NAND(U376_1, DATA_IN_2__1)
U449_1= NAND(REG1_REG_2__1, U378_1)
U450_1= NAND(U376_1, DATA_IN_1__1)
U451_1= NAND(REG1_REG_1__1, U378_1)
U452_1= NAND(U376_1, DATA_IN_0__1)
U453_1= NAND(REG1_REG_0__1, U378_1)
U454_1= NAND(REG1_REG_7__1, U376_1)
U455_1= NAND(REG2_REG_7__1, U378_1)
U456_1= NAND(REG1_REG_6__1, U376_1)
U457_1= NAND(REG2_REG_6__1, U378_1)
U458_1= NAND(REG1_REG_5__1, U376_1)
U459_1= NAND(REG2_REG_5__1, U378_1)
U460_1= NAND(REG1_REG_4__1, U376_1)
U461_1= NAND(REG2_REG_4__1, U378_1)
U462_1= NAND(REG1_REG_3__1, U376_1)
U463_1= NAND(REG2_REG_3__1, U378_1)
U464_1= NAND(REG1_REG_2__1, U376_1)
U465_1= NAND(REG2_REG_2__1, U378_1)
U466_1= NAND(REG1_REG_1__1, U376_1)
U467_1= NAND(REG2_REG_1__1, U378_1)
U468_1= NAND(REG1_REG_0__1, U376_1)
U469_1= NAND(REG2_REG_0__1, U378_1)
U470_1= NAND(REG2_REG_7__1, U376_1)
U471_1= NAND(REG3_REG_7__1, U378_1)
U472_1= NAND(REG2_REG_6__1, U376_1)
U473_1= NAND(REG3_REG_6__1, U378_1)
U474_1= NAND(REG2_REG_5__1, U376_1)
U475_1= NAND(REG3_REG_5__1, U378_1)
U476_1= NAND(REG2_REG_4__1, U376_1)
U477_1= NAND(REG3_REG_4__1, U378_1)
U478_1= NAND(REG2_REG_3__1, U376_1)
U479_1= NAND(REG3_REG_3__1, U378_1)
U480_1= NAND(REG2_REG_2__1, U376_1)
U481_1= NAND(REG3_REG_2__1, U378_1)
U482_1= NAND(REG2_REG_1__1, U376_1)
U483_1= NAND(REG3_REG_1__1, U378_1)
U484_1= NAND(REG2_REG_0__1, U376_1)
U485_1= NAND(REG3_REG_0__1, U378_1)
U486_1= NAND(REG3_REG_7__1, U376_1)
U487_1= NAND(REG4_REG_7__1, U378_1)
U488_1= NAND(REG3_REG_6__1, U376_1)
U489_1= NAND(REG4_REG_6__1, U378_1)
U490_1= NAND(REG3_REG_5__1, U376_1)
U491_1= NAND(REG4_REG_5__1, U378_1)
U492_1= NAND(REG3_REG_4__1, U376_1)
U493_1= NAND(REG4_REG_4__1, U378_1)
U494_1= NAND(REG3_REG_3__1, U376_1)
U495_1= NAND(REG4_REG_3__1, U378_1)
U496_1= NAND(REG3_REG_2__1, U376_1)
U497_1= NAND(REG4_REG_2__1, U378_1)
U498_1= NAND(REG3_REG_1__1, U376_1)
U499_1= NAND(REG4_REG_1__1, U378_1)
U500_1= NAND(REG3_REG_0__1, U376_1)
U501_1= NAND(REG4_REG_0__1, U378_1)
U502_1= NAND(U277_1, RLAST_REG_7__1enc)
U503_1= NAND(U275_1, REG4_REG_7__1enc)
U504_1= NAND(SUB_70_166_U22_1, U274_1)
U505_1= NAND(SUB_82_165_U22_1, U273_1)
U506_1= NAND(DATA_OUT_REG_7__1, U378_1)
U507_1= NAND(U277_1, RLAST_REG_6__1enc)
U508_1= NAND(U275_1, REG4_REG_6__1enc)
U509_1= NAND(SUB_70_166_U9_1, U274_1)
U510_1= NAND(SUB_82_165_U9_1, U273_1)
U511_1= NAND(DATA_OUT_REG_6__1, U378_1)
U512_1= NAND(U277_1, RLAST_REG_5__1enc)
U513_1= NAND(R179_U4_1, U276_1)
U514_1= NAND(U275_1, REG4_REG_5__1enc)
U515_1= NAND(SUB_70_166_U8_1, U274_1)
U516_1= NAND(SUB_82_165_U8_1, U273_1)
U517_1= NAND(DATA_OUT_REG_5__1, U378_1)
U518_1= NAND(U277_1, RLAST_REG_4__1enc)
U519_1= NAND(R179_U21_1, U276_1)
U520_1= NAND(U275_1, REG4_REG_4__1enc)
U521_1= NAND(SUB_70_166_U7_1, U274_1)
U522_1= NAND(SUB_82_165_U7_1, U273_1)
U523_1= NAND(DATA_OUT_REG_4__1, U378_1)
U524_1= NAND(U277_1, RLAST_REG_3__1enc)
U525_1= NAND(R179_U22_1, U276_1)
U526_1= NAND(U275_1, REG4_REG_3__1enc)
U527_1= NAND(SUB_70_166_U18_1, U274_1)
U528_1= NAND(SUB_82_165_U18_1, U273_1)
U529_1= NAND(DATA_OUT_REG_3__1, U378_1)
U530_1= NAND(U277_1, RLAST_REG_2__1enc)
U531_1= NAND(R179_U23_1, U276_1)
U532_1= NAND(U275_1, REG4_REG_2__1enc)
U533_1= NAND(SUB_70_166_U6_1, U274_1)
U534_1= NAND(SUB_82_165_U6_1, U273_1)
U535_1= NAND(DATA_OUT_REG_2__1, U378_1)
U536_1= NAND(U277_1, RLAST_REG_1__1enc)
U537_1= NAND(R179_U24_1, U276_1)
U538_1= NAND(U275_1, REG4_REG_1__1enc)
U539_1= NAND(SUB_70_166_U16_1, U274_1)
U540_1= NAND(SUB_82_165_U16_1, U273_1)
U541_1= NAND(DATA_OUT_REG_1__1, U378_1)
U542_1= NAND(U277_1, RLAST_REG_0__1enc)
U543_1= NAND(R179_U5_1, U276_1)
U544_1= NAND(U275_1, REG4_REG_0__1enc)
U545_1= NAND(SUB_70_U15_1, U274_1)
U546_1= NAND(SUB_82_U15_1, U273_1)
U547_1= NAND(DATA_OUT_REG_0__1, U378_1)
U548_1= NAND(ENABLE_1, U349_1, GTE_79_U6_1)
U549_1= NAND(RESTART_1, U373_1)
U550_1= NAND(U548_1, U351_1)
U551_1= NAND(DATA_IN_6__1, U351_1)
U552_1= NAND(RESTART_1, RMAX_REG_6__1enc)
U553_1= NAND(DATA_IN_5__1, U351_1)
U554_1= NAND(RESTART_1, RMAX_REG_5__1enc)
U555_1= NAND(DATA_IN_4__1, U351_1)
U556_1= NAND(RESTART_1, RMAX_REG_4__1enc)
U557_1= NAND(DATA_IN_3__1, U351_1)
U558_1= NAND(RESTART_1, RMAX_REG_3__1enc)
U559_1= NAND(DATA_IN_2__1, U351_1)
U560_1= NAND(RESTART_1, RMAX_REG_2__1enc)
U561_1= NAND(DATA_IN_1__1, U351_1)
U562_1= NAND(RESTART_1, RMAX_REG_1__1enc)
U563_1= NAND(DATA_IN_0__1, U351_1)
U564_1= NAND(RESTART_1, RMAX_REG_0__1enc)
U565_1= NAND(REG4_REG_6__1, U351_1)
U566_1= NAND(RESTART_1, RMIN_REG_6__1enc)
U567_1= NAND(REG4_REG_5__1, U351_1)
U568_1= NAND(RESTART_1, RMIN_REG_5__1enc)
U569_1= NAND(REG4_REG_4__1, U351_1)
U570_1= NAND(RESTART_1, RMIN_REG_4__1enc)
U571_1= NAND(REG4_REG_3__1, U351_1)
U572_1= NAND(RESTART_1, RMIN_REG_3__1enc)
U573_1= NAND(REG4_REG_2__1, U351_1)
U574_1= NAND(RESTART_1, RMIN_REG_2__1enc)
U575_1= NAND(REG4_REG_1__1, U351_1)
U576_1= NAND(RESTART_1, RMIN_REG_1__1enc)
U577_1= NAND(REG4_REG_0__1, U351_1)
U578_1= NAND(RESTART_1, RMIN_REG_0__1enc)
SUB_70_U33_1= NAND(SUB_70_U22_1, SUB_70_U18_1)
SUB_70_U32_1= NAND(R179_U23_1, SUB_70_U10_1)
SUB_70_U31_1= NAND(SUB_70_U24_1, SUB_70_U16_1)
SUB_70_U30_1= NAND(R179_U4_1, SUB_70_U12_1)
SUB_70_U29_1= NAND(R179_U24_1, SUB_70_U28_1)
SUB_70_U28_1= OR(R179_U5_1, R179_U20_1)
SUB_70_U27_1= NAND(R179_U22_1, SUB_70_U26_1)
SUB_70_U26_1= NAND(SUB_70_U22_1, SUB_70_U18_1)
SUB_70_U25_1= NAND(R179_U21_1, SUB_70_U11_1)
SUB_70_U24_1= NOT(SUB_70_U12_1)
SUB_70_U23_1= NOT(SUB_70_U11_1)
GTE_67_U6_1= NOT(ADD_65_U5_1)
SUB_82_U6_1= AND(SUB_82_U29_1, SUB_82_U10_1)
SUB_82_U7_1= AND(SUB_82_U27_1, SUB_82_U11_1)
SUB_82_U8_1= AND(SUB_82_U25_1, SUB_82_U12_1)
SUB_82_U9_1= NAND(SUB_82_U24_1, SUB_82_U16_1)
SUB_82_U10_1= OR(R179_U5_1, R179_U20_1, R179_U24_1)
SUB_82_U11_1= NAND(SUB_82_U22_1, SUB_82_U18_1, SUB_82_U14_1)
SUB_82_U12_1= NAND(SUB_82_U23_1, SUB_82_U13_1)
SUB_82_U13_1= NOT(R179_U21_1)
SUB_82_U14_1= NOT(R179_U22_1)
SUB_82_U15_1= NAND(SUB_82_U35_1, SUB_82_U34_1)
SUB_82_U16_1= NOT(R179_U4_1)
SUB_82_U17_1= AND(SUB_82_U31_1, SUB_82_U30_1)
SUB_82_U18_1= NOT(R179_U23_1)
SUB_82_U19_1= AND(SUB_82_U33_1, SUB_82_U32_1)
SUB_82_U20_1= NOT(R179_U5_1)
SUB_82_U21_1= NOT(R179_U20_1)
SUB_82_U22_1= NOT(SUB_82_U10_1)
SUB_82_U23_1= NOT(SUB_82_U11_1)
SUB_82_U24_1= NOT(SUB_82_U12_1)
SUB_82_U25_1= NAND(R179_U21_1, SUB_82_U11_1)
SUB_82_U26_1= NAND(SUB_82_U22_1, SUB_82_U18_1)
SUB_82_U27_1= NAND(R179_U22_1, SUB_82_U26_1)
SUB_82_U28_1= OR(R179_U5_1, R179_U20_1)
SUB_82_U29_1= NAND(R179_U24_1, SUB_82_U28_1)
SUB_82_U30_1= NAND(R179_U4_1, SUB_82_U12_1)
SUB_82_U31_1= NAND(SUB_82_U24_1, SUB_82_U16_1)
SUB_82_U32_1= NAND(R179_U23_1, SUB_82_U10_1)
SUB_82_U33_1= NAND(SUB_82_U22_1, SUB_82_U18_1)
SUB_82_U34_1= NAND(R179_U5_1, SUB_82_U21_1)
SUB_82_U35_1= NAND(R179_U20_1, SUB_82_U20_1)
ADD_65_U4_1= AND(RMAX_REG_6__1, ADD_65_U7_1)
ADD_65_U5_1= NAND(ADD_65_U31_1, ADD_65_U30_1)
ADD_65_U6_1= NOT(RMAX_REG_6__1)
ADD_65_U7_1= NAND(ADD_65_U24_1, ADD_65_U23_1)
ADD_65_U8_1= OR(RMIN_REG_5__1, RMAX_REG_5__1enc)
ADD_65_U9_1= NAND(RMAX_REG_1__1, RMIN_REG_1__1enc)
ADD_65_U10_1= NAND(RMAX_REG_0__1, RMIN_REG_0__1enc)
ADD_65_U11_1= NAND(ADD_65_U10_1, ADD_65_U9_1)
ADD_65_U12_1= OR(RMAX_REG_1__1, RMIN_REG_1__1enc)
ADD_65_U13_1= OR(RMAX_REG_2__1, RMIN_REG_2__1enc)
ADD_65_U14_1= NAND(ADD_65_U12_1, ADD_65_U13_1, ADD_65_U11_1)
ADD_65_U15_1= NAND(RMAX_REG_3__1, RMIN_REG_3__1enc)
ADD_65_U16_1= NAND(RMAX_REG_2__1, RMIN_REG_2__1enc)
ADD_65_U17_1= NAND(ADD_65_U15_1, ADD_65_U16_1, ADD_65_U14_1)
ADD_65_U18_1= OR(RMAX_REG_3__1, RMIN_REG_3__1enc)
ADD_65_U19_1= OR(RMAX_REG_4__1, RMIN_REG_4__1enc)
ADD_65_U20_1= NAND(ADD_65_U18_1, ADD_65_U19_1, ADD_65_U17_1)
ADD_65_U21_1= NAND(RMAX_REG_4__1, RMIN_REG_4__1enc)
ADD_65_U22_1= NAND(ADD_65_U20_1, ADD_65_U21_1)
ADD_65_U23_1= NAND(ADD_65_U22_1, ADD_65_U8_1)
ADD_65_U24_1= NAND(RMAX_REG_5__1, RMIN_REG_5__1enc)
ADD_65_U25_1= NOT(ADD_65_U7_1)
ADD_65_U26_1= OR(RMIN_REG_6__1, ADD_65_U4_1)
ADD_65_U27_1= NAND(ADD_65_U25_1, ADD_65_U6_1)
ADD_65_U28_1= NAND(ADD_65_U27_1, ADD_65_U26_1)
ADD_65_U29_1= OR(RMIN_REG_7__1, RMAX_REG_7__1enc)
ADD_65_U30_1= NAND(RMIN_REG_7__1, RMAX_REG_7__1enc)
ADD_65_U31_1= NAND(ADD_65_U29_1, ADD_65_U28_1)
ADD_77_U4_1= AND(DATA_IN_6__1, ADD_77_U7_1)
ADD_77_U5_1= NAND(ADD_77_U31_1, ADD_77_U30_1)
ADD_77_U6_1= NOT(DATA_IN_6__1)
ADD_77_U7_1= NAND(ADD_77_U24_1, ADD_77_U23_1)
ADD_77_U8_1= OR(REG4_REG_5__1, DATA_IN_5__1)
ADD_77_U9_1= NAND(DATA_IN_1__1, REG4_REG_1__1enc)
ADD_77_U10_1= NAND(DATA_IN_0__1, REG4_REG_0__1enc)
ADD_77_U11_1= NAND(ADD_77_U10_1, ADD_77_U9_1)
ADD_77_U12_1= OR(DATA_IN_1__1, REG4_REG_1__1enc)
ADD_77_U13_1= OR(DATA_IN_2__1, REG4_REG_2__1enc)
ADD_77_U14_1= NAND(ADD_77_U12_1, ADD_77_U13_1, ADD_77_U11_1)
ADD_77_U15_1= NAND(DATA_IN_3__1, REG4_REG_3__1enc)
ADD_77_U16_1= NAND(DATA_IN_2__1, REG4_REG_2__1enc)
ADD_77_U17_1= NAND(ADD_77_U15_1, ADD_77_U16_1, ADD_77_U14_1)
ADD_77_U18_1= OR(DATA_IN_3__1, REG4_REG_3__1enc)
ADD_77_U19_1= OR(DATA_IN_4__1, REG4_REG_4__1enc)
ADD_77_U20_1= NAND(ADD_77_U18_1, ADD_77_U19_1, ADD_77_U17_1)
ADD_77_U21_1= NAND(DATA_IN_4__1, REG4_REG_4__1enc)
ADD_77_U22_1= NAND(ADD_77_U20_1, ADD_77_U21_1)
ADD_77_U23_1= NAND(ADD_77_U22_1, ADD_77_U8_1)
ADD_77_U24_1= NAND(DATA_IN_5__1, REG4_REG_5__1enc)
ADD_77_U25_1= NOT(ADD_77_U7_1)
ADD_77_U26_1= OR(REG4_REG_6__1, ADD_77_U4_1)
ADD_77_U27_1= NAND(ADD_77_U25_1, ADD_77_U6_1)
ADD_77_U28_1= NAND(ADD_77_U27_1, ADD_77_U26_1)
ADD_77_U29_1= OR(REG4_REG_7__1, DATA_IN_7__1)
ADD_77_U30_1= NAND(REG4_REG_7__1, DATA_IN_7__1)
ADD_77_U31_1= NAND(ADD_77_U29_1, ADD_77_U28_1)
SUB_70_166_U6_1= AND(SUB_70_166_U31_1, SUB_70_166_U10_1)
SUB_70_166_U7_1= AND(SUB_70_166_U29_1, SUB_70_166_U11_1)
SUB_70_166_U8_1= AND(SUB_70_166_U27_1, SUB_70_166_U12_1)
SUB_70_166_U9_1= NAND(SUB_70_166_U21_1, SUB_70_166_U26_1)
SUB_70_166_U10_1= OR(SUB_70_U6_1, SUB_70_U15_1, SUB_70_U19_1)
SUB_70_166_U11_1= NAND(SUB_70_166_U23_1, SUB_70_166_U17_1, SUB_70_166_U15_1)
SUB_70_166_U12_1= NAND(SUB_70_166_U24_1, SUB_70_166_U14_1)
SUB_70_166_U13_1= NOT(SUB_70_U9_1)
SUB_70_166_U14_1= NOT(SUB_70_U17_1)
SUB_70_166_U15_1= NOT(SUB_70_U8_1)
SUB_70_166_U16_1= NAND(SUB_70_166_U35_1, SUB_70_166_U34_1)
SUB_70_166_U17_1= NOT(SUB_70_U7_1)
SUB_70_166_U18_1= AND(SUB_70_166_U33_1, SUB_70_166_U32_1)
SUB_70_166_U19_1= NOT(SUB_70_U6_1)
SUB_70_166_U20_1= NOT(SUB_70_U15_1)
SUB_70_166_U21_1= NAND(SUB_70_166_U12_1, SUB_70_166_U13_1)
SUB_70_166_U22_1= NOT(SUB_70_166_U21_1)
SUB_70_166_U23_1= NOT(SUB_70_166_U10_1)
SUB_70_166_U24_1= NOT(SUB_70_166_U11_1)
SUB_70_166_U25_1= NOT(SUB_70_166_U12_1)
SUB_70_166_U26_1= NAND(SUB_70_U9_1, SUB_70_166_U25_1)
SUB_70_166_U27_1= NAND(SUB_70_U17_1, SUB_70_166_U11_1)
SUB_70_166_U28_1= NAND(SUB_70_166_U23_1, SUB_70_166_U17_1)
SUB_70_166_U29_1= NAND(SUB_70_U8_1, SUB_70_166_U28_1)
SUB_70_166_U30_1= OR(SUB_70_U6_1, SUB_70_U15_1)
SUB_70_166_U31_1= NAND(SUB_70_U19_1, SUB_70_166_U30_1)
SUB_70_166_U32_1= NAND(SUB_70_U7_1, SUB_70_166_U10_1)
SUB_70_166_U33_1= NAND(SUB_70_166_U23_1, SUB_70_166_U17_1)
SUB_70_166_U34_1= NAND(SUB_70_U6_1, SUB_70_166_U20_1)
SUB_70_166_U35_1= NAND(SUB_70_U15_1, SUB_70_166_U19_1)
LT_90_U6_1= NAND(LT_90_U41_1, LT_90_U42_1)
LT_90_U7_1= NOT(DATA_IN_7__1)
LT_90_U8_1= NOT(DATA_IN_1__1)
LT_90_U9_1= NOT(RMIN_REG_1__1)
LT_90_U10_1= NOT(RMIN_REG_2__1)
LT_90_U11_1= NOT(DATA_IN_2__1)
LT_90_U12_1= NOT(DATA_IN_3__1)
LT_90_U13_1= NOT(RMIN_REG_3__1)
LT_90_U14_1= NOT(RMIN_REG_4__1)
LT_90_U15_1= NOT(DATA_IN_4__1)
LT_90_U16_1= NOT(DATA_IN_5__1)
LT_90_U17_1= NOT(RMIN_REG_5__1)
LT_90_U18_1= NOT(RMIN_REG_6__1)
LT_90_U19_1= NOT(DATA_IN_6__1)
LT_90_U20_1= NOT(RMIN_REG_7__1)
LT_90_U21_1= NOT(DATA_IN_0__1)
LT_90_U22_1= NAND(DATA_IN_1__1, LT_90_U9_1)
LT_90_U23_1= NAND(RMIN_REG_0__1, LT_90_U21_1, LT_90_U22_1)
LT_90_U24_1= NAND(RMIN_REG_1__1, LT_90_U8_1)
LT_90_U25_1= NAND(RMIN_REG_2__1, LT_90_U11_1)
LT_90_U26_1= NAND(LT_90_U24_1, LT_90_U25_1, LT_90_U23_1)
LT_90_U27_1= NAND(DATA_IN_2__1, LT_90_U10_1)
LT_90_U28_1= NAND(DATA_IN_3__1, LT_90_U13_1)
LT_90_U29_1= NAND(LT_90_U27_1, LT_90_U28_1, LT_90_U26_1)
LT_90_U30_1= NAND(RMIN_REG_3__1, LT_90_U12_1)
LT_90_U31_1= NAND(RMIN_REG_4__1, LT_90_U15_1)
LT_90_U32_1= NAND(LT_90_U30_1, LT_90_U31_1, LT_90_U29_1)
LT_90_U33_1= NAND(DATA_IN_4__1, LT_90_U14_1)
LT_90_U34_1= NAND(DATA_IN_5__1, LT_90_U17_1)
LT_90_U35_1= NAND(LT_90_U33_1, LT_90_U34_1, LT_90_U32_1)
LT_90_U36_1= NAND(RMIN_REG_5__1, LT_90_U16_1)
LT_90_U37_1= NAND(RMIN_REG_6__1, LT_90_U19_1)
LT_90_U38_1= NAND(LT_90_U36_1, LT_90_U37_1, LT_90_U35_1)
LT_90_U39_1= NAND(DATA_IN_6__1, LT_90_U18_1)
LT_90_U40_1= NAND(RMIN_REG_7__1, LT_90_U7_1)
LT_90_U41_1= NAND(LT_90_U39_1, LT_90_U40_1, LT_90_U38_1)
LT_90_U42_1= NAND(DATA_IN_7__1, LT_90_U20_1)
GT_88_U6_1= NAND(GT_88_U41_1, GT_88_U42_1)
GT_88_U7_1= NOT(RMAX_REG_7__1)
GT_88_U8_1= NOT(RMAX_REG_1__1)
GT_88_U9_1= NOT(DATA_IN_1__1)
GT_88_U10_1= NOT(DATA_IN_2__1)
GT_88_U11_1= NOT(RMAX_REG_2__1)
GT_88_U12_1= NOT(RMAX_REG_3__1)
GT_88_U13_1= NOT(DATA_IN_3__1)
GT_88_U14_1= NOT(DATA_IN_4__1)
GT_88_U15_1= NOT(RMAX_REG_4__1)
GT_88_U16_1= NOT(RMAX_REG_5__1)
GT_88_U17_1= NOT(DATA_IN_5__1)
GT_88_U18_1= NOT(DATA_IN_6__1)
GT_88_U19_1= NOT(RMAX_REG_6__1)
GT_88_U20_1= NOT(DATA_IN_7__1)
GT_88_U21_1= NOT(RMAX_REG_0__1)
GT_88_U22_1= NAND(RMAX_REG_1__1, GT_88_U9_1)
GT_88_U23_1= NAND(DATA_IN_0__1, GT_88_U21_1, GT_88_U22_1)
GT_88_U24_1= NAND(DATA_IN_1__1, GT_88_U8_1)
GT_88_U25_1= NAND(DATA_IN_2__1, GT_88_U11_1)
GT_88_U26_1= NAND(GT_88_U24_1, GT_88_U25_1, GT_88_U23_1)
GT_88_U27_1= NAND(RMAX_REG_2__1, GT_88_U10_1)
GT_88_U28_1= NAND(RMAX_REG_3__1, GT_88_U13_1)
GT_88_U29_1= NAND(GT_88_U27_1, GT_88_U28_1, GT_88_U26_1)
GT_88_U30_1= NAND(DATA_IN_3__1, GT_88_U12_1)
GT_88_U31_1= NAND(DATA_IN_4__1, GT_88_U15_1)
GT_88_U32_1= NAND(GT_88_U30_1, GT_88_U31_1, GT_88_U29_1)
GT_88_U33_1= NAND(RMAX_REG_4__1, GT_88_U14_1)
GT_88_U34_1= NAND(RMAX_REG_5__1, GT_88_U17_1)
GT_88_U35_1= NAND(GT_88_U33_1, GT_88_U34_1, GT_88_U32_1)
GT_88_U36_1= NAND(DATA_IN_5__1, GT_88_U16_1)
GT_88_U37_1= NAND(DATA_IN_6__1, GT_88_U19_1)
GT_88_U38_1= NAND(GT_88_U36_1, GT_88_U37_1, GT_88_U35_1)
GT_88_U39_1= NAND(RMAX_REG_6__1, GT_88_U18_1)
GT_88_U40_1= NAND(DATA_IN_7__1, GT_88_U7_1)
GT_88_U41_1= NAND(GT_88_U39_1, GT_88_U40_1, GT_88_U38_1)
GT_88_U42_1= NAND(RMAX_REG_7__1, GT_88_U20_1)
SUB_82_165_U6_1= AND(SUB_82_165_U31_1, SUB_82_165_U10_1)
SUB_82_165_U7_1= AND(SUB_82_165_U29_1, SUB_82_165_U11_1)
SUB_82_165_U8_1= AND(SUB_82_165_U27_1, SUB_82_165_U12_1)
SUB_82_165_U9_1= NAND(SUB_82_165_U21_1, SUB_82_165_U26_1)
SUB_82_165_U10_1= OR(SUB_82_U6_1, SUB_82_U15_1, SUB_82_U19_1)
SUB_82_165_U11_1= NAND(SUB_82_165_U23_1, SUB_82_165_U17_1, SUB_82_165_U15_1)
SUB_82_165_U12_1= NAND(SUB_82_165_U24_1, SUB_82_165_U14_1)
SUB_82_165_U13_1= NOT(SUB_82_U9_1)
SUB_82_165_U14_1= NOT(SUB_82_U17_1)
SUB_82_165_U15_1= NOT(SUB_82_U8_1)
SUB_82_165_U16_1= NAND(SUB_82_165_U35_1, SUB_82_165_U34_1)
SUB_82_165_U17_1= NOT(SUB_82_U7_1)
SUB_82_165_U18_1= AND(SUB_82_165_U33_1, SUB_82_165_U32_1)
SUB_82_165_U19_1= NOT(SUB_82_U6_1)
SUB_82_165_U20_1= NOT(SUB_82_U15_1)
SUB_82_165_U21_1= NAND(SUB_82_165_U12_1, SUB_82_165_U13_1)
SUB_82_165_U22_1= NOT(SUB_82_165_U21_1)
SUB_82_165_U23_1= NOT(SUB_82_165_U10_1)
SUB_82_165_U24_1= NOT(SUB_82_165_U11_1)
SUB_82_165_U25_1= NOT(SUB_82_165_U12_1)
SUB_82_165_U26_1= NAND(SUB_82_U9_1, SUB_82_165_U25_1)
SUB_82_165_U27_1= NAND(SUB_82_U17_1, SUB_82_165_U11_1)
SUB_82_165_U28_1= NAND(SUB_82_165_U23_1, SUB_82_165_U17_1)
SUB_82_165_U29_1= NAND(SUB_82_U8_1, SUB_82_165_U28_1)
SUB_82_165_U30_1= OR(SUB_82_U6_1, SUB_82_U15_1)
SUB_82_165_U31_1= NAND(SUB_82_U19_1, SUB_82_165_U30_1)
SUB_82_165_U32_1= NAND(SUB_82_U7_1, SUB_82_165_U10_1)
SUB_82_165_U33_1= NAND(SUB_82_165_U23_1, SUB_82_165_U17_1)
SUB_82_165_U34_1= NAND(SUB_82_U6_1, SUB_82_165_U20_1)
SUB_82_165_U35_1= NAND(SUB_82_U15_1, SUB_82_165_U19_1)
GTE_79_U6_1= NOT(ADD_77_U5_1)
R179_U4_1= AND(R179_U55_1, R179_U51_1)
R179_U5_1= NAND(R179_U94_1, R179_U93_1, R179_U56_1)
R179_U6_1= NOT(U359_1)
R179_U7_1= NOT(U366_1)
R179_U8_1= NOT(U365_1)
R179_U9_1= NAND(U366_1, U359_1)
R179_U10_1= NOT(U358_1)
R179_U11_1= NOT(U357_1)
R179_U12_1= NOT(U364_1)
R179_U13_1= NOT(U356_1)
R179_U14_1= NOT(U363_1)
R179_U15_1= NOT(U355_1)
R179_U16_1= NOT(U362_1)
R179_U17_1= NOT(U354_1)
R179_U18_1= NOT(U361_1)
R179_U19_1= NAND(R179_U46_1, R179_U45_1)
R179_U20_1= NAND(R179_U96_1, R179_U95_1)
R179_U21_1= NAND(R179_U68_1, R179_U67_1)
R179_U22_1= NAND(R179_U75_1, R179_U74_1)
R179_U23_1= NAND(R179_U82_1, R179_U81_1)
R179_U24_1= NAND(R179_U89_1, R179_U88_1)
R179_U25_1= NOT(U360_1)
R179_U26_1= NOT(U353_1)
R179_U27_1= NAND(R179_U42_1, R179_U41_1)
R179_U28_1= NAND(R179_U38_1, R179_U37_1)
R179_U29_1= NAND(R179_U30_1, R179_U34_1)
R179_U30_1= NAND(U358_1, R179_U32_1)
R179_U31_1= NOT(R179_U30_1)
R179_U32_1= NOT(R179_U9_1)
R179_U33_1= NAND(R179_U10_1, R179_U9_1)
R179_U34_1= NAND(U365_1, R179_U33_1)
R179_U35_1= NOT(R179_U29_1)
R179_U36_1= OR(U357_1, U364_1)
R179_U37_1= NAND(R179_U36_1, R179_U29_1)
R179_U38_1= NAND(U364_1, U357_1)
R179_U39_1= NOT(R179_U28_1)
R179_U40_1= OR(U356_1, U363_1)
R179_U41_1= NAND(R179_U40_1, R179_U28_1)
R179_U42_1= NAND(U363_1, U356_1)
R179_U43_1= NOT(R179_U27_1)
R179_U44_1= OR(U355_1, U362_1)
R179_U45_1= NAND(R179_U44_1, R179_U27_1)
R179_U46_1= NAND(U362_1, U355_1)
R179_U47_1= NOT(R179_U19_1)
R179_U48_1= OR(U354_1, U361_1)
R179_U49_1= NAND(R179_U48_1, R179_U19_1)
R179_U50_1= NAND(U361_1, U354_1)
R179_U51_1= NAND(R179_U58_1, R179_U57_1, R179_U50_1, R179_U49_1)
R179_U52_1= NAND(U361_1, U354_1)
R179_U53_1= NAND(R179_U47_1, R179_U52_1)
R179_U54_1= OR(U361_1, U354_1)
R179_U55_1= NAND(R179_U54_1, R179_U61_1, R179_U53_1)
R179_U56_1= NAND(R179_U92_1, R179_U10_1)
R179_U57_1= NAND(U360_1, R179_U26_1)
R179_U58_1= NAND(U353_1, R179_U25_1)
R179_U59_1= NAND(U360_1, R179_U26_1)
R179_U60_1= NAND(U353_1, R179_U25_1)
R179_U61_1= NAND(R179_U60_1, R179_U59_1)
R179_U62_1= NAND(U361_1, R179_U17_1)
R179_U63_1= NAND(U354_1, R179_U18_1)
R179_U64_1= NAND(U361_1, R179_U17_1)
R179_U65_1= NAND(U354_1, R179_U18_1)
R179_U66_1= NAND(R179_U65_1, R179_U64_1)
R179_U67_1= NAND(R179_U63_1, R179_U62_1, R179_U19_1)
R179_U68_1= NAND(R179_U66_1, R179_U47_1)
R179_U69_1= NAND(U362_1, R179_U15_1)
R179_U70_1= NAND(U355_1, R179_U16_1)
R179_U71_1= NAND(U362_1, R179_U15_1)
R179_U72_1= NAND(U355_1, R179_U16_1)
R179_U73_1= NAND(R179_U72_1, R179_U71_1)
R179_U74_1= NAND(R179_U70_1, R179_U69_1, R179_U27_1)
R179_U75_1= NAND(R179_U43_1, R179_U73_1)
R179_U76_1= NAND(U363_1, R179_U13_1)
R179_U77_1= NAND(U356_1, R179_U14_1)
R179_U78_1= NAND(U363_1, R179_U13_1)
R179_U79_1= NAND(U356_1, R179_U14_1)
R179_U80_1= NAND(R179_U79_1, R179_U78_1)
R179_U81_1= NAND(R179_U77_1, R179_U76_1, R179_U28_1)
R179_U82_1= NAND(R179_U39_1, R179_U80_1)
R179_U83_1= NAND(U364_1, R179_U11_1)
R179_U84_1= NAND(U357_1, R179_U12_1)
R179_U85_1= NAND(U364_1, R179_U11_1)
R179_U86_1= NAND(U357_1, R179_U12_1)
R179_U87_1= NAND(R179_U86_1, R179_U85_1)
R179_U88_1= NAND(R179_U84_1, R179_U83_1, R179_U29_1)
R179_U89_1= NAND(R179_U35_1, R179_U87_1)
R179_U90_1= NAND(U365_1, R179_U9_1)
R179_U91_1= NAND(R179_U32_1, R179_U8_1)
R179_U92_1= NAND(R179_U91_1, R179_U90_1)
R179_U93_1= NAND(U358_1, R179_U9_1, R179_U8_1)
R179_U94_1= NAND(R179_U31_1, U365_1)
R179_U95_1= NAND(U366_1, R179_U6_1)
R179_U96_1= NAND(U359_1, R179_U7_1)
SUB_70_U6_1= AND(SUB_70_U29_1, SUB_70_U10_1)
SUB_70_U7_1= AND(SUB_70_U27_1, SUB_70_U11_1)
SUB_70_U8_1= AND(SUB_70_U25_1, SUB_70_U12_1)
SUB_70_U9_1= NAND(SUB_70_U24_1, SUB_70_U16_1)
SUB_70_U10_1= OR(R179_U5_1, R179_U20_1, R179_U24_1)
SUB_70_U11_1= NAND(SUB_70_U22_1, SUB_70_U18_1, SUB_70_U14_1)
SUB_70_U12_1= NAND(SUB_70_U23_1, SUB_70_U13_1)
SUB_70_U13_1= NOT(R179_U21_1)
SUB_70_U14_1= NOT(R179_U22_1)
SUB_70_U15_1= NAND(SUB_70_U35_1, SUB_70_U34_1)
SUB_70_U16_1= NOT(R179_U4_1)
SUB_70_U17_1= AND(SUB_70_U31_1, SUB_70_U30_1)
SUB_70_U18_1= NOT(R179_U23_1)
SUB_70_U19_1= AND(SUB_70_U33_1, SUB_70_U32_1)
SUB_70_U20_1= NOT(R179_U5_1)
SUB_70_U21_1= NOT(R179_U20_1)
SUB_70_U22_1= NOT(SUB_70_U10_1)

RMAX_REG_7__3 = BUF(U344_2)
RMAX_REG_6__3 = BUF(U343_2)
RMAX_REG_5__3 = BUF(U342_2)
RMAX_REG_4__3 = BUF(U341_2)
RMAX_REG_3__3 = BUF(U340_2)
RMAX_REG_2__3 = BUF(U339_2)
RMAX_REG_1__3 = BUF(U338_2)
RMAX_REG_0__3 = BUF(U337_2)
RMIN_REG_7__3 = BUF(U336_2)
RMIN_REG_6__3 = BUF(U335_2)
RMIN_REG_5__3 = BUF(U334_2)
RMIN_REG_4__3 = BUF(U333_2)
RMIN_REG_3__3 = BUF(U332_2)
RMIN_REG_2__3 = BUF(U331_2)
RMIN_REG_1__3 = BUF(U330_2)
RMIN_REG_0__3 = BUF(U329_2)
RLAST_REG_7__3 = BUF(U328_2)
RLAST_REG_6__3 = BUF(U327_2)
RLAST_REG_5__3 = BUF(U326_2)
RLAST_REG_4__3 = BUF(U325_2)
RLAST_REG_3__3 = BUF(U324_2)
RLAST_REG_2__3 = BUF(U323_2)
RLAST_REG_1__3 = BUF(U322_2)
RLAST_REG_0__3 = BUF(U321_2)
REG1_REG_7__3 = BUF(U320_2)
REG1_REG_6__3 = BUF(U319_2)
REG1_REG_5__3 = BUF(U318_2)
REG1_REG_4__3 = BUF(U317_2)
REG1_REG_3__3 = BUF(U316_2)
REG1_REG_2__3 = BUF(U315_2)
REG1_REG_1__3 = BUF(U314_2)
REG1_REG_0__3 = BUF(U313_2)
REG2_REG_7__3 = BUF(U312_2)
REG2_REG_6__3 = BUF(U311_2)
REG2_REG_5__3 = BUF(U310_2)
REG2_REG_4__3 = BUF(U309_2)
REG2_REG_3__3 = BUF(U308_2)
REG2_REG_2__3 = BUF(U307_2)
REG2_REG_1__3 = BUF(U306_2)
REG2_REG_0__3 = BUF(U305_2)
REG3_REG_7__3 = BUF(U304_2)
REG3_REG_6__3 = BUF(U303_2)
REG3_REG_5__3 = BUF(U302_2)
REG3_REG_4__3 = BUF(U301_2)
REG3_REG_3__3 = BUF(U300_2)
REG3_REG_2__3 = BUF(U299_2)
REG3_REG_1__3 = BUF(U298_2)
REG3_REG_0__3 = BUF(U297_2)
REG4_REG_7__3 = BUF(U296_2)
REG4_REG_6__3 = BUF(U295_2)
REG4_REG_5__3 = BUF(U294_2)
REG4_REG_4__3 = BUF(U293_2)
REG4_REG_3__3 = BUF(U292_2)
REG4_REG_2__3 = BUF(U291_2)
REG4_REG_1__3 = BUF(U290_2)
REG4_REG_0__3 = BUF(U289_2)
DATA_OUT_REG_7__3 = BUF(U288_2)
DATA_OUT_REG_6__3 = BUF(U287_2)
DATA_OUT_REG_5__3 = BUF(U286_2)
DATA_OUT_REG_4__3 = BUF(U285_2)
DATA_OUT_REG_3__3 = BUF(U284_2)
DATA_OUT_REG_2__3 = BUF(U283_2)
DATA_OUT_REG_1__3 = BUF(U282_2)
DATA_OUT_REG_0__3 = BUF(U281_2)
STATO_REG_1__3 = BUF(U280_2)
STATO_REG_0__3 = BUF(U375_2)





SUB_70_U35_2= NAND(R179_U20_2, SUB_70_U20_2)
SUB_70_U34_2= NAND(R179_U5_2, SUB_70_U21_2)
U272_2= AND(U279_2, U351_2)
U273_2= AND(ENABLE_2, U272_2, U349_2, U352_2)
U274_2= AND(U279_2, RESTART_2, U373_2)
U275_2= AND(AVERAGE_2, ENABLE_2, U272_2)
U276_2= AND(U550_2, U549_2, U279_2)
U277_2= AND(U272_2, U350_2)
U278_2= AND(STATO_REG_1__2, U420_2)
U279_2= AND(STATO_REG_1__2, U280_2)
U280_2= NAND(U348_2, U377_2)
U281_2= NAND(U546_2, U545_2, U547_2, U372_2, U543_2)
U282_2= NAND(U540_2, U539_2, U541_2, U371_2, U537_2)
U283_2= NAND(U534_2, U533_2, U535_2, U370_2, U531_2)
U284_2= NAND(U528_2, U527_2, U529_2, U369_2)
U285_2= NAND(U522_2, U521_2, U368_2)
U286_2= NAND(U516_2, U515_2, U367_2)
U287_2= NAND(U508_2, U507_2, U509_2, U511_2, U510_2)
U288_2= NAND(U503_2, U502_2, U504_2, U506_2, U505_2)
U289_2= NAND(U501_2, U500_2)
U290_2= NAND(U499_2, U498_2)
U291_2= NAND(U497_2, U496_2)
U292_2= NAND(U495_2, U494_2)
U293_2= NAND(U493_2, U492_2)
U294_2= NAND(U491_2, U490_2)
U295_2= NAND(U489_2, U488_2)
U296_2= NAND(U487_2, U486_2)
U297_2= NAND(U485_2, U484_2)
U298_2= NAND(U483_2, U482_2)
U299_2= NAND(U481_2, U480_2)
U300_2= NAND(U479_2, U478_2)
U301_2= NAND(U477_2, U476_2)
U302_2= NAND(U475_2, U474_2)
U303_2= NAND(U473_2, U472_2)
U304_2= NAND(U471_2, U470_2)
U305_2= NAND(U469_2, U468_2)
U306_2= NAND(U467_2, U466_2)
U307_2= NAND(U465_2, U464_2)
U308_2= NAND(U463_2, U462_2)
U309_2= NAND(U461_2, U460_2)
U310_2= NAND(U459_2, U458_2)
U311_2= NAND(U457_2, U456_2)
U312_2= NAND(U455_2, U454_2)
U313_2= NAND(U453_2, U452_2)
U314_2= NAND(U451_2, U450_2)
U315_2= NAND(U449_2, U448_2)
U316_2= NAND(U447_2, U446_2)
U317_2= NAND(U445_2, U444_2)
U318_2= NAND(U443_2, U442_2)
U319_2= NAND(U441_2, U440_2)
U320_2= NAND(U439_2, U438_2)
U321_2= NAND(U437_2, U436_2)
U322_2= NAND(U435_2, U434_2)
U323_2= NAND(U433_2, U432_2)
U324_2= NAND(U431_2, U430_2)
U325_2= NAND(U429_2, U428_2)
U326_2= NAND(U427_2, U426_2)
U327_2= NAND(U425_2, U424_2)
U328_2= NAND(U423_2, U422_2)
U329_2= NAND(U419_2, U418_2)
U330_2= NAND(U417_2, U416_2)
U331_2= NAND(U415_2, U414_2)
U332_2= NAND(U413_2, U412_2)
U333_2= NAND(U411_2, U410_2)
U334_2= NAND(U409_2, U408_2)
U335_2= NAND(U407_2, U406_2)
U336_2= NAND(U405_2, U404_2)
U337_2= NAND(U398_2, U397_2)
U338_2= NAND(U396_2, U395_2)
U339_2= NAND(U394_2, U393_2)
U340_2= NAND(U392_2, U391_2)
U341_2= NAND(U390_2, U389_2)
U342_2= NAND(U388_2, U387_2)
U343_2= NAND(U386_2, U385_2)
U344_2= NAND(U384_2, U383_2)
U345_2= NOT(STATO_REG_0__2)
U346_2= NOT(STATO_REG_1__2)
U347_2= NOT(GT_88_U6_2)
U348_2= NAND(STATO_REG_1__2, U345_2)
U349_2= NOT(AVERAGE_2)
U350_2= NOT(ENABLE_2)
U351_2= NOT(RESTART_2)
U352_2= NOT(GTE_79_U6_2)
U353_2= NAND(U552_2, U551_2)
U354_2= NAND(U554_2, U553_2)
U355_2= NAND(U556_2, U555_2)
U356_2= NAND(U558_2, U557_2)
U357_2= NAND(U560_2, U559_2)
U358_2= NAND(U562_2, U561_2)
U359_2= NAND(U564_2, U563_2)
U360_2= NAND(U566_2, U565_2)
U361_2= NAND(U568_2, U567_2)
U362_2= NAND(U570_2, U569_2)
U363_2= NAND(U572_2, U571_2)
U364_2= NAND(U574_2, U573_2)
U365_2= NAND(U576_2, U575_2)
U366_2= NAND(U578_2, U577_2)
U367_2= AND(U514_2, U512_2, U513_2, U517_2)
U368_2= AND(U520_2, U518_2, U519_2, U523_2)
U369_2= AND(U526_2, U524_2, U525_2)
U370_2= AND(U532_2, U530_2)
U371_2= AND(U538_2, U536_2)
U372_2= AND(U544_2, U542_2)
U373_2= NOT(GTE_67_U6_2)
U374_2= OR(STATO_REG_1__2, STATO_REG_0__2)
U375_2= NOT(U374_2)
U376_2= NOT(U348_2)
U377_2= NAND(STATO_REG_0__2, U346_2)
U378_2= NOT(U280_2)
U379_2= NAND(GT_88_U6_2, STATO_REG_1__2)
U380_2= NAND(U345_2, U379_2)
U381_2= OR(STATO_REG_0__2, GT_88_U6_2)
U382_2= NAND(U374_2, U381_2)
U383_2= NAND(RMAX_REG_7__2, U382_2)
U384_2= NAND(DATA_IN_7__2, U380_2)
U385_2= NAND(RMAX_REG_6__2, U382_2)
U386_2= NAND(DATA_IN_6__2, U380_2)
U387_2= NAND(RMAX_REG_5__2, U382_2)
U388_2= NAND(DATA_IN_5__2, U380_2)
U389_2= NAND(RMAX_REG_4__2, U382_2)
U390_2= NAND(DATA_IN_4__2, U380_2)
U391_2= NAND(RMAX_REG_3__2, U382_2)
U392_2= NAND(DATA_IN_3__2, U380_2)
U393_2= NAND(RMAX_REG_2__2, U382_2)
U394_2= NAND(DATA_IN_2__2, U380_2)
U395_2= NAND(RMAX_REG_1__2, U382_2)
U396_2= NAND(DATA_IN_1__2, U380_2)
U397_2= NAND(RMAX_REG_0__2, U382_2)
U398_2= NAND(DATA_IN_0__2, U380_2)
U399_2= NAND(LT_90_U6_2, U347_2)
U400_2= NAND(U399_2, U345_2)
U401_2= NAND(U374_2, U400_2)
U402_2= NAND(STATO_REG_1__2, U347_2, LT_90_U6_2)
U403_2= NAND(U345_2, U402_2)
U404_2= NAND(DATA_IN_7__2, U403_2)
U405_2= NAND(RMIN_REG_7__2, U401_2)
U406_2= NAND(DATA_IN_6__2, U403_2)
U407_2= NAND(RMIN_REG_6__2, U401_2)
U408_2= NAND(DATA_IN_5__2, U403_2)
U409_2= NAND(RMIN_REG_5__2, U401_2)
U410_2= NAND(DATA_IN_4__2, U403_2)
U411_2= NAND(RMIN_REG_4__2, U401_2)
U412_2= NAND(DATA_IN_3__2, U403_2)
U413_2= NAND(RMIN_REG_3__2, U401_2)
U414_2= NAND(DATA_IN_2__2, U403_2)
U415_2= NAND(RMIN_REG_2__2, U401_2)
U416_2= NAND(DATA_IN_1__2, U403_2)
U417_2= NAND(RMIN_REG_1__2, U401_2)
U418_2= NAND(DATA_IN_0__2, U403_2)
U419_2= NAND(RMIN_REG_0__2, U401_2)
U420_2= OR(STATO_REG_0__2, ENABLE_2)
U421_2= NAND(U374_2, U420_2)
U422_2= NAND(U278_2, DATA_IN_7__2)
U423_2= NAND(RLAST_REG_7__2, U421_2)
U424_2= NAND(U278_2, DATA_IN_6__2)
U425_2= NAND(RLAST_REG_6__2, U421_2)
U426_2= NAND(U278_2, DATA_IN_5__2)
U427_2= NAND(RLAST_REG_5__2, U421_2)
U428_2= NAND(U278_2, DATA_IN_4__2)
U429_2= NAND(RLAST_REG_4__2, U421_2)
U430_2= NAND(U278_2, DATA_IN_3__2)
U431_2= NAND(RLAST_REG_3__2, U421_2)
U432_2= NAND(U278_2, DATA_IN_2__2)
U433_2= NAND(RLAST_REG_2__2, U421_2)
U434_2= NAND(U278_2, DATA_IN_1__2)
U435_2= NAND(RLAST_REG_1__2, U421_2)
U436_2= NAND(U278_2, DATA_IN_0__2)
U437_2= NAND(RLAST_REG_0__2, U421_2)
U438_2= NAND(U376_2, DATA_IN_7__2)
U439_2= NAND(REG1_REG_7__2, U378_2)
U440_2= NAND(U376_2, DATA_IN_6__2)
U441_2= NAND(REG1_REG_6__2, U378_2)
U442_2= NAND(U376_2, DATA_IN_5__2)
U443_2= NAND(REG1_REG_5__2, U378_2)
U444_2= NAND(U376_2, DATA_IN_4__2)
U445_2= NAND(REG1_REG_4__2, U378_2)
U446_2= NAND(U376_2, DATA_IN_3__2)
U447_2= NAND(REG1_REG_3__2, U378_2)
U448_2= NAND(U376_2, DATA_IN_2__2)
U449_2= NAND(REG1_REG_2__2, U378_2)
U450_2= NAND(U376_2, DATA_IN_1__2)
U451_2= NAND(REG1_REG_1__2, U378_2)
U452_2= NAND(U376_2, DATA_IN_0__2)
U453_2= NAND(REG1_REG_0__2, U378_2)
U454_2= NAND(REG1_REG_7__2, U376_2)
U455_2= NAND(REG2_REG_7__2, U378_2)
U456_2= NAND(REG1_REG_6__2, U376_2)
U457_2= NAND(REG2_REG_6__2, U378_2)
U458_2= NAND(REG1_REG_5__2, U376_2)
U459_2= NAND(REG2_REG_5__2, U378_2)
U460_2= NAND(REG1_REG_4__2, U376_2)
U461_2= NAND(REG2_REG_4__2, U378_2)
U462_2= NAND(REG1_REG_3__2, U376_2)
U463_2= NAND(REG2_REG_3__2, U378_2)
U464_2= NAND(REG1_REG_2__2, U376_2)
U465_2= NAND(REG2_REG_2__2, U378_2)
U466_2= NAND(REG1_REG_1__2, U376_2)
U467_2= NAND(REG2_REG_1__2, U378_2)
U468_2= NAND(REG1_REG_0__2, U376_2)
U469_2= NAND(REG2_REG_0__2, U378_2)
U470_2= NAND(REG2_REG_7__2, U376_2)
U471_2= NAND(REG3_REG_7__2, U378_2)
U472_2= NAND(REG2_REG_6__2, U376_2)
U473_2= NAND(REG3_REG_6__2, U378_2)
U474_2= NAND(REG2_REG_5__2, U376_2)
U475_2= NAND(REG3_REG_5__2, U378_2)
U476_2= NAND(REG2_REG_4__2, U376_2)
U477_2= NAND(REG3_REG_4__2, U378_2)
U478_2= NAND(REG2_REG_3__2, U376_2)
U479_2= NAND(REG3_REG_3__2, U378_2)
U480_2= NAND(REG2_REG_2__2, U376_2)
U481_2= NAND(REG3_REG_2__2, U378_2)
U482_2= NAND(REG2_REG_1__2, U376_2)
U483_2= NAND(REG3_REG_1__2, U378_2)
U484_2= NAND(REG2_REG_0__2, U376_2)
U485_2= NAND(REG3_REG_0__2, U378_2)
U486_2= NAND(REG3_REG_7__2, U376_2)
U487_2= NAND(REG4_REG_7__2, U378_2)
U488_2= NAND(REG3_REG_6__2, U376_2)
U489_2= NAND(REG4_REG_6__2, U378_2)
U490_2= NAND(REG3_REG_5__2, U376_2)
U491_2= NAND(REG4_REG_5__2, U378_2)
U492_2= NAND(REG3_REG_4__2, U376_2)
U493_2= NAND(REG4_REG_4__2, U378_2)
U494_2= NAND(REG3_REG_3__2, U376_2)
U495_2= NAND(REG4_REG_3__2, U378_2)
U496_2= NAND(REG3_REG_2__2, U376_2)
U497_2= NAND(REG4_REG_2__2, U378_2)
U498_2= NAND(REG3_REG_1__2, U376_2)
U499_2= NAND(REG4_REG_1__2, U378_2)
U500_2= NAND(REG3_REG_0__2, U376_2)
U501_2= NAND(REG4_REG_0__2, U378_2)
U502_2= NAND(U277_2, RLAST_REG_7__2)
U503_2= NAND(U275_2, REG4_REG_7__2)
U504_2= NAND(SUB_70_166_U22_2, U274_2)
U505_2= NAND(SUB_82_165_U22_2, U273_2)
U506_2= NAND(DATA_OUT_REG_7__2, U378_2)
U507_2= NAND(U277_2, RLAST_REG_6__2)
U508_2= NAND(U275_2, REG4_REG_6__2)
U509_2= NAND(SUB_70_166_U9_2, U274_2)
U510_2= NAND(SUB_82_165_U9_2, U273_2)
U511_2= NAND(DATA_OUT_REG_6__2, U378_2)
U512_2= NAND(U277_2, RLAST_REG_5__2)
U513_2= NAND(R179_U4_2, U276_2)
U514_2= NAND(U275_2, REG4_REG_5__2)
U515_2= NAND(SUB_70_166_U8_2, U274_2)
U516_2= NAND(SUB_82_165_U8_2, U273_2)
U517_2= NAND(DATA_OUT_REG_5__2, U378_2)
U518_2= NAND(U277_2, RLAST_REG_4__2)
U519_2= NAND(R179_U21_2, U276_2)
U520_2= NAND(U275_2, REG4_REG_4__2)
U521_2= NAND(SUB_70_166_U7_2, U274_2)
U522_2= NAND(SUB_82_165_U7_2, U273_2)
U523_2= NAND(DATA_OUT_REG_4__2, U378_2)
U524_2= NAND(U277_2, RLAST_REG_3__2)
U525_2= NAND(R179_U22_2, U276_2)
U526_2= NAND(U275_2, REG4_REG_3__2)
U527_2= NAND(SUB_70_166_U18_2, U274_2)
U528_2= NAND(SUB_82_165_U18_2, U273_2)
U529_2= NAND(DATA_OUT_REG_3__2, U378_2)
U530_2= NAND(U277_2, RLAST_REG_2__2)
U531_2= NAND(R179_U23_2, U276_2)
U532_2= NAND(U275_2, REG4_REG_2__2)
U533_2= NAND(SUB_70_166_U6_2, U274_2)
U534_2= NAND(SUB_82_165_U6_2, U273_2)
U535_2= NAND(DATA_OUT_REG_2__2, U378_2)
U536_2= NAND(U277_2, RLAST_REG_1__2)
U537_2= NAND(R179_U24_2, U276_2)
U538_2= NAND(U275_2, REG4_REG_1__2)
U539_2= NAND(SUB_70_166_U16_2, U274_2)
U540_2= NAND(SUB_82_165_U16_2, U273_2)
U541_2= NAND(DATA_OUT_REG_1__2, U378_2)
U542_2= NAND(U277_2, RLAST_REG_0__2)
U543_2= NAND(R179_U5_2, U276_2)
U544_2= NAND(U275_2, REG4_REG_0__2)
U545_2= NAND(SUB_70_U15_2, U274_2)
U546_2= NAND(SUB_82_U15_2, U273_2)
U547_2= NAND(DATA_OUT_REG_0__2, U378_2)
U548_2= NAND(ENABLE_2, U349_2, GTE_79_U6_2)
U549_2= NAND(RESTART_2, U373_2)
U550_2= NAND(U548_2, U351_2)
U551_2= NAND(DATA_IN_6__2, U351_2)
U552_2= NAND(RESTART_2, RMAX_REG_6__2)
U553_2= NAND(DATA_IN_5__2, U351_2)
U554_2= NAND(RESTART_2, RMAX_REG_5__2)
U555_2= NAND(DATA_IN_4__2, U351_2)
U556_2= NAND(RESTART_2, RMAX_REG_4__2)
U557_2= NAND(DATA_IN_3__2, U351_2)
U558_2= NAND(RESTART_2, RMAX_REG_3__2)
U559_2= NAND(DATA_IN_2__2, U351_2)
U560_2= NAND(RESTART_2, RMAX_REG_2__2)
U561_2= NAND(DATA_IN_1__2, U351_2)
U562_2= NAND(RESTART_2, RMAX_REG_1__2)
U563_2= NAND(DATA_IN_0__2, U351_2)
U564_2= NAND(RESTART_2, RMAX_REG_0__2)
U565_2= NAND(REG4_REG_6__2, U351_2)
U566_2= NAND(RESTART_2, RMIN_REG_6__2)
U567_2= NAND(REG4_REG_5__2, U351_2)
U568_2= NAND(RESTART_2, RMIN_REG_5__2)
U569_2= NAND(REG4_REG_4__2, U351_2)
U570_2= NAND(RESTART_2, RMIN_REG_4__2)
U571_2= NAND(REG4_REG_3__2, U351_2)
U572_2= NAND(RESTART_2, RMIN_REG_3__2)
U573_2= NAND(REG4_REG_2__2, U351_2)
U574_2= NAND(RESTART_2, RMIN_REG_2__2)
U575_2= NAND(REG4_REG_1__2, U351_2)
U576_2= NAND(RESTART_2, RMIN_REG_1__2)
U577_2= NAND(REG4_REG_0__2, U351_2)
U578_2= NAND(RESTART_2, RMIN_REG_0__2)
SUB_70_U33_2= NAND(SUB_70_U22_2, SUB_70_U18_2)
SUB_70_U32_2= NAND(R179_U23_2, SUB_70_U10_2)
SUB_70_U31_2= NAND(SUB_70_U24_2, SUB_70_U16_2)
SUB_70_U30_2= NAND(R179_U4_2, SUB_70_U12_2)
SUB_70_U29_2= NAND(R179_U24_2, SUB_70_U28_2)
SUB_70_U28_2= OR(R179_U5_2, R179_U20_2)
SUB_70_U27_2= NAND(R179_U22_2, SUB_70_U26_2)
SUB_70_U26_2= NAND(SUB_70_U22_2, SUB_70_U18_2)
SUB_70_U25_2= NAND(R179_U21_2, SUB_70_U11_2)
SUB_70_U24_2= NOT(SUB_70_U12_2)
SUB_70_U23_2= NOT(SUB_70_U11_2)
GTE_67_U6_2= NOT(ADD_65_U5_2)
SUB_82_U6_2= AND(SUB_82_U29_2, SUB_82_U10_2)
SUB_82_U7_2= AND(SUB_82_U27_2, SUB_82_U11_2)
SUB_82_U8_2= AND(SUB_82_U25_2, SUB_82_U12_2)
SUB_82_U9_2= NAND(SUB_82_U24_2, SUB_82_U16_2)
SUB_82_U10_2= OR(R179_U5_2, R179_U20_2, R179_U24_2)
SUB_82_U11_2= NAND(SUB_82_U22_2, SUB_82_U18_2, SUB_82_U14_2)
SUB_82_U12_2= NAND(SUB_82_U23_2, SUB_82_U13_2)
SUB_82_U13_2= NOT(R179_U21_2)
SUB_82_U14_2= NOT(R179_U22_2)
SUB_82_U15_2= NAND(SUB_82_U35_2, SUB_82_U34_2)
SUB_82_U16_2= NOT(R179_U4_2)
SUB_82_U17_2= AND(SUB_82_U31_2, SUB_82_U30_2)
SUB_82_U18_2= NOT(R179_U23_2)
SUB_82_U19_2= AND(SUB_82_U33_2, SUB_82_U32_2)
SUB_82_U20_2= NOT(R179_U5_2)
SUB_82_U21_2= NOT(R179_U20_2)
SUB_82_U22_2= NOT(SUB_82_U10_2)
SUB_82_U23_2= NOT(SUB_82_U11_2)
SUB_82_U24_2= NOT(SUB_82_U12_2)
SUB_82_U25_2= NAND(R179_U21_2, SUB_82_U11_2)
SUB_82_U26_2= NAND(SUB_82_U22_2, SUB_82_U18_2)
SUB_82_U27_2= NAND(R179_U22_2, SUB_82_U26_2)
SUB_82_U28_2= OR(R179_U5_2, R179_U20_2)
SUB_82_U29_2= NAND(R179_U24_2, SUB_82_U28_2)
SUB_82_U30_2= NAND(R179_U4_2, SUB_82_U12_2)
SUB_82_U31_2= NAND(SUB_82_U24_2, SUB_82_U16_2)
SUB_82_U32_2= NAND(R179_U23_2, SUB_82_U10_2)
SUB_82_U33_2= NAND(SUB_82_U22_2, SUB_82_U18_2)
SUB_82_U34_2= NAND(R179_U5_2, SUB_82_U21_2)
SUB_82_U35_2= NAND(R179_U20_2, SUB_82_U20_2)
ADD_65_U4_2= AND(RMAX_REG_6__2, ADD_65_U7_2)
ADD_65_U5_2= NAND(ADD_65_U31_2, ADD_65_U30_2)
ADD_65_U6_2= NOT(RMAX_REG_6__2)
ADD_65_U7_2= NAND(ADD_65_U24_2, ADD_65_U23_2)
ADD_65_U8_2= OR(RMIN_REG_5__2, RMAX_REG_5__2)
ADD_65_U9_2= NAND(RMAX_REG_1__2, RMIN_REG_1__2)
ADD_65_U10_2= NAND(RMAX_REG_0__2, RMIN_REG_0__2)
ADD_65_U11_2= NAND(ADD_65_U10_2, ADD_65_U9_2)
ADD_65_U12_2= OR(RMAX_REG_1__2, RMIN_REG_1__2)
ADD_65_U13_2= OR(RMAX_REG_2__2, RMIN_REG_2__2)
ADD_65_U14_2= NAND(ADD_65_U12_2, ADD_65_U13_2, ADD_65_U11_2)
ADD_65_U15_2= NAND(RMAX_REG_3__2, RMIN_REG_3__2)
ADD_65_U16_2= NAND(RMAX_REG_2__2, RMIN_REG_2__2)
ADD_65_U17_2= NAND(ADD_65_U15_2, ADD_65_U16_2, ADD_65_U14_2)
ADD_65_U18_2= OR(RMAX_REG_3__2, RMIN_REG_3__2)
ADD_65_U19_2= OR(RMAX_REG_4__2, RMIN_REG_4__2)
ADD_65_U20_2= NAND(ADD_65_U18_2, ADD_65_U19_2, ADD_65_U17_2)
ADD_65_U21_2= NAND(RMAX_REG_4__2, RMIN_REG_4__2)
ADD_65_U22_2= NAND(ADD_65_U20_2, ADD_65_U21_2)
ADD_65_U23_2= NAND(ADD_65_U22_2, ADD_65_U8_2)
ADD_65_U24_2= NAND(RMAX_REG_5__2, RMIN_REG_5__2)
ADD_65_U25_2= NOT(ADD_65_U7_2)
ADD_65_U26_2= OR(RMIN_REG_6__2, ADD_65_U4_2)
ADD_65_U27_2= NAND(ADD_65_U25_2, ADD_65_U6_2)
ADD_65_U28_2= NAND(ADD_65_U27_2, ADD_65_U26_2)
ADD_65_U29_2= OR(RMIN_REG_7__2, RMAX_REG_7__2)
ADD_65_U30_2= NAND(RMIN_REG_7__2, RMAX_REG_7__2)
ADD_65_U31_2= NAND(ADD_65_U29_2, ADD_65_U28_2)
ADD_77_U4_2= AND(DATA_IN_6__2, ADD_77_U7_2)
ADD_77_U5_2= NAND(ADD_77_U31_2, ADD_77_U30_2)
ADD_77_U6_2= NOT(DATA_IN_6__2)
ADD_77_U7_2= NAND(ADD_77_U24_2, ADD_77_U23_2)
ADD_77_U8_2= OR(REG4_REG_5__2, DATA_IN_5__2)
ADD_77_U9_2= NAND(DATA_IN_1__2, REG4_REG_1__2)
ADD_77_U10_2= NAND(DATA_IN_0__2, REG4_REG_0__2)
ADD_77_U11_2= NAND(ADD_77_U10_2, ADD_77_U9_2)
ADD_77_U12_2= OR(DATA_IN_1__2, REG4_REG_1__2)
ADD_77_U13_2= OR(DATA_IN_2__2, REG4_REG_2__2)
ADD_77_U14_2= NAND(ADD_77_U12_2, ADD_77_U13_2, ADD_77_U11_2)
ADD_77_U15_2= NAND(DATA_IN_3__2, REG4_REG_3__2)
ADD_77_U16_2= NAND(DATA_IN_2__2, REG4_REG_2__2)
ADD_77_U17_2= NAND(ADD_77_U15_2, ADD_77_U16_2, ADD_77_U14_2)
ADD_77_U18_2= OR(DATA_IN_3__2, REG4_REG_3__2)
ADD_77_U19_2= OR(DATA_IN_4__2, REG4_REG_4__2)
ADD_77_U20_2= NAND(ADD_77_U18_2, ADD_77_U19_2, ADD_77_U17_2)
ADD_77_U21_2= NAND(DATA_IN_4__2, REG4_REG_4__2)
ADD_77_U22_2= NAND(ADD_77_U20_2, ADD_77_U21_2)
ADD_77_U23_2= NAND(ADD_77_U22_2, ADD_77_U8_2)
ADD_77_U24_2= NAND(DATA_IN_5__2, REG4_REG_5__2)
ADD_77_U25_2= NOT(ADD_77_U7_2)
ADD_77_U26_2= OR(REG4_REG_6__2, ADD_77_U4_2)
ADD_77_U27_2= NAND(ADD_77_U25_2, ADD_77_U6_2)
ADD_77_U28_2= NAND(ADD_77_U27_2, ADD_77_U26_2)
ADD_77_U29_2= OR(REG4_REG_7__2, DATA_IN_7__2)
ADD_77_U30_2= NAND(REG4_REG_7__2, DATA_IN_7__2)
ADD_77_U31_2= NAND(ADD_77_U29_2, ADD_77_U28_2)
SUB_70_166_U6_2= AND(SUB_70_166_U31_2, SUB_70_166_U10_2)
SUB_70_166_U7_2= AND(SUB_70_166_U29_2, SUB_70_166_U11_2)
SUB_70_166_U8_2= AND(SUB_70_166_U27_2, SUB_70_166_U12_2)
SUB_70_166_U9_2= NAND(SUB_70_166_U21_2, SUB_70_166_U26_2)
SUB_70_166_U10_2= OR(SUB_70_U6_2, SUB_70_U15_2, SUB_70_U19_2)
SUB_70_166_U11_2= NAND(SUB_70_166_U23_2, SUB_70_166_U17_2, SUB_70_166_U15_2)
SUB_70_166_U12_2= NAND(SUB_70_166_U24_2, SUB_70_166_U14_2)
SUB_70_166_U13_2= NOT(SUB_70_U9_2)
SUB_70_166_U14_2= NOT(SUB_70_U17_2)
SUB_70_166_U15_2= NOT(SUB_70_U8_2)
SUB_70_166_U16_2= NAND(SUB_70_166_U35_2, SUB_70_166_U34_2)
SUB_70_166_U17_2= NOT(SUB_70_U7_2)
SUB_70_166_U18_2= AND(SUB_70_166_U33_2, SUB_70_166_U32_2)
SUB_70_166_U19_2= NOT(SUB_70_U6_2)
SUB_70_166_U20_2= NOT(SUB_70_U15_2)
SUB_70_166_U21_2= NAND(SUB_70_166_U12_2, SUB_70_166_U13_2)
SUB_70_166_U22_2= NOT(SUB_70_166_U21_2)
SUB_70_166_U23_2= NOT(SUB_70_166_U10_2)
SUB_70_166_U24_2= NOT(SUB_70_166_U11_2)
SUB_70_166_U25_2= NOT(SUB_70_166_U12_2)
SUB_70_166_U26_2= NAND(SUB_70_U9_2, SUB_70_166_U25_2)
SUB_70_166_U27_2= NAND(SUB_70_U17_2, SUB_70_166_U11_2)
SUB_70_166_U28_2= NAND(SUB_70_166_U23_2, SUB_70_166_U17_2)
SUB_70_166_U29_2= NAND(SUB_70_U8_2, SUB_70_166_U28_2)
SUB_70_166_U30_2= OR(SUB_70_U6_2, SUB_70_U15_2)
SUB_70_166_U31_2= NAND(SUB_70_U19_2, SUB_70_166_U30_2)
SUB_70_166_U32_2= NAND(SUB_70_U7_2, SUB_70_166_U10_2)
SUB_70_166_U33_2= NAND(SUB_70_166_U23_2, SUB_70_166_U17_2)
SUB_70_166_U34_2= NAND(SUB_70_U6_2, SUB_70_166_U20_2)
SUB_70_166_U35_2= NAND(SUB_70_U15_2, SUB_70_166_U19_2)
LT_90_U6_2= NAND(LT_90_U41_2, LT_90_U42_2)
LT_90_U7_2= NOT(DATA_IN_7__2)
LT_90_U8_2= NOT(DATA_IN_1__2)
LT_90_U9_2= NOT(RMIN_REG_1__2)
LT_90_U10_2= NOT(RMIN_REG_2__2)
LT_90_U11_2= NOT(DATA_IN_2__2)
LT_90_U12_2= NOT(DATA_IN_3__2)
LT_90_U13_2= NOT(RMIN_REG_3__2)
LT_90_U14_2= NOT(RMIN_REG_4__2)
LT_90_U15_2= NOT(DATA_IN_4__2)
LT_90_U16_2= NOT(DATA_IN_5__2)
LT_90_U17_2= NOT(RMIN_REG_5__2)
LT_90_U18_2= NOT(RMIN_REG_6__2)
LT_90_U19_2= NOT(DATA_IN_6__2)
LT_90_U20_2= NOT(RMIN_REG_7__2)
LT_90_U21_2= NOT(DATA_IN_0__2)
LT_90_U22_2= NAND(DATA_IN_1__2, LT_90_U9_2)
LT_90_U23_2= NAND(RMIN_REG_0__2, LT_90_U21_2, LT_90_U22_2)
LT_90_U24_2= NAND(RMIN_REG_1__2, LT_90_U8_2)
LT_90_U25_2= NAND(RMIN_REG_2__2, LT_90_U11_2)
LT_90_U26_2= NAND(LT_90_U24_2, LT_90_U25_2, LT_90_U23_2)
LT_90_U27_2= NAND(DATA_IN_2__2, LT_90_U10_2)
LT_90_U28_2= NAND(DATA_IN_3__2, LT_90_U13_2)
LT_90_U29_2= NAND(LT_90_U27_2, LT_90_U28_2, LT_90_U26_2)
LT_90_U30_2= NAND(RMIN_REG_3__2, LT_90_U12_2)
LT_90_U31_2= NAND(RMIN_REG_4__2, LT_90_U15_2)
LT_90_U32_2= NAND(LT_90_U30_2, LT_90_U31_2, LT_90_U29_2)
LT_90_U33_2= NAND(DATA_IN_4__2, LT_90_U14_2)
LT_90_U34_2= NAND(DATA_IN_5__2, LT_90_U17_2)
LT_90_U35_2= NAND(LT_90_U33_2, LT_90_U34_2, LT_90_U32_2)
LT_90_U36_2= NAND(RMIN_REG_5__2, LT_90_U16_2)
LT_90_U37_2= NAND(RMIN_REG_6__2, LT_90_U19_2)
LT_90_U38_2= NAND(LT_90_U36_2, LT_90_U37_2, LT_90_U35_2)
LT_90_U39_2= NAND(DATA_IN_6__2, LT_90_U18_2)
LT_90_U40_2= NAND(RMIN_REG_7__2, LT_90_U7_2)
LT_90_U41_2= NAND(LT_90_U39_2, LT_90_U40_2, LT_90_U38_2)
LT_90_U42_2= NAND(DATA_IN_7__2, LT_90_U20_2)
GT_88_U6_2= NAND(GT_88_U41_2, GT_88_U42_2)
GT_88_U7_2= NOT(RMAX_REG_7__2)
GT_88_U8_2= NOT(RMAX_REG_1__2)
GT_88_U9_2= NOT(DATA_IN_1__2)
GT_88_U10_2= NOT(DATA_IN_2__2)
GT_88_U11_2= NOT(RMAX_REG_2__2)
GT_88_U12_2= NOT(RMAX_REG_3__2)
GT_88_U13_2= NOT(DATA_IN_3__2)
GT_88_U14_2= NOT(DATA_IN_4__2)
GT_88_U15_2= NOT(RMAX_REG_4__2)
GT_88_U16_2= NOT(RMAX_REG_5__2)
GT_88_U17_2= NOT(DATA_IN_5__2)
GT_88_U18_2= NOT(DATA_IN_6__2)
GT_88_U19_2= NOT(RMAX_REG_6__2)
GT_88_U20_2= NOT(DATA_IN_7__2)
GT_88_U21_2= NOT(RMAX_REG_0__2)
GT_88_U22_2= NAND(RMAX_REG_1__2, GT_88_U9_2)
GT_88_U23_2= NAND(DATA_IN_0__2, GT_88_U21_2, GT_88_U22_2)
GT_88_U24_2= NAND(DATA_IN_1__2, GT_88_U8_2)
GT_88_U25_2= NAND(DATA_IN_2__2, GT_88_U11_2)
GT_88_U26_2= NAND(GT_88_U24_2, GT_88_U25_2, GT_88_U23_2)
GT_88_U27_2= NAND(RMAX_REG_2__2, GT_88_U10_2)
GT_88_U28_2= NAND(RMAX_REG_3__2, GT_88_U13_2)
GT_88_U29_2= NAND(GT_88_U27_2, GT_88_U28_2, GT_88_U26_2)
GT_88_U30_2= NAND(DATA_IN_3__2, GT_88_U12_2)
GT_88_U31_2= NAND(DATA_IN_4__2, GT_88_U15_2)
GT_88_U32_2= NAND(GT_88_U30_2, GT_88_U31_2, GT_88_U29_2)
GT_88_U33_2= NAND(RMAX_REG_4__2, GT_88_U14_2)
GT_88_U34_2= NAND(RMAX_REG_5__2, GT_88_U17_2)
GT_88_U35_2= NAND(GT_88_U33_2, GT_88_U34_2, GT_88_U32_2)
GT_88_U36_2= NAND(DATA_IN_5__2, GT_88_U16_2)
GT_88_U37_2= NAND(DATA_IN_6__2, GT_88_U19_2)
GT_88_U38_2= NAND(GT_88_U36_2, GT_88_U37_2, GT_88_U35_2)
GT_88_U39_2= NAND(RMAX_REG_6__2, GT_88_U18_2)
GT_88_U40_2= NAND(DATA_IN_7__2, GT_88_U7_2)
GT_88_U41_2= NAND(GT_88_U39_2, GT_88_U40_2, GT_88_U38_2)
GT_88_U42_2= NAND(RMAX_REG_7__2, GT_88_U20_2)
SUB_82_165_U6_2= AND(SUB_82_165_U31_2, SUB_82_165_U10_2)
SUB_82_165_U7_2= AND(SUB_82_165_U29_2, SUB_82_165_U11_2)
SUB_82_165_U8_2= AND(SUB_82_165_U27_2, SUB_82_165_U12_2)
SUB_82_165_U9_2= NAND(SUB_82_165_U21_2, SUB_82_165_U26_2)
SUB_82_165_U10_2= OR(SUB_82_U6_2, SUB_82_U15_2, SUB_82_U19_2)
SUB_82_165_U11_2= NAND(SUB_82_165_U23_2, SUB_82_165_U17_2, SUB_82_165_U15_2)
SUB_82_165_U12_2= NAND(SUB_82_165_U24_2, SUB_82_165_U14_2)
SUB_82_165_U13_2= NOT(SUB_82_U9_2)
SUB_82_165_U14_2= NOT(SUB_82_U17_2)
SUB_82_165_U15_2= NOT(SUB_82_U8_2)
SUB_82_165_U16_2= NAND(SUB_82_165_U35_2, SUB_82_165_U34_2)
SUB_82_165_U17_2= NOT(SUB_82_U7_2)
SUB_82_165_U18_2= AND(SUB_82_165_U33_2, SUB_82_165_U32_2)
SUB_82_165_U19_2= NOT(SUB_82_U6_2)
SUB_82_165_U20_2= NOT(SUB_82_U15_2)
SUB_82_165_U21_2= NAND(SUB_82_165_U12_2, SUB_82_165_U13_2)
SUB_82_165_U22_2= NOT(SUB_82_165_U21_2)
SUB_82_165_U23_2= NOT(SUB_82_165_U10_2)
SUB_82_165_U24_2= NOT(SUB_82_165_U11_2)
SUB_82_165_U25_2= NOT(SUB_82_165_U12_2)
SUB_82_165_U26_2= NAND(SUB_82_U9_2, SUB_82_165_U25_2)
SUB_82_165_U27_2= NAND(SUB_82_U17_2, SUB_82_165_U11_2)
SUB_82_165_U28_2= NAND(SUB_82_165_U23_2, SUB_82_165_U17_2)
SUB_82_165_U29_2= NAND(SUB_82_U8_2, SUB_82_165_U28_2)
SUB_82_165_U30_2= OR(SUB_82_U6_2, SUB_82_U15_2)
SUB_82_165_U31_2= NAND(SUB_82_U19_2, SUB_82_165_U30_2)
SUB_82_165_U32_2= NAND(SUB_82_U7_2, SUB_82_165_U10_2)
SUB_82_165_U33_2= NAND(SUB_82_165_U23_2, SUB_82_165_U17_2)
SUB_82_165_U34_2= NAND(SUB_82_U6_2, SUB_82_165_U20_2)
SUB_82_165_U35_2= NAND(SUB_82_U15_2, SUB_82_165_U19_2)
GTE_79_U6_2= NOT(ADD_77_U5_2)
R179_U4_2= AND(R179_U55_2, R179_U51_2)
R179_U5_2= NAND(R179_U94_2, R179_U93_2, R179_U56_2)
R179_U6_2= NOT(U359_2)
R179_U7_2= NOT(U366_2)
R179_U8_2= NOT(U365_2)
R179_U9_2= NAND(U366_2, U359_2)
R179_U10_2= NOT(U358_2)
R179_U11_2= NOT(U357_2)
R179_U12_2= NOT(U364_2)
R179_U13_2= NOT(U356_2)
R179_U14_2= NOT(U363_2)
R179_U15_2= NOT(U355_2)
R179_U16_2= NOT(U362_2)
R179_U17_2= NOT(U354_2)
R179_U18_2= NOT(U361_2)
R179_U19_2= NAND(R179_U46_2, R179_U45_2)
R179_U20_2= NAND(R179_U96_2, R179_U95_2)
R179_U21_2= NAND(R179_U68_2, R179_U67_2)
R179_U22_2= NAND(R179_U75_2, R179_U74_2)
R179_U23_2= NAND(R179_U82_2, R179_U81_2)
R179_U24_2= NAND(R179_U89_2, R179_U88_2)
R179_U25_2= NOT(U360_2)
R179_U26_2= NOT(U353_2)
R179_U27_2= NAND(R179_U42_2, R179_U41_2)
R179_U28_2= NAND(R179_U38_2, R179_U37_2)
R179_U29_2= NAND(R179_U30_2, R179_U34_2)
R179_U30_2= NAND(U358_2, R179_U32_2)
R179_U31_2= NOT(R179_U30_2)
R179_U32_2= NOT(R179_U9_2)
R179_U33_2= NAND(R179_U10_2, R179_U9_2)
R179_U34_2= NAND(U365_2, R179_U33_2)
R179_U35_2= NOT(R179_U29_2)
R179_U36_2= OR(U357_2, U364_2)
R179_U37_2= NAND(R179_U36_2, R179_U29_2)
R179_U38_2= NAND(U364_2, U357_2)
R179_U39_2= NOT(R179_U28_2)
R179_U40_2= OR(U356_2, U363_2)
R179_U41_2= NAND(R179_U40_2, R179_U28_2)
R179_U42_2= NAND(U363_2, U356_2)
R179_U43_2= NOT(R179_U27_2)
R179_U44_2= OR(U355_2, U362_2)
R179_U45_2= NAND(R179_U44_2, R179_U27_2)
R179_U46_2= NAND(U362_2, U355_2)
R179_U47_2= NOT(R179_U19_2)
R179_U48_2= OR(U354_2, U361_2)
R179_U49_2= NAND(R179_U48_2, R179_U19_2)
R179_U50_2= NAND(U361_2, U354_2)
R179_U51_2= NAND(R179_U58_2, R179_U57_2, R179_U50_2, R179_U49_2)
R179_U52_2= NAND(U361_2, U354_2)
R179_U53_2= NAND(R179_U47_2, R179_U52_2)
R179_U54_2= OR(U361_2, U354_2)
R179_U55_2= NAND(R179_U54_2, R179_U61_2, R179_U53_2)
R179_U56_2= NAND(R179_U92_2, R179_U10_2)
R179_U57_2= NAND(U360_2, R179_U26_2)
R179_U58_2= NAND(U353_2, R179_U25_2)
R179_U59_2= NAND(U360_2, R179_U26_2)
R179_U60_2= NAND(U353_2, R179_U25_2)
R179_U61_2= NAND(R179_U60_2, R179_U59_2)
R179_U62_2= NAND(U361_2, R179_U17_2)
R179_U63_2= NAND(U354_2, R179_U18_2)
R179_U64_2= NAND(U361_2, R179_U17_2)
R179_U65_2= NAND(U354_2, R179_U18_2)
R179_U66_2= NAND(R179_U65_2, R179_U64_2)
R179_U67_2= NAND(R179_U63_2, R179_U62_2, R179_U19_2)
R179_U68_2= NAND(R179_U66_2, R179_U47_2)
R179_U69_2= NAND(U362_2, R179_U15_2)
R179_U70_2= NAND(U355_2, R179_U16_2)
R179_U71_2= NAND(U362_2, R179_U15_2)
R179_U72_2= NAND(U355_2, R179_U16_2)
R179_U73_2= NAND(R179_U72_2, R179_U71_2)
R179_U74_2= NAND(R179_U70_2, R179_U69_2, R179_U27_2)
R179_U75_2= NAND(R179_U43_2, R179_U73_2)
R179_U76_2= NAND(U363_2, R179_U13_2)
R179_U77_2= NAND(U356_2, R179_U14_2)
R179_U78_2= NAND(U363_2, R179_U13_2)
R179_U79_2= NAND(U356_2, R179_U14_2)
R179_U80_2= NAND(R179_U79_2, R179_U78_2)
R179_U81_2= NAND(R179_U77_2, R179_U76_2, R179_U28_2)
R179_U82_2= NAND(R179_U39_2, R179_U80_2)
R179_U83_2= NAND(U364_2, R179_U11_2)
R179_U84_2= NAND(U357_2, R179_U12_2)
R179_U85_2= NAND(U364_2, R179_U11_2)
R179_U86_2= NAND(U357_2, R179_U12_2)
R179_U87_2= NAND(R179_U86_2, R179_U85_2)
R179_U88_2= NAND(R179_U84_2, R179_U83_2, R179_U29_2)
R179_U89_2= NAND(R179_U35_2, R179_U87_2)
R179_U90_2= NAND(U365_2, R179_U9_2)
R179_U91_2= NAND(R179_U32_2, R179_U8_2)
R179_U92_2= NAND(R179_U91_2, R179_U90_2)
R179_U93_2= NAND(U358_2, R179_U9_2, R179_U8_2)
R179_U94_2= NAND(R179_U31_2, U365_2)
R179_U95_2= NAND(U366_2, R179_U6_2)
R179_U96_2= NAND(U359_2, R179_U7_2)
SUB_70_U6_2= AND(SUB_70_U29_2, SUB_70_U10_2)
SUB_70_U7_2= AND(SUB_70_U27_2, SUB_70_U11_2)
SUB_70_U8_2= AND(SUB_70_U25_2, SUB_70_U12_2)
SUB_70_U9_2= NAND(SUB_70_U24_2, SUB_70_U16_2)
SUB_70_U10_2= OR(R179_U5_2, R179_U20_2, R179_U24_2)
SUB_70_U11_2= NAND(SUB_70_U22_2, SUB_70_U18_2, SUB_70_U14_2)
SUB_70_U12_2= NAND(SUB_70_U23_2, SUB_70_U13_2)
SUB_70_U13_2= NOT(R179_U21_2)
SUB_70_U14_2= NOT(R179_U22_2)
SUB_70_U15_2= NAND(SUB_70_U35_2, SUB_70_U34_2)
SUB_70_U16_2= NOT(R179_U4_2)
SUB_70_U17_2= AND(SUB_70_U31_2, SUB_70_U30_2)
SUB_70_U18_2= NOT(R179_U23_2)
SUB_70_U19_2= AND(SUB_70_U33_2, SUB_70_U32_2)
SUB_70_U20_2= NOT(R179_U5_2)
SUB_70_U21_2= NOT(R179_U20_2)
SUB_70_U22_2= NOT(SUB_70_U10_2)

RMAX_REG_7__4 = BUF(U344_3)
RMAX_REG_6__4 = BUF(U343_3)
RMAX_REG_5__4 = BUF(U342_3)
RMAX_REG_4__4 = BUF(U341_3)
RMAX_REG_3__4 = BUF(U340_3)
RMAX_REG_2__4 = BUF(U339_3)
RMAX_REG_1__4 = BUF(U338_3)
RMAX_REG_0__4 = BUF(U337_3)
RMIN_REG_7__4 = BUF(U336_3)
RMIN_REG_6__4 = BUF(U335_3)
RMIN_REG_5__4 = BUF(U334_3)
RMIN_REG_4__4 = BUF(U333_3)
RMIN_REG_3__4 = BUF(U332_3)
RMIN_REG_2__4 = BUF(U331_3)
RMIN_REG_1__4 = BUF(U330_3)
RMIN_REG_0__4 = BUF(U329_3)
RLAST_REG_7__4 = BUF(U328_3)
RLAST_REG_6__4 = BUF(U327_3)
RLAST_REG_5__4 = BUF(U326_3)
RLAST_REG_4__4 = BUF(U325_3)
RLAST_REG_3__4 = BUF(U324_3)
RLAST_REG_2__4 = BUF(U323_3)
RLAST_REG_1__4 = BUF(U322_3)
RLAST_REG_0__4 = BUF(U321_3)
REG1_REG_7__4 = BUF(U320_3)
REG1_REG_6__4 = BUF(U319_3)
REG1_REG_5__4 = BUF(U318_3)
REG1_REG_4__4 = BUF(U317_3)
REG1_REG_3__4 = BUF(U316_3)
REG1_REG_2__4 = BUF(U315_3)
REG1_REG_1__4 = BUF(U314_3)
REG1_REG_0__4 = BUF(U313_3)
REG2_REG_7__4 = BUF(U312_3)
REG2_REG_6__4 = BUF(U311_3)
REG2_REG_5__4 = BUF(U310_3)
REG2_REG_4__4 = BUF(U309_3)
REG2_REG_3__4 = BUF(U308_3)
REG2_REG_2__4 = BUF(U307_3)
REG2_REG_1__4 = BUF(U306_3)
REG2_REG_0__4 = BUF(U305_3)
REG3_REG_7__4 = BUF(U304_3)
REG3_REG_6__4 = BUF(U303_3)
REG3_REG_5__4 = BUF(U302_3)
REG3_REG_4__4 = BUF(U301_3)
REG3_REG_3__4 = BUF(U300_3)
REG3_REG_2__4 = BUF(U299_3)
REG3_REG_1__4 = BUF(U298_3)
REG3_REG_0__4 = BUF(U297_3)
REG4_REG_7__4 = BUF(U296_3)
REG4_REG_6__4 = BUF(U295_3)
REG4_REG_5__4 = BUF(U294_3)
REG4_REG_4__4 = BUF(U293_3)
REG4_REG_3__4 = BUF(U292_3)
REG4_REG_2__4 = BUF(U291_3)
REG4_REG_1__4 = BUF(U290_3)
REG4_REG_0__4 = BUF(U289_3)
DATA_OUT_REG_7__4 = BUF(U288_3)
DATA_OUT_REG_6__4 = BUF(U287_3)
DATA_OUT_REG_5__4 = BUF(U286_3)
DATA_OUT_REG_4__4 = BUF(U285_3)
DATA_OUT_REG_3__4 = BUF(U284_3)
DATA_OUT_REG_2__4 = BUF(U283_3)
DATA_OUT_REG_1__4 = BUF(U282_3)
DATA_OUT_REG_0__4 = BUF(U281_3)
STATO_REG_1__4 = BUF(U280_3)
STATO_REG_0__4 = BUF(U375_3)





SUB_70_U35_3= NAND(R179_U20_3, SUB_70_U20_3)
SUB_70_U34_3= NAND(R179_U5_3, SUB_70_U21_3)
U272_3= AND(U279_3, U351_3)
U273_3= AND(ENABLE_3, U272_3, U349_3, U352_3)
U274_3= AND(U279_3, RESTART_3, U373_3)
U275_3= AND(AVERAGE_3, ENABLE_3, U272_3)
U276_3= AND(U550_3, U549_3, U279_3)
U277_3= AND(U272_3, U350_3)
U278_3= AND(STATO_REG_1__3, U420_3)
U279_3= AND(STATO_REG_1__3, U280_3)
U280_3= NAND(U348_3, U377_3)
U281_3= NAND(U546_3, U545_3, U547_3, U372_3, U543_3)
U282_3= NAND(U540_3, U539_3, U541_3, U371_3, U537_3)
U283_3= NAND(U534_3, U533_3, U535_3, U370_3, U531_3)
U284_3= NAND(U528_3, U527_3, U529_3, U369_3)
U285_3= NAND(U522_3, U521_3, U368_3)
U286_3= NAND(U516_3, U515_3, U367_3)
U287_3= NAND(U508_3, U507_3, U509_3, U511_3, U510_3)
U288_3= NAND(U503_3, U502_3, U504_3, U506_3, U505_3)
U289_3= NAND(U501_3, U500_3)
U290_3= NAND(U499_3, U498_3)
U291_3= NAND(U497_3, U496_3)
U292_3= NAND(U495_3, U494_3)
U293_3= NAND(U493_3, U492_3)
U294_3= NAND(U491_3, U490_3)
U295_3= NAND(U489_3, U488_3)
U296_3= NAND(U487_3, U486_3)
U297_3= NAND(U485_3, U484_3)
U298_3= NAND(U483_3, U482_3)
U299_3= NAND(U481_3, U480_3)
U300_3= NAND(U479_3, U478_3)
U301_3= NAND(U477_3, U476_3)
U302_3= NAND(U475_3, U474_3)
U303_3= NAND(U473_3, U472_3)
U304_3= NAND(U471_3, U470_3)
U305_3= NAND(U469_3, U468_3)
U306_3= NAND(U467_3, U466_3)
U307_3= NAND(U465_3, U464_3)
U308_3= NAND(U463_3, U462_3)
U309_3= NAND(U461_3, U460_3)
U310_3= NAND(U459_3, U458_3)
U311_3= NAND(U457_3, U456_3)
U312_3= NAND(U455_3, U454_3)
U313_3= NAND(U453_3, U452_3)
U314_3= NAND(U451_3, U450_3)
U315_3= NAND(U449_3, U448_3)
U316_3= NAND(U447_3, U446_3)
U317_3= NAND(U445_3, U444_3)
U318_3= NAND(U443_3, U442_3)
U319_3= NAND(U441_3, U440_3)
U320_3= NAND(U439_3, U438_3)
U321_3= NAND(U437_3, U436_3)
U322_3= NAND(U435_3, U434_3)
U323_3= NAND(U433_3, U432_3)
U324_3= NAND(U431_3, U430_3)
U325_3= NAND(U429_3, U428_3)
U326_3= NAND(U427_3, U426_3)
U327_3= NAND(U425_3, U424_3)
U328_3= NAND(U423_3, U422_3)
U329_3= NAND(U419_3, U418_3)
U330_3= NAND(U417_3, U416_3)
U331_3= NAND(U415_3, U414_3)
U332_3= NAND(U413_3, U412_3)
U333_3= NAND(U411_3, U410_3)
U334_3= NAND(U409_3, U408_3)
U335_3= NAND(U407_3, U406_3)
U336_3= NAND(U405_3, U404_3)
U337_3= NAND(U398_3, U397_3)
U338_3= NAND(U396_3, U395_3)
U339_3= NAND(U394_3, U393_3)
U340_3= NAND(U392_3, U391_3)
U341_3= NAND(U390_3, U389_3)
U342_3= NAND(U388_3, U387_3)
U343_3= NAND(U386_3, U385_3)
U344_3= NAND(U384_3, U383_3)
U345_3= NOT(STATO_REG_0__3)
U346_3= NOT(STATO_REG_1__3)
U347_3= NOT(GT_88_U6_3)
U348_3= NAND(STATO_REG_1__3, U345_3)
U349_3= NOT(AVERAGE_3)
U350_3= NOT(ENABLE_3)
U351_3= NOT(RESTART_3)
U352_3= NOT(GTE_79_U6_3)
U353_3= NAND(U552_3, U551_3)
U354_3= NAND(U554_3, U553_3)
U355_3= NAND(U556_3, U555_3)
U356_3= NAND(U558_3, U557_3)
U357_3= NAND(U560_3, U559_3)
U358_3= NAND(U562_3, U561_3)
U359_3= NAND(U564_3, U563_3)
U360_3= NAND(U566_3, U565_3)
U361_3= NAND(U568_3, U567_3)
U362_3= NAND(U570_3, U569_3)
U363_3= NAND(U572_3, U571_3)
U364_3= NAND(U574_3, U573_3)
U365_3= NAND(U576_3, U575_3)
U366_3= NAND(U578_3, U577_3)
U367_3= AND(U514_3, U512_3, U513_3, U517_3)
U368_3= AND(U520_3, U518_3, U519_3, U523_3)
U369_3= AND(U526_3, U524_3, U525_3)
U370_3= AND(U532_3, U530_3)
U371_3= AND(U538_3, U536_3)
U372_3= AND(U544_3, U542_3)
U373_3= NOT(GTE_67_U6_3)
U374_3= OR(STATO_REG_1__3, STATO_REG_0__3)
U375_3= NOT(U374_3)
U376_3= NOT(U348_3)
U377_3= NAND(STATO_REG_0__3, U346_3)
U378_3= NOT(U280_3)
U379_3= NAND(GT_88_U6_3, STATO_REG_1__3)
U380_3= NAND(U345_3, U379_3)
U381_3= OR(STATO_REG_0__3, GT_88_U6_3)
U382_3= NAND(U374_3, U381_3)
U383_3= NAND(RMAX_REG_7__3, U382_3)
U384_3= NAND(DATA_IN_7__3, U380_3)
U385_3= NAND(RMAX_REG_6__3, U382_3)
U386_3= NAND(DATA_IN_6__3, U380_3)
U387_3= NAND(RMAX_REG_5__3, U382_3)
U388_3= NAND(DATA_IN_5__3, U380_3)
U389_3= NAND(RMAX_REG_4__3, U382_3)
U390_3= NAND(DATA_IN_4__3, U380_3)
U391_3= NAND(RMAX_REG_3__3, U382_3)
U392_3= NAND(DATA_IN_3__3, U380_3)
U393_3= NAND(RMAX_REG_2__3, U382_3)
U394_3= NAND(DATA_IN_2__3, U380_3)
U395_3= NAND(RMAX_REG_1__3, U382_3)
U396_3= NAND(DATA_IN_1__3, U380_3)
U397_3= NAND(RMAX_REG_0__3, U382_3)
U398_3= NAND(DATA_IN_0__3, U380_3)
U399_3= NAND(LT_90_U6_3, U347_3)
U400_3= NAND(U399_3, U345_3)
U401_3= NAND(U374_3, U400_3)
U402_3= NAND(STATO_REG_1__3, U347_3, LT_90_U6_3)
U403_3= NAND(U345_3, U402_3)
U404_3= NAND(DATA_IN_7__3, U403_3)
U405_3= NAND(RMIN_REG_7__3, U401_3)
U406_3= NAND(DATA_IN_6__3, U403_3)
U407_3= NAND(RMIN_REG_6__3, U401_3)
U408_3= NAND(DATA_IN_5__3, U403_3)
U409_3= NAND(RMIN_REG_5__3, U401_3)
U410_3= NAND(DATA_IN_4__3, U403_3)
U411_3= NAND(RMIN_REG_4__3, U401_3)
U412_3= NAND(DATA_IN_3__3, U403_3)
U413_3= NAND(RMIN_REG_3__3, U401_3)
U414_3= NAND(DATA_IN_2__3, U403_3)
U415_3= NAND(RMIN_REG_2__3, U401_3)
U416_3= NAND(DATA_IN_1__3, U403_3)
U417_3= NAND(RMIN_REG_1__3, U401_3)
U418_3= NAND(DATA_IN_0__3, U403_3)
U419_3= NAND(RMIN_REG_0__3, U401_3)
U420_3= OR(STATO_REG_0__3, ENABLE_3)
U421_3= NAND(U374_3, U420_3)
U422_3= NAND(U278_3, DATA_IN_7__3)
U423_3= NAND(RLAST_REG_7__3, U421_3)
U424_3= NAND(U278_3, DATA_IN_6__3)
U425_3= NAND(RLAST_REG_6__3, U421_3)
U426_3= NAND(U278_3, DATA_IN_5__3)
U427_3= NAND(RLAST_REG_5__3, U421_3)
U428_3= NAND(U278_3, DATA_IN_4__3)
U429_3= NAND(RLAST_REG_4__3, U421_3)
U430_3= NAND(U278_3, DATA_IN_3__3)
U431_3= NAND(RLAST_REG_3__3, U421_3)
U432_3= NAND(U278_3, DATA_IN_2__3)
U433_3= NAND(RLAST_REG_2__3, U421_3)
U434_3= NAND(U278_3, DATA_IN_1__3)
U435_3= NAND(RLAST_REG_1__3, U421_3)
U436_3= NAND(U278_3, DATA_IN_0__3)
U437_3= NAND(RLAST_REG_0__3, U421_3)
U438_3= NAND(U376_3, DATA_IN_7__3)
U439_3= NAND(REG1_REG_7__3, U378_3)
U440_3= NAND(U376_3, DATA_IN_6__3)
U441_3= NAND(REG1_REG_6__3, U378_3)
U442_3= NAND(U376_3, DATA_IN_5__3)
U443_3= NAND(REG1_REG_5__3, U378_3)
U444_3= NAND(U376_3, DATA_IN_4__3)
U445_3= NAND(REG1_REG_4__3, U378_3)
U446_3= NAND(U376_3, DATA_IN_3__3)
U447_3= NAND(REG1_REG_3__3, U378_3)
U448_3= NAND(U376_3, DATA_IN_2__3)
U449_3= NAND(REG1_REG_2__3, U378_3)
U450_3= NAND(U376_3, DATA_IN_1__3)
U451_3= NAND(REG1_REG_1__3, U378_3)
U452_3= NAND(U376_3, DATA_IN_0__3)
U453_3= NAND(REG1_REG_0__3, U378_3)
U454_3= NAND(REG1_REG_7__3, U376_3)
U455_3= NAND(REG2_REG_7__3, U378_3)
U456_3= NAND(REG1_REG_6__3, U376_3)
U457_3= NAND(REG2_REG_6__3, U378_3)
U458_3= NAND(REG1_REG_5__3, U376_3)
U459_3= NAND(REG2_REG_5__3, U378_3)
U460_3= NAND(REG1_REG_4__3, U376_3)
U461_3= NAND(REG2_REG_4__3, U378_3)
U462_3= NAND(REG1_REG_3__3, U376_3)
U463_3= NAND(REG2_REG_3__3, U378_3)
U464_3= NAND(REG1_REG_2__3, U376_3)
U465_3= NAND(REG2_REG_2__3, U378_3)
U466_3= NAND(REG1_REG_1__3, U376_3)
U467_3= NAND(REG2_REG_1__3, U378_3)
U468_3= NAND(REG1_REG_0__3, U376_3)
U469_3= NAND(REG2_REG_0__3, U378_3)
U470_3= NAND(REG2_REG_7__3, U376_3)
U471_3= NAND(REG3_REG_7__3, U378_3)
U472_3= NAND(REG2_REG_6__3, U376_3)
U473_3= NAND(REG3_REG_6__3, U378_3)
U474_3= NAND(REG2_REG_5__3, U376_3)
U475_3= NAND(REG3_REG_5__3, U378_3)
U476_3= NAND(REG2_REG_4__3, U376_3)
U477_3= NAND(REG3_REG_4__3, U378_3)
U478_3= NAND(REG2_REG_3__3, U376_3)
U479_3= NAND(REG3_REG_3__3, U378_3)
U480_3= NAND(REG2_REG_2__3, U376_3)
U481_3= NAND(REG3_REG_2__3, U378_3)
U482_3= NAND(REG2_REG_1__3, U376_3)
U483_3= NAND(REG3_REG_1__3, U378_3)
U484_3= NAND(REG2_REG_0__3, U376_3)
U485_3= NAND(REG3_REG_0__3, U378_3)
U486_3= NAND(REG3_REG_7__3, U376_3)
U487_3= NAND(REG4_REG_7__3, U378_3)
U488_3= NAND(REG3_REG_6__3, U376_3)
U489_3= NAND(REG4_REG_6__3, U378_3)
U490_3= NAND(REG3_REG_5__3, U376_3)
U491_3= NAND(REG4_REG_5__3, U378_3)
U492_3= NAND(REG3_REG_4__3, U376_3)
U493_3= NAND(REG4_REG_4__3, U378_3)
U494_3= NAND(REG3_REG_3__3, U376_3)
U495_3= NAND(REG4_REG_3__3, U378_3)
U496_3= NAND(REG3_REG_2__3, U376_3)
U497_3= NAND(REG4_REG_2__3, U378_3)
U498_3= NAND(REG3_REG_1__3, U376_3)
U499_3= NAND(REG4_REG_1__3, U378_3)
U500_3= NAND(REG3_REG_0__3, U376_3)
U501_3= NAND(REG4_REG_0__3, U378_3)
U502_3= NAND(U277_3, RLAST_REG_7__3)
U503_3= NAND(U275_3, REG4_REG_7__3)
U504_3= NAND(SUB_70_166_U22_3, U274_3)
U505_3= NAND(SUB_82_165_U22_3, U273_3)
U506_3= NAND(DATA_OUT_REG_7__3, U378_3)
U507_3= NAND(U277_3, RLAST_REG_6__3)
U508_3= NAND(U275_3, REG4_REG_6__3)
U509_3= NAND(SUB_70_166_U9_3, U274_3)
U510_3= NAND(SUB_82_165_U9_3, U273_3)
U511_3= NAND(DATA_OUT_REG_6__3, U378_3)
U512_3= NAND(U277_3, RLAST_REG_5__3)
U513_3= NAND(R179_U4_3, U276_3)
U514_3= NAND(U275_3, REG4_REG_5__3)
U515_3= NAND(SUB_70_166_U8_3, U274_3)
U516_3= NAND(SUB_82_165_U8_3, U273_3)
U517_3= NAND(DATA_OUT_REG_5__3, U378_3)
U518_3= NAND(U277_3, RLAST_REG_4__3)
U519_3= NAND(R179_U21_3, U276_3)
U520_3= NAND(U275_3, REG4_REG_4__3)
U521_3= NAND(SUB_70_166_U7_3, U274_3)
U522_3= NAND(SUB_82_165_U7_3, U273_3)
U523_3= NAND(DATA_OUT_REG_4__3, U378_3)
U524_3= NAND(U277_3, RLAST_REG_3__3)
U525_3= NAND(R179_U22_3, U276_3)
U526_3= NAND(U275_3, REG4_REG_3__3)
U527_3= NAND(SUB_70_166_U18_3, U274_3)
U528_3= NAND(SUB_82_165_U18_3, U273_3)
U529_3= NAND(DATA_OUT_REG_3__3, U378_3)
U530_3= NAND(U277_3, RLAST_REG_2__3)
U531_3= NAND(R179_U23_3, U276_3)
U532_3= NAND(U275_3, REG4_REG_2__3)
U533_3= NAND(SUB_70_166_U6_3, U274_3)
U534_3= NAND(SUB_82_165_U6_3, U273_3)
U535_3= NAND(DATA_OUT_REG_2__3, U378_3)
U536_3= NAND(U277_3, RLAST_REG_1__3)
U537_3= NAND(R179_U24_3, U276_3)
U538_3= NAND(U275_3, REG4_REG_1__3)
U539_3= NAND(SUB_70_166_U16_3, U274_3)
U540_3= NAND(SUB_82_165_U16_3, U273_3)
U541_3= NAND(DATA_OUT_REG_1__3, U378_3)
U542_3= NAND(U277_3, RLAST_REG_0__3)
U543_3= NAND(R179_U5_3, U276_3)
U544_3= NAND(U275_3, REG4_REG_0__3)
U545_3= NAND(SUB_70_U15_3, U274_3)
U546_3= NAND(SUB_82_U15_3, U273_3)
U547_3= NAND(DATA_OUT_REG_0__3, U378_3)
U548_3= NAND(ENABLE_3, U349_3, GTE_79_U6_3)
U549_3= NAND(RESTART_3, U373_3)
U550_3= NAND(U548_3, U351_3)
U551_3= NAND(DATA_IN_6__3, U351_3)
U552_3= NAND(RESTART_3, RMAX_REG_6__3)
U553_3= NAND(DATA_IN_5__3, U351_3)
U554_3= NAND(RESTART_3, RMAX_REG_5__3)
U555_3= NAND(DATA_IN_4__3, U351_3)
U556_3= NAND(RESTART_3, RMAX_REG_4__3)
U557_3= NAND(DATA_IN_3__3, U351_3)
U558_3= NAND(RESTART_3, RMAX_REG_3__3)
U559_3= NAND(DATA_IN_2__3, U351_3)
U560_3= NAND(RESTART_3, RMAX_REG_2__3)
U561_3= NAND(DATA_IN_1__3, U351_3)
U562_3= NAND(RESTART_3, RMAX_REG_1__3)
U563_3= NAND(DATA_IN_0__3, U351_3)
U564_3= NAND(RESTART_3, RMAX_REG_0__3)
U565_3= NAND(REG4_REG_6__3, U351_3)
U566_3= NAND(RESTART_3, RMIN_REG_6__3)
U567_3= NAND(REG4_REG_5__3, U351_3)
U568_3= NAND(RESTART_3, RMIN_REG_5__3)
U569_3= NAND(REG4_REG_4__3, U351_3)
U570_3= NAND(RESTART_3, RMIN_REG_4__3)
U571_3= NAND(REG4_REG_3__3, U351_3)
U572_3= NAND(RESTART_3, RMIN_REG_3__3)
U573_3= NAND(REG4_REG_2__3, U351_3)
U574_3= NAND(RESTART_3, RMIN_REG_2__3)
U575_3= NAND(REG4_REG_1__3, U351_3)
U576_3= NAND(RESTART_3, RMIN_REG_1__3)
U577_3= NAND(REG4_REG_0__3, U351_3)
U578_3= NAND(RESTART_3, RMIN_REG_0__3)
SUB_70_U33_3= NAND(SUB_70_U22_3, SUB_70_U18_3)
SUB_70_U32_3= NAND(R179_U23_3, SUB_70_U10_3)
SUB_70_U31_3= NAND(SUB_70_U24_3, SUB_70_U16_3)
SUB_70_U30_3= NAND(R179_U4_3, SUB_70_U12_3)
SUB_70_U29_3= NAND(R179_U24_3, SUB_70_U28_3)
SUB_70_U28_3= OR(R179_U5_3, R179_U20_3)
SUB_70_U27_3= NAND(R179_U22_3, SUB_70_U26_3)
SUB_70_U26_3= NAND(SUB_70_U22_3, SUB_70_U18_3)
SUB_70_U25_3= NAND(R179_U21_3, SUB_70_U11_3)
SUB_70_U24_3= NOT(SUB_70_U12_3)
SUB_70_U23_3= NOT(SUB_70_U11_3)
GTE_67_U6_3= NOT(ADD_65_U5_3)
SUB_82_U6_3= AND(SUB_82_U29_3, SUB_82_U10_3)
SUB_82_U7_3= AND(SUB_82_U27_3, SUB_82_U11_3)
SUB_82_U8_3= AND(SUB_82_U25_3, SUB_82_U12_3)
SUB_82_U9_3= NAND(SUB_82_U24_3, SUB_82_U16_3)
SUB_82_U10_3= OR(R179_U5_3, R179_U20_3, R179_U24_3)
SUB_82_U11_3= NAND(SUB_82_U22_3, SUB_82_U18_3, SUB_82_U14_3)
SUB_82_U12_3= NAND(SUB_82_U23_3, SUB_82_U13_3)
SUB_82_U13_3= NOT(R179_U21_3)
SUB_82_U14_3= NOT(R179_U22_3)
SUB_82_U15_3= NAND(SUB_82_U35_3, SUB_82_U34_3)
SUB_82_U16_3= NOT(R179_U4_3)
SUB_82_U17_3= AND(SUB_82_U31_3, SUB_82_U30_3)
SUB_82_U18_3= NOT(R179_U23_3)
SUB_82_U19_3= AND(SUB_82_U33_3, SUB_82_U32_3)
SUB_82_U20_3= NOT(R179_U5_3)
SUB_82_U21_3= NOT(R179_U20_3)
SUB_82_U22_3= NOT(SUB_82_U10_3)
SUB_82_U23_3= NOT(SUB_82_U11_3)
SUB_82_U24_3= NOT(SUB_82_U12_3)
SUB_82_U25_3= NAND(R179_U21_3, SUB_82_U11_3)
SUB_82_U26_3= NAND(SUB_82_U22_3, SUB_82_U18_3)
SUB_82_U27_3= NAND(R179_U22_3, SUB_82_U26_3)
SUB_82_U28_3= OR(R179_U5_3, R179_U20_3)
SUB_82_U29_3= NAND(R179_U24_3, SUB_82_U28_3)
SUB_82_U30_3= NAND(R179_U4_3, SUB_82_U12_3)
SUB_82_U31_3= NAND(SUB_82_U24_3, SUB_82_U16_3)
SUB_82_U32_3= NAND(R179_U23_3, SUB_82_U10_3)
SUB_82_U33_3= NAND(SUB_82_U22_3, SUB_82_U18_3)
SUB_82_U34_3= NAND(R179_U5_3, SUB_82_U21_3)
SUB_82_U35_3= NAND(R179_U20_3, SUB_82_U20_3)
ADD_65_U4_3= AND(RMAX_REG_6__3, ADD_65_U7_3)
ADD_65_U5_3= NAND(ADD_65_U31_3, ADD_65_U30_3)
ADD_65_U6_3= NOT(RMAX_REG_6__3)
ADD_65_U7_3= NAND(ADD_65_U24_3, ADD_65_U23_3)
ADD_65_U8_3= OR(RMIN_REG_5__3, RMAX_REG_5__3)
ADD_65_U9_3= NAND(RMAX_REG_1__3, RMIN_REG_1__3)
ADD_65_U10_3= NAND(RMAX_REG_0__3, RMIN_REG_0__3)
ADD_65_U11_3= NAND(ADD_65_U10_3, ADD_65_U9_3)
ADD_65_U12_3= OR(RMAX_REG_1__3, RMIN_REG_1__3)
ADD_65_U13_3= OR(RMAX_REG_2__3, RMIN_REG_2__3)
ADD_65_U14_3= NAND(ADD_65_U12_3, ADD_65_U13_3, ADD_65_U11_3)
ADD_65_U15_3= NAND(RMAX_REG_3__3, RMIN_REG_3__3)
ADD_65_U16_3= NAND(RMAX_REG_2__3, RMIN_REG_2__3)
ADD_65_U17_3= NAND(ADD_65_U15_3, ADD_65_U16_3, ADD_65_U14_3)
ADD_65_U18_3= OR(RMAX_REG_3__3, RMIN_REG_3__3)
ADD_65_U19_3= OR(RMAX_REG_4__3, RMIN_REG_4__3)
ADD_65_U20_3= NAND(ADD_65_U18_3, ADD_65_U19_3, ADD_65_U17_3)
ADD_65_U21_3= NAND(RMAX_REG_4__3, RMIN_REG_4__3)
ADD_65_U22_3= NAND(ADD_65_U20_3, ADD_65_U21_3)
ADD_65_U23_3= NAND(ADD_65_U22_3, ADD_65_U8_3)
ADD_65_U24_3= NAND(RMAX_REG_5__3, RMIN_REG_5__3)
ADD_65_U25_3= NOT(ADD_65_U7_3)
ADD_65_U26_3= OR(RMIN_REG_6__3, ADD_65_U4_3)
ADD_65_U27_3= NAND(ADD_65_U25_3, ADD_65_U6_3)
ADD_65_U28_3= NAND(ADD_65_U27_3, ADD_65_U26_3)
ADD_65_U29_3= OR(RMIN_REG_7__3, RMAX_REG_7__3)
ADD_65_U30_3= NAND(RMIN_REG_7__3, RMAX_REG_7__3)
ADD_65_U31_3= NAND(ADD_65_U29_3, ADD_65_U28_3)
ADD_77_U4_3= AND(DATA_IN_6__3, ADD_77_U7_3)
ADD_77_U5_3= NAND(ADD_77_U31_3, ADD_77_U30_3)
ADD_77_U6_3= NOT(DATA_IN_6__3)
ADD_77_U7_3= NAND(ADD_77_U24_3, ADD_77_U23_3)
ADD_77_U8_3= OR(REG4_REG_5__3, DATA_IN_5__3)
ADD_77_U9_3= NAND(DATA_IN_1__3, REG4_REG_1__3)
ADD_77_U10_3= NAND(DATA_IN_0__3, REG4_REG_0__3)
ADD_77_U11_3= NAND(ADD_77_U10_3, ADD_77_U9_3)
ADD_77_U12_3= OR(DATA_IN_1__3, REG4_REG_1__3)
ADD_77_U13_3= OR(DATA_IN_2__3, REG4_REG_2__3)
ADD_77_U14_3= NAND(ADD_77_U12_3, ADD_77_U13_3, ADD_77_U11_3)
ADD_77_U15_3= NAND(DATA_IN_3__3, REG4_REG_3__3)
ADD_77_U16_3= NAND(DATA_IN_2__3, REG4_REG_2__3)
ADD_77_U17_3= NAND(ADD_77_U15_3, ADD_77_U16_3, ADD_77_U14_3)
ADD_77_U18_3= OR(DATA_IN_3__3, REG4_REG_3__3)
ADD_77_U19_3= OR(DATA_IN_4__3, REG4_REG_4__3)
ADD_77_U20_3= NAND(ADD_77_U18_3, ADD_77_U19_3, ADD_77_U17_3)
ADD_77_U21_3= NAND(DATA_IN_4__3, REG4_REG_4__3)
ADD_77_U22_3= NAND(ADD_77_U20_3, ADD_77_U21_3)
ADD_77_U23_3= NAND(ADD_77_U22_3, ADD_77_U8_3)
ADD_77_U24_3= NAND(DATA_IN_5__3, REG4_REG_5__3)
ADD_77_U25_3= NOT(ADD_77_U7_3)
ADD_77_U26_3= OR(REG4_REG_6__3, ADD_77_U4_3)
ADD_77_U27_3= NAND(ADD_77_U25_3, ADD_77_U6_3)
ADD_77_U28_3= NAND(ADD_77_U27_3, ADD_77_U26_3)
ADD_77_U29_3= OR(REG4_REG_7__3, DATA_IN_7__3)
ADD_77_U30_3= NAND(REG4_REG_7__3, DATA_IN_7__3)
ADD_77_U31_3= NAND(ADD_77_U29_3, ADD_77_U28_3)
SUB_70_166_U6_3= AND(SUB_70_166_U31_3, SUB_70_166_U10_3)
SUB_70_166_U7_3= AND(SUB_70_166_U29_3, SUB_70_166_U11_3)
SUB_70_166_U8_3= AND(SUB_70_166_U27_3, SUB_70_166_U12_3)
SUB_70_166_U9_3= NAND(SUB_70_166_U21_3, SUB_70_166_U26_3)
SUB_70_166_U10_3= OR(SUB_70_U6_3, SUB_70_U15_3, SUB_70_U19_3)
SUB_70_166_U11_3= NAND(SUB_70_166_U23_3, SUB_70_166_U17_3, SUB_70_166_U15_3)
SUB_70_166_U12_3= NAND(SUB_70_166_U24_3, SUB_70_166_U14_3)
SUB_70_166_U13_3= NOT(SUB_70_U9_3)
SUB_70_166_U14_3= NOT(SUB_70_U17_3)
SUB_70_166_U15_3= NOT(SUB_70_U8_3)
SUB_70_166_U16_3= NAND(SUB_70_166_U35_3, SUB_70_166_U34_3)
SUB_70_166_U17_3= NOT(SUB_70_U7_3)
SUB_70_166_U18_3= AND(SUB_70_166_U33_3, SUB_70_166_U32_3)
SUB_70_166_U19_3= NOT(SUB_70_U6_3)
SUB_70_166_U20_3= NOT(SUB_70_U15_3)
SUB_70_166_U21_3= NAND(SUB_70_166_U12_3, SUB_70_166_U13_3)
SUB_70_166_U22_3= NOT(SUB_70_166_U21_3)
SUB_70_166_U23_3= NOT(SUB_70_166_U10_3)
SUB_70_166_U24_3= NOT(SUB_70_166_U11_3)
SUB_70_166_U25_3= NOT(SUB_70_166_U12_3)
SUB_70_166_U26_3= NAND(SUB_70_U9_3, SUB_70_166_U25_3)
SUB_70_166_U27_3= NAND(SUB_70_U17_3, SUB_70_166_U11_3)
SUB_70_166_U28_3= NAND(SUB_70_166_U23_3, SUB_70_166_U17_3)
SUB_70_166_U29_3= NAND(SUB_70_U8_3, SUB_70_166_U28_3)
SUB_70_166_U30_3= OR(SUB_70_U6_3, SUB_70_U15_3)
SUB_70_166_U31_3= NAND(SUB_70_U19_3, SUB_70_166_U30_3)
SUB_70_166_U32_3= NAND(SUB_70_U7_3, SUB_70_166_U10_3)
SUB_70_166_U33_3= NAND(SUB_70_166_U23_3, SUB_70_166_U17_3)
SUB_70_166_U34_3= NAND(SUB_70_U6_3, SUB_70_166_U20_3)
SUB_70_166_U35_3= NAND(SUB_70_U15_3, SUB_70_166_U19_3)
LT_90_U6_3= NAND(LT_90_U41_3, LT_90_U42_3)
LT_90_U7_3= NOT(DATA_IN_7__3)
LT_90_U8_3= NOT(DATA_IN_1__3)
LT_90_U9_3= NOT(RMIN_REG_1__3)
LT_90_U10_3= NOT(RMIN_REG_2__3)
LT_90_U11_3= NOT(DATA_IN_2__3)
LT_90_U12_3= NOT(DATA_IN_3__3)
LT_90_U13_3= NOT(RMIN_REG_3__3)
LT_90_U14_3= NOT(RMIN_REG_4__3)
LT_90_U15_3= NOT(DATA_IN_4__3)
LT_90_U16_3= NOT(DATA_IN_5__3)
LT_90_U17_3= NOT(RMIN_REG_5__3)
LT_90_U18_3= NOT(RMIN_REG_6__3)
LT_90_U19_3= NOT(DATA_IN_6__3)
LT_90_U20_3= NOT(RMIN_REG_7__3)
LT_90_U21_3= NOT(DATA_IN_0__3)
LT_90_U22_3= NAND(DATA_IN_1__3, LT_90_U9_3)
LT_90_U23_3= NAND(RMIN_REG_0__3, LT_90_U21_3, LT_90_U22_3)
LT_90_U24_3= NAND(RMIN_REG_1__3, LT_90_U8_3)
LT_90_U25_3= NAND(RMIN_REG_2__3, LT_90_U11_3)
LT_90_U26_3= NAND(LT_90_U24_3, LT_90_U25_3, LT_90_U23_3)
LT_90_U27_3= NAND(DATA_IN_2__3, LT_90_U10_3)
LT_90_U28_3= NAND(DATA_IN_3__3, LT_90_U13_3)
LT_90_U29_3= NAND(LT_90_U27_3, LT_90_U28_3, LT_90_U26_3)
LT_90_U30_3= NAND(RMIN_REG_3__3, LT_90_U12_3)
LT_90_U31_3= NAND(RMIN_REG_4__3, LT_90_U15_3)
LT_90_U32_3= NAND(LT_90_U30_3, LT_90_U31_3, LT_90_U29_3)
LT_90_U33_3= NAND(DATA_IN_4__3, LT_90_U14_3)
LT_90_U34_3= NAND(DATA_IN_5__3, LT_90_U17_3)
LT_90_U35_3= NAND(LT_90_U33_3, LT_90_U34_3, LT_90_U32_3)
LT_90_U36_3= NAND(RMIN_REG_5__3, LT_90_U16_3)
LT_90_U37_3= NAND(RMIN_REG_6__3, LT_90_U19_3)
LT_90_U38_3= NAND(LT_90_U36_3, LT_90_U37_3, LT_90_U35_3)
LT_90_U39_3= NAND(DATA_IN_6__3, LT_90_U18_3)
LT_90_U40_3= NAND(RMIN_REG_7__3, LT_90_U7_3)
LT_90_U41_3= NAND(LT_90_U39_3, LT_90_U40_3, LT_90_U38_3)
LT_90_U42_3= NAND(DATA_IN_7__3, LT_90_U20_3)
GT_88_U6_3= NAND(GT_88_U41_3, GT_88_U42_3)
GT_88_U7_3= NOT(RMAX_REG_7__3)
GT_88_U8_3= NOT(RMAX_REG_1__3)
GT_88_U9_3= NOT(DATA_IN_1__3)
GT_88_U10_3= NOT(DATA_IN_2__3)
GT_88_U11_3= NOT(RMAX_REG_2__3)
GT_88_U12_3= NOT(RMAX_REG_3__3)
GT_88_U13_3= NOT(DATA_IN_3__3)
GT_88_U14_3= NOT(DATA_IN_4__3)
GT_88_U15_3= NOT(RMAX_REG_4__3)
GT_88_U16_3= NOT(RMAX_REG_5__3)
GT_88_U17_3= NOT(DATA_IN_5__3)
GT_88_U18_3= NOT(DATA_IN_6__3)
GT_88_U19_3= NOT(RMAX_REG_6__3)
GT_88_U20_3= NOT(DATA_IN_7__3)
GT_88_U21_3= NOT(RMAX_REG_0__3)
GT_88_U22_3= NAND(RMAX_REG_1__3, GT_88_U9_3)
GT_88_U23_3= NAND(DATA_IN_0__3, GT_88_U21_3, GT_88_U22_3)
GT_88_U24_3= NAND(DATA_IN_1__3, GT_88_U8_3)
GT_88_U25_3= NAND(DATA_IN_2__3, GT_88_U11_3)
GT_88_U26_3= NAND(GT_88_U24_3, GT_88_U25_3, GT_88_U23_3)
GT_88_U27_3= NAND(RMAX_REG_2__3, GT_88_U10_3)
GT_88_U28_3= NAND(RMAX_REG_3__3, GT_88_U13_3)
GT_88_U29_3= NAND(GT_88_U27_3, GT_88_U28_3, GT_88_U26_3)
GT_88_U30_3= NAND(DATA_IN_3__3, GT_88_U12_3)
GT_88_U31_3= NAND(DATA_IN_4__3, GT_88_U15_3)
GT_88_U32_3= NAND(GT_88_U30_3, GT_88_U31_3, GT_88_U29_3)
GT_88_U33_3= NAND(RMAX_REG_4__3, GT_88_U14_3)
GT_88_U34_3= NAND(RMAX_REG_5__3, GT_88_U17_3)
GT_88_U35_3= NAND(GT_88_U33_3, GT_88_U34_3, GT_88_U32_3)
GT_88_U36_3= NAND(DATA_IN_5__3, GT_88_U16_3)
GT_88_U37_3= NAND(DATA_IN_6__3, GT_88_U19_3)
GT_88_U38_3= NAND(GT_88_U36_3, GT_88_U37_3, GT_88_U35_3)
GT_88_U39_3= NAND(RMAX_REG_6__3, GT_88_U18_3)
GT_88_U40_3= NAND(DATA_IN_7__3, GT_88_U7_3)
GT_88_U41_3= NAND(GT_88_U39_3, GT_88_U40_3, GT_88_U38_3)
GT_88_U42_3= NAND(RMAX_REG_7__3, GT_88_U20_3)
SUB_82_165_U6_3= AND(SUB_82_165_U31_3, SUB_82_165_U10_3)
SUB_82_165_U7_3= AND(SUB_82_165_U29_3, SUB_82_165_U11_3)
SUB_82_165_U8_3= AND(SUB_82_165_U27_3, SUB_82_165_U12_3)
SUB_82_165_U9_3= NAND(SUB_82_165_U21_3, SUB_82_165_U26_3)
SUB_82_165_U10_3= OR(SUB_82_U6_3, SUB_82_U15_3, SUB_82_U19_3)
SUB_82_165_U11_3= NAND(SUB_82_165_U23_3, SUB_82_165_U17_3, SUB_82_165_U15_3)
SUB_82_165_U12_3= NAND(SUB_82_165_U24_3, SUB_82_165_U14_3)
SUB_82_165_U13_3= NOT(SUB_82_U9_3)
SUB_82_165_U14_3= NOT(SUB_82_U17_3)
SUB_82_165_U15_3= NOT(SUB_82_U8_3)
SUB_82_165_U16_3= NAND(SUB_82_165_U35_3, SUB_82_165_U34_3)
SUB_82_165_U17_3= NOT(SUB_82_U7_3)
SUB_82_165_U18_3= AND(SUB_82_165_U33_3, SUB_82_165_U32_3)
SUB_82_165_U19_3= NOT(SUB_82_U6_3)
SUB_82_165_U20_3= NOT(SUB_82_U15_3)
SUB_82_165_U21_3= NAND(SUB_82_165_U12_3, SUB_82_165_U13_3)
SUB_82_165_U22_3= NOT(SUB_82_165_U21_3)
SUB_82_165_U23_3= NOT(SUB_82_165_U10_3)
SUB_82_165_U24_3= NOT(SUB_82_165_U11_3)
SUB_82_165_U25_3= NOT(SUB_82_165_U12_3)
SUB_82_165_U26_3= NAND(SUB_82_U9_3, SUB_82_165_U25_3)
SUB_82_165_U27_3= NAND(SUB_82_U17_3, SUB_82_165_U11_3)
SUB_82_165_U28_3= NAND(SUB_82_165_U23_3, SUB_82_165_U17_3)
SUB_82_165_U29_3= NAND(SUB_82_U8_3, SUB_82_165_U28_3)
SUB_82_165_U30_3= OR(SUB_82_U6_3, SUB_82_U15_3)
SUB_82_165_U31_3= NAND(SUB_82_U19_3, SUB_82_165_U30_3)
SUB_82_165_U32_3= NAND(SUB_82_U7_3, SUB_82_165_U10_3)
SUB_82_165_U33_3= NAND(SUB_82_165_U23_3, SUB_82_165_U17_3)
SUB_82_165_U34_3= NAND(SUB_82_U6_3, SUB_82_165_U20_3)
SUB_82_165_U35_3= NAND(SUB_82_U15_3, SUB_82_165_U19_3)
GTE_79_U6_3= NOT(ADD_77_U5_3)
R179_U4_3= AND(R179_U55_3, R179_U51_3)
R179_U5_3= NAND(R179_U94_3, R179_U93_3, R179_U56_3)
R179_U6_3= NOT(U359_3)
R179_U7_3= NOT(U366_3)
R179_U8_3= NOT(U365_3)
R179_U9_3= NAND(U366_3, U359_3)
R179_U10_3= NOT(U358_3)
R179_U11_3= NOT(U357_3)
R179_U12_3= NOT(U364_3)
R179_U13_3= NOT(U356_3)
R179_U14_3= NOT(U363_3)
R179_U15_3= NOT(U355_3)
R179_U16_3= NOT(U362_3)
R179_U17_3= NOT(U354_3)
R179_U18_3= NOT(U361_3)
R179_U19_3= NAND(R179_U46_3, R179_U45_3)
R179_U20_3= NAND(R179_U96_3, R179_U95_3)
R179_U21_3= NAND(R179_U68_3, R179_U67_3)
R179_U22_3= NAND(R179_U75_3, R179_U74_3)
R179_U23_3= NAND(R179_U82_3, R179_U81_3)
R179_U24_3= NAND(R179_U89_3, R179_U88_3)
R179_U25_3= NOT(U360_3)
R179_U26_3= NOT(U353_3)
R179_U27_3= NAND(R179_U42_3, R179_U41_3)
R179_U28_3= NAND(R179_U38_3, R179_U37_3)
R179_U29_3= NAND(R179_U30_3, R179_U34_3)
R179_U30_3= NAND(U358_3, R179_U32_3)
R179_U31_3= NOT(R179_U30_3)
R179_U32_3= NOT(R179_U9_3)
R179_U33_3= NAND(R179_U10_3, R179_U9_3)
R179_U34_3= NAND(U365_3, R179_U33_3)
R179_U35_3= NOT(R179_U29_3)
R179_U36_3= OR(U357_3, U364_3)
R179_U37_3= NAND(R179_U36_3, R179_U29_3)
R179_U38_3= NAND(U364_3, U357_3)
R179_U39_3= NOT(R179_U28_3)
R179_U40_3= OR(U356_3, U363_3)
R179_U41_3= NAND(R179_U40_3, R179_U28_3)
R179_U42_3= NAND(U363_3, U356_3)
R179_U43_3= NOT(R179_U27_3)
R179_U44_3= OR(U355_3, U362_3)
R179_U45_3= NAND(R179_U44_3, R179_U27_3)
R179_U46_3= NAND(U362_3, U355_3)
R179_U47_3= NOT(R179_U19_3)
R179_U48_3= OR(U354_3, U361_3)
R179_U49_3= NAND(R179_U48_3, R179_U19_3)
R179_U50_3= NAND(U361_3, U354_3)
R179_U51_3= NAND(R179_U58_3, R179_U57_3, R179_U50_3, R179_U49_3)
R179_U52_3= NAND(U361_3, U354_3)
R179_U53_3= NAND(R179_U47_3, R179_U52_3)
R179_U54_3= OR(U361_3, U354_3)
R179_U55_3= NAND(R179_U54_3, R179_U61_3, R179_U53_3)
R179_U56_3= NAND(R179_U92_3, R179_U10_3)
R179_U57_3= NAND(U360_3, R179_U26_3)
R179_U58_3= NAND(U353_3, R179_U25_3)
R179_U59_3= NAND(U360_3, R179_U26_3)
R179_U60_3= NAND(U353_3, R179_U25_3)
R179_U61_3= NAND(R179_U60_3, R179_U59_3)
R179_U62_3= NAND(U361_3, R179_U17_3)
R179_U63_3= NAND(U354_3, R179_U18_3)
R179_U64_3= NAND(U361_3, R179_U17_3)
R179_U65_3= NAND(U354_3, R179_U18_3)
R179_U66_3= NAND(R179_U65_3, R179_U64_3)
R179_U67_3= NAND(R179_U63_3, R179_U62_3, R179_U19_3)
R179_U68_3= NAND(R179_U66_3, R179_U47_3)
R179_U69_3= NAND(U362_3, R179_U15_3)
R179_U70_3= NAND(U355_3, R179_U16_3)
R179_U71_3= NAND(U362_3, R179_U15_3)
R179_U72_3= NAND(U355_3, R179_U16_3)
R179_U73_3= NAND(R179_U72_3, R179_U71_3)
R179_U74_3= NAND(R179_U70_3, R179_U69_3, R179_U27_3)
R179_U75_3= NAND(R179_U43_3, R179_U73_3)
R179_U76_3= NAND(U363_3, R179_U13_3)
R179_U77_3= NAND(U356_3, R179_U14_3)
R179_U78_3= NAND(U363_3, R179_U13_3)
R179_U79_3= NAND(U356_3, R179_U14_3)
R179_U80_3= NAND(R179_U79_3, R179_U78_3)
R179_U81_3= NAND(R179_U77_3, R179_U76_3, R179_U28_3)
R179_U82_3= NAND(R179_U39_3, R179_U80_3)
R179_U83_3= NAND(U364_3, R179_U11_3)
R179_U84_3= NAND(U357_3, R179_U12_3)
R179_U85_3= NAND(U364_3, R179_U11_3)
R179_U86_3= NAND(U357_3, R179_U12_3)
R179_U87_3= NAND(R179_U86_3, R179_U85_3)
R179_U88_3= NAND(R179_U84_3, R179_U83_3, R179_U29_3)
R179_U89_3= NAND(R179_U35_3, R179_U87_3)
R179_U90_3= NAND(U365_3, R179_U9_3)
R179_U91_3= NAND(R179_U32_3, R179_U8_3)
R179_U92_3= NAND(R179_U91_3, R179_U90_3)
R179_U93_3= NAND(U358_3, R179_U9_3, R179_U8_3)
R179_U94_3= NAND(R179_U31_3, U365_3)
R179_U95_3= NAND(U366_3, R179_U6_3)
R179_U96_3= NAND(U359_3, R179_U7_3)
SUB_70_U6_3= AND(SUB_70_U29_3, SUB_70_U10_3)
SUB_70_U7_3= AND(SUB_70_U27_3, SUB_70_U11_3)
SUB_70_U8_3= AND(SUB_70_U25_3, SUB_70_U12_3)
SUB_70_U9_3= NAND(SUB_70_U24_3, SUB_70_U16_3)
SUB_70_U10_3= OR(R179_U5_3, R179_U20_3, R179_U24_3)
SUB_70_U11_3= NAND(SUB_70_U22_3, SUB_70_U18_3, SUB_70_U14_3)
SUB_70_U12_3= NAND(SUB_70_U23_3, SUB_70_U13_3)
SUB_70_U13_3= NOT(R179_U21_3)
SUB_70_U14_3= NOT(R179_U22_3)
SUB_70_U15_3= NAND(SUB_70_U35_3, SUB_70_U34_3)
SUB_70_U16_3= NOT(R179_U4_3)
SUB_70_U17_3= AND(SUB_70_U31_3, SUB_70_U30_3)
SUB_70_U18_3= NOT(R179_U23_3)
SUB_70_U19_3= AND(SUB_70_U33_3, SUB_70_U32_3)
SUB_70_U20_3= NOT(R179_U5_3)
SUB_70_U21_3= NOT(R179_U20_3)
SUB_70_U22_3= NOT(SUB_70_U10_3)

RMAX_REG_7__5 = BUF(U344_4)
RMAX_REG_6__5 = BUF(U343_4)
RMAX_REG_5__5 = BUF(U342_4)
RMAX_REG_4__5 = BUF(U341_4)
RMAX_REG_3__5 = BUF(U340_4)
RMAX_REG_2__5 = BUF(U339_4)
RMAX_REG_1__5 = BUF(U338_4)
RMAX_REG_0__5 = BUF(U337_4)
RMIN_REG_7__5 = BUF(U336_4)
RMIN_REG_6__5 = BUF(U335_4)
RMIN_REG_5__5 = BUF(U334_4)
RMIN_REG_4__5 = BUF(U333_4)
RMIN_REG_3__5 = BUF(U332_4)
RMIN_REG_2__5 = BUF(U331_4)
RMIN_REG_1__5 = BUF(U330_4)
RMIN_REG_0__5 = BUF(U329_4)
RLAST_REG_7__5 = BUF(U328_4)
RLAST_REG_6__5 = BUF(U327_4)
RLAST_REG_5__5 = BUF(U326_4)
RLAST_REG_4__5 = BUF(U325_4)
RLAST_REG_3__5 = BUF(U324_4)
RLAST_REG_2__5 = BUF(U323_4)
RLAST_REG_1__5 = BUF(U322_4)
RLAST_REG_0__5 = BUF(U321_4)
REG1_REG_7__5 = BUF(U320_4)
REG1_REG_6__5 = BUF(U319_4)
REG1_REG_5__5 = BUF(U318_4)
REG1_REG_4__5 = BUF(U317_4)
REG1_REG_3__5 = BUF(U316_4)
REG1_REG_2__5 = BUF(U315_4)
REG1_REG_1__5 = BUF(U314_4)
REG1_REG_0__5 = BUF(U313_4)
REG2_REG_7__5 = BUF(U312_4)
REG2_REG_6__5 = BUF(U311_4)
REG2_REG_5__5 = BUF(U310_4)
REG2_REG_4__5 = BUF(U309_4)
REG2_REG_3__5 = BUF(U308_4)
REG2_REG_2__5 = BUF(U307_4)
REG2_REG_1__5 = BUF(U306_4)
REG2_REG_0__5 = BUF(U305_4)
REG3_REG_7__5 = BUF(U304_4)
REG3_REG_6__5 = BUF(U303_4)
REG3_REG_5__5 = BUF(U302_4)
REG3_REG_4__5 = BUF(U301_4)
REG3_REG_3__5 = BUF(U300_4)
REG3_REG_2__5 = BUF(U299_4)
REG3_REG_1__5 = BUF(U298_4)
REG3_REG_0__5 = BUF(U297_4)
REG4_REG_7__5 = BUF(U296_4)
REG4_REG_6__5 = BUF(U295_4)
REG4_REG_5__5 = BUF(U294_4)
REG4_REG_4__5 = BUF(U293_4)
REG4_REG_3__5 = BUF(U292_4)
REG4_REG_2__5 = BUF(U291_4)
REG4_REG_1__5 = BUF(U290_4)
REG4_REG_0__5 = BUF(U289_4)
DATA_OUT_REG_7__5 = BUF(U288_4)
DATA_OUT_REG_6__5 = BUF(U287_4)
DATA_OUT_REG_5__5 = BUF(U286_4)
DATA_OUT_REG_4__5 = BUF(U285_4)
DATA_OUT_REG_3__5 = BUF(U284_4)
DATA_OUT_REG_2__5 = BUF(U283_4)
DATA_OUT_REG_1__5 = BUF(U282_4)
DATA_OUT_REG_0__5 = BUF(U281_4)
STATO_REG_1__5 = BUF(U280_4)
STATO_REG_0__5 = BUF(U375_4)





SUB_70_U35_4= NAND(R179_U20_4, SUB_70_U20_4)
SUB_70_U34_4= NAND(R179_U5_4, SUB_70_U21_4)
U272_4= AND(U279_4, U351_4)
U273_4= AND(ENABLE_4, U272_4, U349_4, U352_4)
U274_4= AND(U279_4, RESTART_4, U373_4)
U275_4= AND(AVERAGE_4, ENABLE_4, U272_4)
U276_4= AND(U550_4, U549_4, U279_4)
U277_4= AND(U272_4, U350_4)
U278_4= AND(STATO_REG_1__4, U420_4)
U279_4= AND(STATO_REG_1__4, U280_4)
U280_4= NAND(U348_4, U377_4)
U281_4= NAND(U546_4, U545_4, U547_4, U372_4, U543_4)
U282_4= NAND(U540_4, U539_4, U541_4, U371_4, U537_4)
U283_4= NAND(U534_4, U533_4, U535_4, U370_4, U531_4)
U284_4= NAND(U528_4, U527_4, U529_4, U369_4)
U285_4= NAND(U522_4, U521_4, U368_4)
U286_4= NAND(U516_4, U515_4, U367_4)
U287_4= NAND(U508_4, U507_4, U509_4, U511_4, U510_4)
U288_4= NAND(U503_4, U502_4, U504_4, U506_4, U505_4)
U289_4= NAND(U501_4, U500_4)
U290_4= NAND(U499_4, U498_4)
U291_4= NAND(U497_4, U496_4)
U292_4= NAND(U495_4, U494_4)
U293_4= NAND(U493_4, U492_4)
U294_4= NAND(U491_4, U490_4)
U295_4= NAND(U489_4, U488_4)
U296_4= NAND(U487_4, U486_4)
U297_4= NAND(U485_4, U484_4)
U298_4= NAND(U483_4, U482_4)
U299_4= NAND(U481_4, U480_4)
U300_4= NAND(U479_4, U478_4)
U301_4= NAND(U477_4, U476_4)
U302_4= NAND(U475_4, U474_4)
U303_4= NAND(U473_4, U472_4)
U304_4= NAND(U471_4, U470_4)
U305_4= NAND(U469_4, U468_4)
U306_4= NAND(U467_4, U466_4)
U307_4= NAND(U465_4, U464_4)
U308_4= NAND(U463_4, U462_4)
U309_4= NAND(U461_4, U460_4)
U310_4= NAND(U459_4, U458_4)
U311_4= NAND(U457_4, U456_4)
U312_4= NAND(U455_4, U454_4)
U313_4= NAND(U453_4, U452_4)
U314_4= NAND(U451_4, U450_4)
U315_4= NAND(U449_4, U448_4)
U316_4= NAND(U447_4, U446_4)
U317_4= NAND(U445_4, U444_4)
U318_4= NAND(U443_4, U442_4)
U319_4= NAND(U441_4, U440_4)
U320_4= NAND(U439_4, U438_4)
U321_4= NAND(U437_4, U436_4)
U322_4= NAND(U435_4, U434_4)
U323_4= NAND(U433_4, U432_4)
U324_4= NAND(U431_4, U430_4)
U325_4= NAND(U429_4, U428_4)
U326_4= NAND(U427_4, U426_4)
U327_4= NAND(U425_4, U424_4)
U328_4= NAND(U423_4, U422_4)
U329_4= NAND(U419_4, U418_4)
U330_4= NAND(U417_4, U416_4)
U331_4= NAND(U415_4, U414_4)
U332_4= NAND(U413_4, U412_4)
U333_4= NAND(U411_4, U410_4)
U334_4= NAND(U409_4, U408_4)
U335_4= NAND(U407_4, U406_4)
U336_4= NAND(U405_4, U404_4)
U337_4= NAND(U398_4, U397_4)
U338_4= NAND(U396_4, U395_4)
U339_4= NAND(U394_4, U393_4)
U340_4= NAND(U392_4, U391_4)
U341_4= NAND(U390_4, U389_4)
U342_4= NAND(U388_4, U387_4)
U343_4= NAND(U386_4, U385_4)
U344_4= NAND(U384_4, U383_4)
U345_4= NOT(STATO_REG_0__4)
U346_4= NOT(STATO_REG_1__4)
U347_4= NOT(GT_88_U6_4)
U348_4= NAND(STATO_REG_1__4, U345_4)
U349_4= NOT(AVERAGE_4)
U350_4= NOT(ENABLE_4)
U351_4= NOT(RESTART_4)
U352_4= NOT(GTE_79_U6_4)
U353_4= NAND(U552_4, U551_4)
U354_4= NAND(U554_4, U553_4)
U355_4= NAND(U556_4, U555_4)
U356_4= NAND(U558_4, U557_4)
U357_4= NAND(U560_4, U559_4)
U358_4= NAND(U562_4, U561_4)
U359_4= NAND(U564_4, U563_4)
U360_4= NAND(U566_4, U565_4)
U361_4= NAND(U568_4, U567_4)
U362_4= NAND(U570_4, U569_4)
U363_4= NAND(U572_4, U571_4)
U364_4= NAND(U574_4, U573_4)
U365_4= NAND(U576_4, U575_4)
U366_4= NAND(U578_4, U577_4)
U367_4= AND(U514_4, U512_4, U513_4, U517_4)
U368_4= AND(U520_4, U518_4, U519_4, U523_4)
U369_4= AND(U526_4, U524_4, U525_4)
U370_4= AND(U532_4, U530_4)
U371_4= AND(U538_4, U536_4)
U372_4= AND(U544_4, U542_4)
U373_4= NOT(GTE_67_U6_4)
U374_4= OR(STATO_REG_1__4, STATO_REG_0__4)
U375_4= NOT(U374_4)
U376_4= NOT(U348_4)
U377_4= NAND(STATO_REG_0__4, U346_4)
U378_4= NOT(U280_4)
U379_4= NAND(GT_88_U6_4, STATO_REG_1__4)
U380_4= NAND(U345_4, U379_4)
U381_4= OR(STATO_REG_0__4, GT_88_U6_4)
U382_4= NAND(U374_4, U381_4)
U383_4= NAND(RMAX_REG_7__4, U382_4)
U384_4= NAND(DATA_IN_7__4, U380_4)
U385_4= NAND(RMAX_REG_6__4, U382_4)
U386_4= NAND(DATA_IN_6__4, U380_4)
U387_4= NAND(RMAX_REG_5__4, U382_4)
U388_4= NAND(DATA_IN_5__4, U380_4)
U389_4= NAND(RMAX_REG_4__4, U382_4)
U390_4= NAND(DATA_IN_4__4, U380_4)
U391_4= NAND(RMAX_REG_3__4, U382_4)
U392_4= NAND(DATA_IN_3__4, U380_4)
U393_4= NAND(RMAX_REG_2__4, U382_4)
U394_4= NAND(DATA_IN_2__4, U380_4)
U395_4= NAND(RMAX_REG_1__4, U382_4)
U396_4= NAND(DATA_IN_1__4, U380_4)
U397_4= NAND(RMAX_REG_0__4, U382_4)
U398_4= NAND(DATA_IN_0__4, U380_4)
U399_4= NAND(LT_90_U6_4, U347_4)
U400_4= NAND(U399_4, U345_4)
U401_4= NAND(U374_4, U400_4)
U402_4= NAND(STATO_REG_1__4, U347_4, LT_90_U6_4)
U403_4= NAND(U345_4, U402_4)
U404_4= NAND(DATA_IN_7__4, U403_4)
U405_4= NAND(RMIN_REG_7__4, U401_4)
U406_4= NAND(DATA_IN_6__4, U403_4)
U407_4= NAND(RMIN_REG_6__4, U401_4)
U408_4= NAND(DATA_IN_5__4, U403_4)
U409_4= NAND(RMIN_REG_5__4, U401_4)
U410_4= NAND(DATA_IN_4__4, U403_4)
U411_4= NAND(RMIN_REG_4__4, U401_4)
U412_4= NAND(DATA_IN_3__4, U403_4)
U413_4= NAND(RMIN_REG_3__4, U401_4)
U414_4= NAND(DATA_IN_2__4, U403_4)
U415_4= NAND(RMIN_REG_2__4, U401_4)
U416_4= NAND(DATA_IN_1__4, U403_4)
U417_4= NAND(RMIN_REG_1__4, U401_4)
U418_4= NAND(DATA_IN_0__4, U403_4)
U419_4= NAND(RMIN_REG_0__4, U401_4)
U420_4= OR(STATO_REG_0__4, ENABLE_4)
U421_4= NAND(U374_4, U420_4)
U422_4= NAND(U278_4, DATA_IN_7__4)
U423_4= NAND(RLAST_REG_7__4, U421_4)
U424_4= NAND(U278_4, DATA_IN_6__4)
U425_4= NAND(RLAST_REG_6__4, U421_4)
U426_4= NAND(U278_4, DATA_IN_5__4)
U427_4= NAND(RLAST_REG_5__4, U421_4)
U428_4= NAND(U278_4, DATA_IN_4__4)
U429_4= NAND(RLAST_REG_4__4, U421_4)
U430_4= NAND(U278_4, DATA_IN_3__4)
U431_4= NAND(RLAST_REG_3__4, U421_4)
U432_4= NAND(U278_4, DATA_IN_2__4)
U433_4= NAND(RLAST_REG_2__4, U421_4)
U434_4= NAND(U278_4, DATA_IN_1__4)
U435_4= NAND(RLAST_REG_1__4, U421_4)
U436_4= NAND(U278_4, DATA_IN_0__4)
U437_4= NAND(RLAST_REG_0__4, U421_4)
U438_4= NAND(U376_4, DATA_IN_7__4)
U439_4= NAND(REG1_REG_7__4, U378_4)
U440_4= NAND(U376_4, DATA_IN_6__4)
U441_4= NAND(REG1_REG_6__4, U378_4)
U442_4= NAND(U376_4, DATA_IN_5__4)
U443_4= NAND(REG1_REG_5__4, U378_4)
U444_4= NAND(U376_4, DATA_IN_4__4)
U445_4= NAND(REG1_REG_4__4, U378_4)
U446_4= NAND(U376_4, DATA_IN_3__4)
U447_4= NAND(REG1_REG_3__4, U378_4)
U448_4= NAND(U376_4, DATA_IN_2__4)
U449_4= NAND(REG1_REG_2__4, U378_4)
U450_4= NAND(U376_4, DATA_IN_1__4)
U451_4= NAND(REG1_REG_1__4, U378_4)
U452_4= NAND(U376_4, DATA_IN_0__4)
U453_4= NAND(REG1_REG_0__4, U378_4)
U454_4= NAND(REG1_REG_7__4, U376_4)
U455_4= NAND(REG2_REG_7__4, U378_4)
U456_4= NAND(REG1_REG_6__4, U376_4)
U457_4= NAND(REG2_REG_6__4, U378_4)
U458_4= NAND(REG1_REG_5__4, U376_4)
U459_4= NAND(REG2_REG_5__4, U378_4)
U460_4= NAND(REG1_REG_4__4, U376_4)
U461_4= NAND(REG2_REG_4__4, U378_4)
U462_4= NAND(REG1_REG_3__4, U376_4)
U463_4= NAND(REG2_REG_3__4, U378_4)
U464_4= NAND(REG1_REG_2__4, U376_4)
U465_4= NAND(REG2_REG_2__4, U378_4)
U466_4= NAND(REG1_REG_1__4, U376_4)
U467_4= NAND(REG2_REG_1__4, U378_4)
U468_4= NAND(REG1_REG_0__4, U376_4)
U469_4= NAND(REG2_REG_0__4, U378_4)
U470_4= NAND(REG2_REG_7__4, U376_4)
U471_4= NAND(REG3_REG_7__4, U378_4)
U472_4= NAND(REG2_REG_6__4, U376_4)
U473_4= NAND(REG3_REG_6__4, U378_4)
U474_4= NAND(REG2_REG_5__4, U376_4)
U475_4= NAND(REG3_REG_5__4, U378_4)
U476_4= NAND(REG2_REG_4__4, U376_4)
U477_4= NAND(REG3_REG_4__4, U378_4)
U478_4= NAND(REG2_REG_3__4, U376_4)
U479_4= NAND(REG3_REG_3__4, U378_4)
U480_4= NAND(REG2_REG_2__4, U376_4)
U481_4= NAND(REG3_REG_2__4, U378_4)
U482_4= NAND(REG2_REG_1__4, U376_4)
U483_4= NAND(REG3_REG_1__4, U378_4)
U484_4= NAND(REG2_REG_0__4, U376_4)
U485_4= NAND(REG3_REG_0__4, U378_4)
U486_4= NAND(REG3_REG_7__4, U376_4)
U487_4= NAND(REG4_REG_7__4, U378_4)
U488_4= NAND(REG3_REG_6__4, U376_4)
U489_4= NAND(REG4_REG_6__4, U378_4)
U490_4= NAND(REG3_REG_5__4, U376_4)
U491_4= NAND(REG4_REG_5__4, U378_4)
U492_4= NAND(REG3_REG_4__4, U376_4)
U493_4= NAND(REG4_REG_4__4, U378_4)
U494_4= NAND(REG3_REG_3__4, U376_4)
U495_4= NAND(REG4_REG_3__4, U378_4)
U496_4= NAND(REG3_REG_2__4, U376_4)
U497_4= NAND(REG4_REG_2__4, U378_4)
U498_4= NAND(REG3_REG_1__4, U376_4)
U499_4= NAND(REG4_REG_1__4, U378_4)
U500_4= NAND(REG3_REG_0__4, U376_4)
U501_4= NAND(REG4_REG_0__4, U378_4)
U502_4= NAND(U277_4, RLAST_REG_7__4)
U503_4= NAND(U275_4, REG4_REG_7__4)
U504_4= NAND(SUB_70_166_U22_4, U274_4)
U505_4= NAND(SUB_82_165_U22_4, U273_4)
U506_4= NAND(DATA_OUT_REG_7__4, U378_4)
U507_4= NAND(U277_4, RLAST_REG_6__4)
U508_4= NAND(U275_4, REG4_REG_6__4)
U509_4= NAND(SUB_70_166_U9_4, U274_4)
U510_4= NAND(SUB_82_165_U9_4, U273_4)
U511_4= NAND(DATA_OUT_REG_6__4, U378_4)
U512_4= NAND(U277_4, RLAST_REG_5__4)
U513_4= NAND(R179_U4_4, U276_4)
U514_4= NAND(U275_4, REG4_REG_5__4)
U515_4= NAND(SUB_70_166_U8_4, U274_4)
U516_4= NAND(SUB_82_165_U8_4, U273_4)
U517_4= NAND(DATA_OUT_REG_5__4, U378_4)
U518_4= NAND(U277_4, RLAST_REG_4__4)
U519_4= NAND(R179_U21_4, U276_4)
U520_4= NAND(U275_4, REG4_REG_4__4)
U521_4= NAND(SUB_70_166_U7_4, U274_4)
U522_4= NAND(SUB_82_165_U7_4, U273_4)
U523_4= NAND(DATA_OUT_REG_4__4, U378_4)
U524_4= NAND(U277_4, RLAST_REG_3__4)
U525_4= NAND(R179_U22_4, U276_4)
U526_4= NAND(U275_4, REG4_REG_3__4)
U527_4= NAND(SUB_70_166_U18_4, U274_4)
U528_4= NAND(SUB_82_165_U18_4, U273_4)
U529_4= NAND(DATA_OUT_REG_3__4, U378_4)
U530_4= NAND(U277_4, RLAST_REG_2__4)
U531_4= NAND(R179_U23_4, U276_4)
U532_4= NAND(U275_4, REG4_REG_2__4)
U533_4= NAND(SUB_70_166_U6_4, U274_4)
U534_4= NAND(SUB_82_165_U6_4, U273_4)
U535_4= NAND(DATA_OUT_REG_2__4, U378_4)
U536_4= NAND(U277_4, RLAST_REG_1__4)
U537_4= NAND(R179_U24_4, U276_4)
U538_4= NAND(U275_4, REG4_REG_1__4)
U539_4= NAND(SUB_70_166_U16_4, U274_4)
U540_4= NAND(SUB_82_165_U16_4, U273_4)
U541_4= NAND(DATA_OUT_REG_1__4, U378_4)
U542_4= NAND(U277_4, RLAST_REG_0__4)
U543_4= NAND(R179_U5_4, U276_4)
U544_4= NAND(U275_4, REG4_REG_0__4)
U545_4= NAND(SUB_70_U15_4, U274_4)
U546_4= NAND(SUB_82_U15_4, U273_4)
U547_4= NAND(DATA_OUT_REG_0__4, U378_4)
U548_4= NAND(ENABLE_4, U349_4, GTE_79_U6_4)
U549_4= NAND(RESTART_4, U373_4)
U550_4= NAND(U548_4, U351_4)
U551_4= NAND(DATA_IN_6__4, U351_4)
U552_4= NAND(RESTART_4, RMAX_REG_6__4)
U553_4= NAND(DATA_IN_5__4, U351_4)
U554_4= NAND(RESTART_4, RMAX_REG_5__4)
U555_4= NAND(DATA_IN_4__4, U351_4)
U556_4= NAND(RESTART_4, RMAX_REG_4__4)
U557_4= NAND(DATA_IN_3__4, U351_4)
U558_4= NAND(RESTART_4, RMAX_REG_3__4)
U559_4= NAND(DATA_IN_2__4, U351_4)
U560_4= NAND(RESTART_4, RMAX_REG_2__4)
U561_4= NAND(DATA_IN_1__4, U351_4)
U562_4= NAND(RESTART_4, RMAX_REG_1__4)
U563_4= NAND(DATA_IN_0__4, U351_4)
U564_4= NAND(RESTART_4, RMAX_REG_0__4)
U565_4= NAND(REG4_REG_6__4, U351_4)
U566_4= NAND(RESTART_4, RMIN_REG_6__4)
U567_4= NAND(REG4_REG_5__4, U351_4)
U568_4= NAND(RESTART_4, RMIN_REG_5__4)
U569_4= NAND(REG4_REG_4__4, U351_4)
U570_4= NAND(RESTART_4, RMIN_REG_4__4)
U571_4= NAND(REG4_REG_3__4, U351_4)
U572_4= NAND(RESTART_4, RMIN_REG_3__4)
U573_4= NAND(REG4_REG_2__4, U351_4)
U574_4= NAND(RESTART_4, RMIN_REG_2__4)
U575_4= NAND(REG4_REG_1__4, U351_4)
U576_4= NAND(RESTART_4, RMIN_REG_1__4)
U577_4= NAND(REG4_REG_0__4, U351_4)
U578_4= NAND(RESTART_4, RMIN_REG_0__4)
SUB_70_U33_4= NAND(SUB_70_U22_4, SUB_70_U18_4)
SUB_70_U32_4= NAND(R179_U23_4, SUB_70_U10_4)
SUB_70_U31_4= NAND(SUB_70_U24_4, SUB_70_U16_4)
SUB_70_U30_4= NAND(R179_U4_4, SUB_70_U12_4)
SUB_70_U29_4= NAND(R179_U24_4, SUB_70_U28_4)
SUB_70_U28_4= OR(R179_U5_4, R179_U20_4)
SUB_70_U27_4= NAND(R179_U22_4, SUB_70_U26_4)
SUB_70_U26_4= NAND(SUB_70_U22_4, SUB_70_U18_4)
SUB_70_U25_4= NAND(R179_U21_4, SUB_70_U11_4)
SUB_70_U24_4= NOT(SUB_70_U12_4)
SUB_70_U23_4= NOT(SUB_70_U11_4)
GTE_67_U6_4= NOT(ADD_65_U5_4)
SUB_82_U6_4= AND(SUB_82_U29_4, SUB_82_U10_4)
SUB_82_U7_4= AND(SUB_82_U27_4, SUB_82_U11_4)
SUB_82_U8_4= AND(SUB_82_U25_4, SUB_82_U12_4)
SUB_82_U9_4= NAND(SUB_82_U24_4, SUB_82_U16_4)
SUB_82_U10_4= OR(R179_U5_4, R179_U20_4, R179_U24_4)
SUB_82_U11_4= NAND(SUB_82_U22_4, SUB_82_U18_4, SUB_82_U14_4)
SUB_82_U12_4= NAND(SUB_82_U23_4, SUB_82_U13_4)
SUB_82_U13_4= NOT(R179_U21_4)
SUB_82_U14_4= NOT(R179_U22_4)
SUB_82_U15_4= NAND(SUB_82_U35_4, SUB_82_U34_4)
SUB_82_U16_4= NOT(R179_U4_4)
SUB_82_U17_4= AND(SUB_82_U31_4, SUB_82_U30_4)
SUB_82_U18_4= NOT(R179_U23_4)
SUB_82_U19_4= AND(SUB_82_U33_4, SUB_82_U32_4)
SUB_82_U20_4= NOT(R179_U5_4)
SUB_82_U21_4= NOT(R179_U20_4)
SUB_82_U22_4= NOT(SUB_82_U10_4)
SUB_82_U23_4= NOT(SUB_82_U11_4)
SUB_82_U24_4= NOT(SUB_82_U12_4)
SUB_82_U25_4= NAND(R179_U21_4, SUB_82_U11_4)
SUB_82_U26_4= NAND(SUB_82_U22_4, SUB_82_U18_4)
SUB_82_U27_4= NAND(R179_U22_4, SUB_82_U26_4)
SUB_82_U28_4= OR(R179_U5_4, R179_U20_4)
SUB_82_U29_4= NAND(R179_U24_4, SUB_82_U28_4)
SUB_82_U30_4= NAND(R179_U4_4, SUB_82_U12_4)
SUB_82_U31_4= NAND(SUB_82_U24_4, SUB_82_U16_4)
SUB_82_U32_4= NAND(R179_U23_4, SUB_82_U10_4)
SUB_82_U33_4= NAND(SUB_82_U22_4, SUB_82_U18_4)
SUB_82_U34_4= NAND(R179_U5_4, SUB_82_U21_4)
SUB_82_U35_4= NAND(R179_U20_4, SUB_82_U20_4)
ADD_65_U4_4= AND(RMAX_REG_6__4, ADD_65_U7_4)
ADD_65_U5_4= NAND(ADD_65_U31_4, ADD_65_U30_4)
ADD_65_U6_4= NOT(RMAX_REG_6__4)
ADD_65_U7_4= NAND(ADD_65_U24_4, ADD_65_U23_4)
ADD_65_U8_4= OR(RMIN_REG_5__4, RMAX_REG_5__4)
ADD_65_U9_4= NAND(RMAX_REG_1__4, RMIN_REG_1__4)
ADD_65_U10_4= NAND(RMAX_REG_0__4, RMIN_REG_0__4)
ADD_65_U11_4= NAND(ADD_65_U10_4, ADD_65_U9_4)
ADD_65_U12_4= OR(RMAX_REG_1__4, RMIN_REG_1__4)
ADD_65_U13_4= OR(RMAX_REG_2__4, RMIN_REG_2__4)
ADD_65_U14_4= NAND(ADD_65_U12_4, ADD_65_U13_4, ADD_65_U11_4)
ADD_65_U15_4= NAND(RMAX_REG_3__4, RMIN_REG_3__4)
ADD_65_U16_4= NAND(RMAX_REG_2__4, RMIN_REG_2__4)
ADD_65_U17_4= NAND(ADD_65_U15_4, ADD_65_U16_4, ADD_65_U14_4)
ADD_65_U18_4= OR(RMAX_REG_3__4, RMIN_REG_3__4)
ADD_65_U19_4= OR(RMAX_REG_4__4, RMIN_REG_4__4)
ADD_65_U20_4= NAND(ADD_65_U18_4, ADD_65_U19_4, ADD_65_U17_4)
ADD_65_U21_4= NAND(RMAX_REG_4__4, RMIN_REG_4__4)
ADD_65_U22_4= NAND(ADD_65_U20_4, ADD_65_U21_4)
ADD_65_U23_4= NAND(ADD_65_U22_4, ADD_65_U8_4)
ADD_65_U24_4= NAND(RMAX_REG_5__4, RMIN_REG_5__4)
ADD_65_U25_4= NOT(ADD_65_U7_4)
ADD_65_U26_4= OR(RMIN_REG_6__4, ADD_65_U4_4)
ADD_65_U27_4= NAND(ADD_65_U25_4, ADD_65_U6_4)
ADD_65_U28_4= NAND(ADD_65_U27_4, ADD_65_U26_4)
ADD_65_U29_4= OR(RMIN_REG_7__4, RMAX_REG_7__4)
ADD_65_U30_4= NAND(RMIN_REG_7__4, RMAX_REG_7__4)
ADD_65_U31_4= NAND(ADD_65_U29_4, ADD_65_U28_4)
ADD_77_U4_4= AND(DATA_IN_6__4, ADD_77_U7_4)
ADD_77_U5_4= NAND(ADD_77_U31_4, ADD_77_U30_4)
ADD_77_U6_4= NOT(DATA_IN_6__4)
ADD_77_U7_4= NAND(ADD_77_U24_4, ADD_77_U23_4)
ADD_77_U8_4= OR(REG4_REG_5__4, DATA_IN_5__4)
ADD_77_U9_4= NAND(DATA_IN_1__4, REG4_REG_1__4)
ADD_77_U10_4= NAND(DATA_IN_0__4, REG4_REG_0__4)
ADD_77_U11_4= NAND(ADD_77_U10_4, ADD_77_U9_4)
ADD_77_U12_4= OR(DATA_IN_1__4, REG4_REG_1__4)
ADD_77_U13_4= OR(DATA_IN_2__4, REG4_REG_2__4)
ADD_77_U14_4= NAND(ADD_77_U12_4, ADD_77_U13_4, ADD_77_U11_4)
ADD_77_U15_4= NAND(DATA_IN_3__4, REG4_REG_3__4)
ADD_77_U16_4= NAND(DATA_IN_2__4, REG4_REG_2__4)
ADD_77_U17_4= NAND(ADD_77_U15_4, ADD_77_U16_4, ADD_77_U14_4)
ADD_77_U18_4= OR(DATA_IN_3__4, REG4_REG_3__4)
ADD_77_U19_4= OR(DATA_IN_4__4, REG4_REG_4__4)
ADD_77_U20_4= NAND(ADD_77_U18_4, ADD_77_U19_4, ADD_77_U17_4)
ADD_77_U21_4= NAND(DATA_IN_4__4, REG4_REG_4__4)
ADD_77_U22_4= NAND(ADD_77_U20_4, ADD_77_U21_4)
ADD_77_U23_4= NAND(ADD_77_U22_4, ADD_77_U8_4)
ADD_77_U24_4= NAND(DATA_IN_5__4, REG4_REG_5__4)
ADD_77_U25_4= NOT(ADD_77_U7_4)
ADD_77_U26_4= OR(REG4_REG_6__4, ADD_77_U4_4)
ADD_77_U27_4= NAND(ADD_77_U25_4, ADD_77_U6_4)
ADD_77_U28_4= NAND(ADD_77_U27_4, ADD_77_U26_4)
ADD_77_U29_4= OR(REG4_REG_7__4, DATA_IN_7__4)
ADD_77_U30_4= NAND(REG4_REG_7__4, DATA_IN_7__4)
ADD_77_U31_4= NAND(ADD_77_U29_4, ADD_77_U28_4)
SUB_70_166_U6_4= AND(SUB_70_166_U31_4, SUB_70_166_U10_4)
SUB_70_166_U7_4= AND(SUB_70_166_U29_4, SUB_70_166_U11_4)
SUB_70_166_U8_4= AND(SUB_70_166_U27_4, SUB_70_166_U12_4)
SUB_70_166_U9_4= NAND(SUB_70_166_U21_4, SUB_70_166_U26_4)
SUB_70_166_U10_4= OR(SUB_70_U6_4, SUB_70_U15_4, SUB_70_U19_4)
SUB_70_166_U11_4= NAND(SUB_70_166_U23_4, SUB_70_166_U17_4, SUB_70_166_U15_4)
SUB_70_166_U12_4= NAND(SUB_70_166_U24_4, SUB_70_166_U14_4)
SUB_70_166_U13_4= NOT(SUB_70_U9_4)
SUB_70_166_U14_4= NOT(SUB_70_U17_4)
SUB_70_166_U15_4= NOT(SUB_70_U8_4)
SUB_70_166_U16_4= NAND(SUB_70_166_U35_4, SUB_70_166_U34_4)
SUB_70_166_U17_4= NOT(SUB_70_U7_4)
SUB_70_166_U18_4= AND(SUB_70_166_U33_4, SUB_70_166_U32_4)
SUB_70_166_U19_4= NOT(SUB_70_U6_4)
SUB_70_166_U20_4= NOT(SUB_70_U15_4)
SUB_70_166_U21_4= NAND(SUB_70_166_U12_4, SUB_70_166_U13_4)
SUB_70_166_U22_4= NOT(SUB_70_166_U21_4)
SUB_70_166_U23_4= NOT(SUB_70_166_U10_4)
SUB_70_166_U24_4= NOT(SUB_70_166_U11_4)
SUB_70_166_U25_4= NOT(SUB_70_166_U12_4)
SUB_70_166_U26_4= NAND(SUB_70_U9_4, SUB_70_166_U25_4)
SUB_70_166_U27_4= NAND(SUB_70_U17_4, SUB_70_166_U11_4)
SUB_70_166_U28_4= NAND(SUB_70_166_U23_4, SUB_70_166_U17_4)
SUB_70_166_U29_4= NAND(SUB_70_U8_4, SUB_70_166_U28_4)
SUB_70_166_U30_4= OR(SUB_70_U6_4, SUB_70_U15_4)
SUB_70_166_U31_4= NAND(SUB_70_U19_4, SUB_70_166_U30_4)
SUB_70_166_U32_4= NAND(SUB_70_U7_4, SUB_70_166_U10_4)
SUB_70_166_U33_4= NAND(SUB_70_166_U23_4, SUB_70_166_U17_4)
SUB_70_166_U34_4= NAND(SUB_70_U6_4, SUB_70_166_U20_4)
SUB_70_166_U35_4= NAND(SUB_70_U15_4, SUB_70_166_U19_4)
LT_90_U6_4= NAND(LT_90_U41_4, LT_90_U42_4)
LT_90_U7_4= NOT(DATA_IN_7__4)
LT_90_U8_4= NOT(DATA_IN_1__4)
LT_90_U9_4= NOT(RMIN_REG_1__4)
LT_90_U10_4= NOT(RMIN_REG_2__4)
LT_90_U11_4= NOT(DATA_IN_2__4)
LT_90_U12_4= NOT(DATA_IN_3__4)
LT_90_U13_4= NOT(RMIN_REG_3__4)
LT_90_U14_4= NOT(RMIN_REG_4__4)
LT_90_U15_4= NOT(DATA_IN_4__4)
LT_90_U16_4= NOT(DATA_IN_5__4)
LT_90_U17_4= NOT(RMIN_REG_5__4)
LT_90_U18_4= NOT(RMIN_REG_6__4)
LT_90_U19_4= NOT(DATA_IN_6__4)
LT_90_U20_4= NOT(RMIN_REG_7__4)
LT_90_U21_4= NOT(DATA_IN_0__4)
LT_90_U22_4= NAND(DATA_IN_1__4, LT_90_U9_4)
LT_90_U23_4= NAND(RMIN_REG_0__4, LT_90_U21_4, LT_90_U22_4)
LT_90_U24_4= NAND(RMIN_REG_1__4, LT_90_U8_4)
LT_90_U25_4= NAND(RMIN_REG_2__4, LT_90_U11_4)
LT_90_U26_4= NAND(LT_90_U24_4, LT_90_U25_4, LT_90_U23_4)
LT_90_U27_4= NAND(DATA_IN_2__4, LT_90_U10_4)
LT_90_U28_4= NAND(DATA_IN_3__4, LT_90_U13_4)
LT_90_U29_4= NAND(LT_90_U27_4, LT_90_U28_4, LT_90_U26_4)
LT_90_U30_4= NAND(RMIN_REG_3__4, LT_90_U12_4)
LT_90_U31_4= NAND(RMIN_REG_4__4, LT_90_U15_4)
LT_90_U32_4= NAND(LT_90_U30_4, LT_90_U31_4, LT_90_U29_4)
LT_90_U33_4= NAND(DATA_IN_4__4, LT_90_U14_4)
LT_90_U34_4= NAND(DATA_IN_5__4, LT_90_U17_4)
LT_90_U35_4= NAND(LT_90_U33_4, LT_90_U34_4, LT_90_U32_4)
LT_90_U36_4= NAND(RMIN_REG_5__4, LT_90_U16_4)
LT_90_U37_4= NAND(RMIN_REG_6__4, LT_90_U19_4)
LT_90_U38_4= NAND(LT_90_U36_4, LT_90_U37_4, LT_90_U35_4)
LT_90_U39_4= NAND(DATA_IN_6__4, LT_90_U18_4)
LT_90_U40_4= NAND(RMIN_REG_7__4, LT_90_U7_4)
LT_90_U41_4= NAND(LT_90_U39_4, LT_90_U40_4, LT_90_U38_4)
LT_90_U42_4= NAND(DATA_IN_7__4, LT_90_U20_4)
GT_88_U6_4= NAND(GT_88_U41_4, GT_88_U42_4)
GT_88_U7_4= NOT(RMAX_REG_7__4)
GT_88_U8_4= NOT(RMAX_REG_1__4)
GT_88_U9_4= NOT(DATA_IN_1__4)
GT_88_U10_4= NOT(DATA_IN_2__4)
GT_88_U11_4= NOT(RMAX_REG_2__4)
GT_88_U12_4= NOT(RMAX_REG_3__4)
GT_88_U13_4= NOT(DATA_IN_3__4)
GT_88_U14_4= NOT(DATA_IN_4__4)
GT_88_U15_4= NOT(RMAX_REG_4__4)
GT_88_U16_4= NOT(RMAX_REG_5__4)
GT_88_U17_4= NOT(DATA_IN_5__4)
GT_88_U18_4= NOT(DATA_IN_6__4)
GT_88_U19_4= NOT(RMAX_REG_6__4)
GT_88_U20_4= NOT(DATA_IN_7__4)
GT_88_U21_4= NOT(RMAX_REG_0__4)
GT_88_U22_4= NAND(RMAX_REG_1__4, GT_88_U9_4)
GT_88_U23_4= NAND(DATA_IN_0__4, GT_88_U21_4, GT_88_U22_4)
GT_88_U24_4= NAND(DATA_IN_1__4, GT_88_U8_4)
GT_88_U25_4= NAND(DATA_IN_2__4, GT_88_U11_4)
GT_88_U26_4= NAND(GT_88_U24_4, GT_88_U25_4, GT_88_U23_4)
GT_88_U27_4= NAND(RMAX_REG_2__4, GT_88_U10_4)
GT_88_U28_4= NAND(RMAX_REG_3__4, GT_88_U13_4)
GT_88_U29_4= NAND(GT_88_U27_4, GT_88_U28_4, GT_88_U26_4)
GT_88_U30_4= NAND(DATA_IN_3__4, GT_88_U12_4)
GT_88_U31_4= NAND(DATA_IN_4__4, GT_88_U15_4)
GT_88_U32_4= NAND(GT_88_U30_4, GT_88_U31_4, GT_88_U29_4)
GT_88_U33_4= NAND(RMAX_REG_4__4, GT_88_U14_4)
GT_88_U34_4= NAND(RMAX_REG_5__4, GT_88_U17_4)
GT_88_U35_4= NAND(GT_88_U33_4, GT_88_U34_4, GT_88_U32_4)
GT_88_U36_4= NAND(DATA_IN_5__4, GT_88_U16_4)
GT_88_U37_4= NAND(DATA_IN_6__4, GT_88_U19_4)
GT_88_U38_4= NAND(GT_88_U36_4, GT_88_U37_4, GT_88_U35_4)
GT_88_U39_4= NAND(RMAX_REG_6__4, GT_88_U18_4)
GT_88_U40_4= NAND(DATA_IN_7__4, GT_88_U7_4)
GT_88_U41_4= NAND(GT_88_U39_4, GT_88_U40_4, GT_88_U38_4)
GT_88_U42_4= NAND(RMAX_REG_7__4, GT_88_U20_4)
SUB_82_165_U6_4= AND(SUB_82_165_U31_4, SUB_82_165_U10_4)
SUB_82_165_U7_4= AND(SUB_82_165_U29_4, SUB_82_165_U11_4)
SUB_82_165_U8_4= AND(SUB_82_165_U27_4, SUB_82_165_U12_4)
SUB_82_165_U9_4= NAND(SUB_82_165_U21_4, SUB_82_165_U26_4)
SUB_82_165_U10_4= OR(SUB_82_U6_4, SUB_82_U15_4, SUB_82_U19_4)
SUB_82_165_U11_4= NAND(SUB_82_165_U23_4, SUB_82_165_U17_4, SUB_82_165_U15_4)
SUB_82_165_U12_4= NAND(SUB_82_165_U24_4, SUB_82_165_U14_4)
SUB_82_165_U13_4= NOT(SUB_82_U9_4)
SUB_82_165_U14_4= NOT(SUB_82_U17_4)
SUB_82_165_U15_4= NOT(SUB_82_U8_4)
SUB_82_165_U16_4= NAND(SUB_82_165_U35_4, SUB_82_165_U34_4)
SUB_82_165_U17_4= NOT(SUB_82_U7_4)
SUB_82_165_U18_4= AND(SUB_82_165_U33_4, SUB_82_165_U32_4)
SUB_82_165_U19_4= NOT(SUB_82_U6_4)
SUB_82_165_U20_4= NOT(SUB_82_U15_4)
SUB_82_165_U21_4= NAND(SUB_82_165_U12_4, SUB_82_165_U13_4)
SUB_82_165_U22_4= NOT(SUB_82_165_U21_4)
SUB_82_165_U23_4= NOT(SUB_82_165_U10_4)
SUB_82_165_U24_4= NOT(SUB_82_165_U11_4)
SUB_82_165_U25_4= NOT(SUB_82_165_U12_4)
SUB_82_165_U26_4= NAND(SUB_82_U9_4, SUB_82_165_U25_4)
SUB_82_165_U27_4= NAND(SUB_82_U17_4, SUB_82_165_U11_4)
SUB_82_165_U28_4= NAND(SUB_82_165_U23_4, SUB_82_165_U17_4)
SUB_82_165_U29_4= NAND(SUB_82_U8_4, SUB_82_165_U28_4)
SUB_82_165_U30_4= OR(SUB_82_U6_4, SUB_82_U15_4)
SUB_82_165_U31_4= NAND(SUB_82_U19_4, SUB_82_165_U30_4)
SUB_82_165_U32_4= NAND(SUB_82_U7_4, SUB_82_165_U10_4)
SUB_82_165_U33_4= NAND(SUB_82_165_U23_4, SUB_82_165_U17_4)
SUB_82_165_U34_4= NAND(SUB_82_U6_4, SUB_82_165_U20_4)
SUB_82_165_U35_4= NAND(SUB_82_U15_4, SUB_82_165_U19_4)
GTE_79_U6_4= NOT(ADD_77_U5_4)
R179_U4_4= AND(R179_U55_4, R179_U51_4)
R179_U5_4= NAND(R179_U94_4, R179_U93_4, R179_U56_4)
R179_U6_4= NOT(U359_4)
R179_U7_4= NOT(U366_4)
R179_U8_4= NOT(U365_4)
R179_U9_4= NAND(U366_4, U359_4)
R179_U10_4= NOT(U358_4)
R179_U11_4= NOT(U357_4)
R179_U12_4= NOT(U364_4)
R179_U13_4= NOT(U356_4)
R179_U14_4= NOT(U363_4)
R179_U15_4= NOT(U355_4)
R179_U16_4= NOT(U362_4)
R179_U17_4= NOT(U354_4)
R179_U18_4= NOT(U361_4)
R179_U19_4= NAND(R179_U46_4, R179_U45_4)
R179_U20_4= NAND(R179_U96_4, R179_U95_4)
R179_U21_4= NAND(R179_U68_4, R179_U67_4)
R179_U22_4= NAND(R179_U75_4, R179_U74_4)
R179_U23_4= NAND(R179_U82_4, R179_U81_4)
R179_U24_4= NAND(R179_U89_4, R179_U88_4)
R179_U25_4= NOT(U360_4)
R179_U26_4= NOT(U353_4)
R179_U27_4= NAND(R179_U42_4, R179_U41_4)
R179_U28_4= NAND(R179_U38_4, R179_U37_4)
R179_U29_4= NAND(R179_U30_4, R179_U34_4)
R179_U30_4= NAND(U358_4, R179_U32_4)
R179_U31_4= NOT(R179_U30_4)
R179_U32_4= NOT(R179_U9_4)
R179_U33_4= NAND(R179_U10_4, R179_U9_4)
R179_U34_4= NAND(U365_4, R179_U33_4)
R179_U35_4= NOT(R179_U29_4)
R179_U36_4= OR(U357_4, U364_4)
R179_U37_4= NAND(R179_U36_4, R179_U29_4)
R179_U38_4= NAND(U364_4, U357_4)
R179_U39_4= NOT(R179_U28_4)
R179_U40_4= OR(U356_4, U363_4)
R179_U41_4= NAND(R179_U40_4, R179_U28_4)
R179_U42_4= NAND(U363_4, U356_4)
R179_U43_4= NOT(R179_U27_4)
R179_U44_4= OR(U355_4, U362_4)
R179_U45_4= NAND(R179_U44_4, R179_U27_4)
R179_U46_4= NAND(U362_4, U355_4)
R179_U47_4= NOT(R179_U19_4)
R179_U48_4= OR(U354_4, U361_4)
R179_U49_4= NAND(R179_U48_4, R179_U19_4)
R179_U50_4= NAND(U361_4, U354_4)
R179_U51_4= NAND(R179_U58_4, R179_U57_4, R179_U50_4, R179_U49_4)
R179_U52_4= NAND(U361_4, U354_4)
R179_U53_4= NAND(R179_U47_4, R179_U52_4)
R179_U54_4= OR(U361_4, U354_4)
R179_U55_4= NAND(R179_U54_4, R179_U61_4, R179_U53_4)
R179_U56_4= NAND(R179_U92_4, R179_U10_4)
R179_U57_4= NAND(U360_4, R179_U26_4)
R179_U58_4= NAND(U353_4, R179_U25_4)
R179_U59_4= NAND(U360_4, R179_U26_4)
R179_U60_4= NAND(U353_4, R179_U25_4)
R179_U61_4= NAND(R179_U60_4, R179_U59_4)
R179_U62_4= NAND(U361_4, R179_U17_4)
R179_U63_4= NAND(U354_4, R179_U18_4)
R179_U64_4= NAND(U361_4, R179_U17_4)
R179_U65_4= NAND(U354_4, R179_U18_4)
R179_U66_4= NAND(R179_U65_4, R179_U64_4)
R179_U67_4= NAND(R179_U63_4, R179_U62_4, R179_U19_4)
R179_U68_4= NAND(R179_U66_4, R179_U47_4)
R179_U69_4= NAND(U362_4, R179_U15_4)
R179_U70_4= NAND(U355_4, R179_U16_4)
R179_U71_4= NAND(U362_4, R179_U15_4)
R179_U72_4= NAND(U355_4, R179_U16_4)
R179_U73_4= NAND(R179_U72_4, R179_U71_4)
R179_U74_4= NAND(R179_U70_4, R179_U69_4, R179_U27_4)
R179_U75_4= NAND(R179_U43_4, R179_U73_4)
R179_U76_4= NAND(U363_4, R179_U13_4)
R179_U77_4= NAND(U356_4, R179_U14_4)
R179_U78_4= NAND(U363_4, R179_U13_4)
R179_U79_4= NAND(U356_4, R179_U14_4)
R179_U80_4= NAND(R179_U79_4, R179_U78_4)
R179_U81_4= NAND(R179_U77_4, R179_U76_4, R179_U28_4)
R179_U82_4= NAND(R179_U39_4, R179_U80_4)
R179_U83_4= NAND(U364_4, R179_U11_4)
R179_U84_4= NAND(U357_4, R179_U12_4)
R179_U85_4= NAND(U364_4, R179_U11_4)
R179_U86_4= NAND(U357_4, R179_U12_4)
R179_U87_4= NAND(R179_U86_4, R179_U85_4)
R179_U88_4= NAND(R179_U84_4, R179_U83_4, R179_U29_4)
R179_U89_4= NAND(R179_U35_4, R179_U87_4)
R179_U90_4= NAND(U365_4, R179_U9_4)
R179_U91_4= NAND(R179_U32_4, R179_U8_4)
R179_U92_4= NAND(R179_U91_4, R179_U90_4)
R179_U93_4= NAND(U358_4, R179_U9_4, R179_U8_4)
R179_U94_4= NAND(R179_U31_4, U365_4)
R179_U95_4= NAND(U366_4, R179_U6_4)
R179_U96_4= NAND(U359_4, R179_U7_4)
SUB_70_U6_4= AND(SUB_70_U29_4, SUB_70_U10_4)
SUB_70_U7_4= AND(SUB_70_U27_4, SUB_70_U11_4)
SUB_70_U8_4= AND(SUB_70_U25_4, SUB_70_U12_4)
SUB_70_U9_4= NAND(SUB_70_U24_4, SUB_70_U16_4)
SUB_70_U10_4= OR(R179_U5_4, R179_U20_4, R179_U24_4)
SUB_70_U11_4= NAND(SUB_70_U22_4, SUB_70_U18_4, SUB_70_U14_4)
SUB_70_U12_4= NAND(SUB_70_U23_4, SUB_70_U13_4)
SUB_70_U13_4= NOT(R179_U21_4)
SUB_70_U14_4= NOT(R179_U22_4)
SUB_70_U15_4= NAND(SUB_70_U35_4, SUB_70_U34_4)
SUB_70_U16_4= NOT(R179_U4_4)
SUB_70_U17_4= AND(SUB_70_U31_4, SUB_70_U30_4)
SUB_70_U18_4= NOT(R179_U23_4)
SUB_70_U19_4= AND(SUB_70_U33_4, SUB_70_U32_4)
SUB_70_U20_4= NOT(R179_U5_4)
SUB_70_U21_4= NOT(R179_U20_4)
SUB_70_U22_4= NOT(SUB_70_U10_4)

RMAX_REG_7__6 = BUF(U344_5)
RMAX_REG_6__6 = BUF(U343_5)
RMAX_REG_5__6 = BUF(U342_5)
RMAX_REG_4__6 = BUF(U341_5)
RMAX_REG_3__6 = BUF(U340_5)
RMAX_REG_2__6 = BUF(U339_5)
RMAX_REG_1__6 = BUF(U338_5)
RMAX_REG_0__6 = BUF(U337_5)
RMIN_REG_7__6 = BUF(U336_5)
RMIN_REG_6__6 = BUF(U335_5)
RMIN_REG_5__6 = BUF(U334_5)
RMIN_REG_4__6 = BUF(U333_5)
RMIN_REG_3__6 = BUF(U332_5)
RMIN_REG_2__6 = BUF(U331_5)
RMIN_REG_1__6 = BUF(U330_5)
RMIN_REG_0__6 = BUF(U329_5)
RLAST_REG_7__6 = BUF(U328_5)
RLAST_REG_6__6 = BUF(U327_5)
RLAST_REG_5__6 = BUF(U326_5)
RLAST_REG_4__6 = BUF(U325_5)
RLAST_REG_3__6 = BUF(U324_5)
RLAST_REG_2__6 = BUF(U323_5)
RLAST_REG_1__6 = BUF(U322_5)
RLAST_REG_0__6 = BUF(U321_5)
REG1_REG_7__6 = BUF(U320_5)
REG1_REG_6__6 = BUF(U319_5)
REG1_REG_5__6 = BUF(U318_5)
REG1_REG_4__6 = BUF(U317_5)
REG1_REG_3__6 = BUF(U316_5)
REG1_REG_2__6 = BUF(U315_5)
REG1_REG_1__6 = BUF(U314_5)
REG1_REG_0__6 = BUF(U313_5)
REG2_REG_7__6 = BUF(U312_5)
REG2_REG_6__6 = BUF(U311_5)
REG2_REG_5__6 = BUF(U310_5)
REG2_REG_4__6 = BUF(U309_5)
REG2_REG_3__6 = BUF(U308_5)
REG2_REG_2__6 = BUF(U307_5)
REG2_REG_1__6 = BUF(U306_5)
REG2_REG_0__6 = BUF(U305_5)
REG3_REG_7__6 = BUF(U304_5)
REG3_REG_6__6 = BUF(U303_5)
REG3_REG_5__6 = BUF(U302_5)
REG3_REG_4__6 = BUF(U301_5)
REG3_REG_3__6 = BUF(U300_5)
REG3_REG_2__6 = BUF(U299_5)
REG3_REG_1__6 = BUF(U298_5)
REG3_REG_0__6 = BUF(U297_5)
REG4_REG_7__6 = BUF(U296_5)
REG4_REG_6__6 = BUF(U295_5)
REG4_REG_5__6 = BUF(U294_5)
REG4_REG_4__6 = BUF(U293_5)
REG4_REG_3__6 = BUF(U292_5)
REG4_REG_2__6 = BUF(U291_5)
REG4_REG_1__6 = BUF(U290_5)
REG4_REG_0__6 = BUF(U289_5)
DATA_OUT_REG_7__6 = BUF(U288_5)
DATA_OUT_REG_6__6 = BUF(U287_5)
DATA_OUT_REG_5__6 = BUF(U286_5)
DATA_OUT_REG_4__6 = BUF(U285_5)
DATA_OUT_REG_3__6 = BUF(U284_5)
DATA_OUT_REG_2__6 = BUF(U283_5)
DATA_OUT_REG_1__6 = BUF(U282_5)
DATA_OUT_REG_0__6 = BUF(U281_5)
STATO_REG_1__6 = BUF(U280_5)
STATO_REG_0__6 = BUF(U375_5)





SUB_70_U35_5= NAND(R179_U20_5, SUB_70_U20_5)
SUB_70_U34_5= NAND(R179_U5_5, SUB_70_U21_5)
U272_5= AND(U279_5, U351_5)
U273_5= AND(ENABLE_5, U272_5, U349_5, U352_5)
U274_5= AND(U279_5, RESTART_5, U373_5)
U275_5= AND(AVERAGE_5, ENABLE_5, U272_5)
U276_5= AND(U550_5, U549_5, U279_5)
U277_5= AND(U272_5, U350_5)
U278_5= AND(STATO_REG_1__5, U420_5)
U279_5= AND(STATO_REG_1__5, U280_5)
U280_5= NAND(U348_5, U377_5)
U281_5= NAND(U546_5, U545_5, U547_5, U372_5, U543_5)
U282_5= NAND(U540_5, U539_5, U541_5, U371_5, U537_5)
U283_5= NAND(U534_5, U533_5, U535_5, U370_5, U531_5)
U284_5= NAND(U528_5, U527_5, U529_5, U369_5)
U285_5= NAND(U522_5, U521_5, U368_5)
U286_5= NAND(U516_5, U515_5, U367_5)
U287_5= NAND(U508_5, U507_5, U509_5, U511_5, U510_5)
U288_5= NAND(U503_5, U502_5, U504_5, U506_5, U505_5)
U289_5= NAND(U501_5, U500_5)
U290_5= NAND(U499_5, U498_5)
U291_5= NAND(U497_5, U496_5)
U292_5= NAND(U495_5, U494_5)
U293_5= NAND(U493_5, U492_5)
U294_5= NAND(U491_5, U490_5)
U295_5= NAND(U489_5, U488_5)
U296_5= NAND(U487_5, U486_5)
U297_5= NAND(U485_5, U484_5)
U298_5= NAND(U483_5, U482_5)
U299_5= NAND(U481_5, U480_5)
U300_5= NAND(U479_5, U478_5)
U301_5= NAND(U477_5, U476_5)
U302_5= NAND(U475_5, U474_5)
U303_5= NAND(U473_5, U472_5)
U304_5= NAND(U471_5, U470_5)
U305_5= NAND(U469_5, U468_5)
U306_5= NAND(U467_5, U466_5)
U307_5= NAND(U465_5, U464_5)
U308_5= NAND(U463_5, U462_5)
U309_5= NAND(U461_5, U460_5)
U310_5= NAND(U459_5, U458_5)
U311_5= NAND(U457_5, U456_5)
U312_5= NAND(U455_5, U454_5)
U313_5= NAND(U453_5, U452_5)
U314_5= NAND(U451_5, U450_5)
U315_5= NAND(U449_5, U448_5)
U316_5= NAND(U447_5, U446_5)
U317_5= NAND(U445_5, U444_5)
U318_5= NAND(U443_5, U442_5)
U319_5= NAND(U441_5, U440_5)
U320_5= NAND(U439_5, U438_5)
U321_5= NAND(U437_5, U436_5)
U322_5= NAND(U435_5, U434_5)
U323_5= NAND(U433_5, U432_5)
U324_5= NAND(U431_5, U430_5)
U325_5= NAND(U429_5, U428_5)
U326_5= NAND(U427_5, U426_5)
U327_5= NAND(U425_5, U424_5)
U328_5= NAND(U423_5, U422_5)
U329_5= NAND(U419_5, U418_5)
U330_5= NAND(U417_5, U416_5)
U331_5= NAND(U415_5, U414_5)
U332_5= NAND(U413_5, U412_5)
U333_5= NAND(U411_5, U410_5)
U334_5= NAND(U409_5, U408_5)
U335_5= NAND(U407_5, U406_5)
U336_5= NAND(U405_5, U404_5)
U337_5= NAND(U398_5, U397_5)
U338_5= NAND(U396_5, U395_5)
U339_5= NAND(U394_5, U393_5)
U340_5= NAND(U392_5, U391_5)
U341_5= NAND(U390_5, U389_5)
U342_5= NAND(U388_5, U387_5)
U343_5= NAND(U386_5, U385_5)
U344_5= NAND(U384_5, U383_5)
U345_5= NOT(STATO_REG_0__5)
U346_5= NOT(STATO_REG_1__5)
U347_5= NOT(GT_88_U6_5)
U348_5= NAND(STATO_REG_1__5, U345_5)
U349_5= NOT(AVERAGE_5)
U350_5= NOT(ENABLE_5)
U351_5= NOT(RESTART_5)
U352_5= NOT(GTE_79_U6_5)
U353_5= NAND(U552_5, U551_5)
U354_5= NAND(U554_5, U553_5)
U355_5= NAND(U556_5, U555_5)
U356_5= NAND(U558_5, U557_5)
U357_5= NAND(U560_5, U559_5)
U358_5= NAND(U562_5, U561_5)
U359_5= NAND(U564_5, U563_5)
U360_5= NAND(U566_5, U565_5)
U361_5= NAND(U568_5, U567_5)
U362_5= NAND(U570_5, U569_5)
U363_5= NAND(U572_5, U571_5)
U364_5= NAND(U574_5, U573_5)
U365_5= NAND(U576_5, U575_5)
U366_5= NAND(U578_5, U577_5)
U367_5= AND(U514_5, U512_5, U513_5, U517_5)
U368_5= AND(U520_5, U518_5, U519_5, U523_5)
U369_5= AND(U526_5, U524_5, U525_5)
U370_5= AND(U532_5, U530_5)
U371_5= AND(U538_5, U536_5)
U372_5= AND(U544_5, U542_5)
U373_5= NOT(GTE_67_U6_5)
U374_5= OR(STATO_REG_1__5, STATO_REG_0__5)
U375_5= NOT(U374_5)
U376_5= NOT(U348_5)
U377_5= NAND(STATO_REG_0__5, U346_5)
U378_5= NOT(U280_5)
U379_5= NAND(GT_88_U6_5, STATO_REG_1__5)
U380_5= NAND(U345_5, U379_5)
U381_5= OR(STATO_REG_0__5, GT_88_U6_5)
U382_5= NAND(U374_5, U381_5)
U383_5= NAND(RMAX_REG_7__5, U382_5)
U384_5= NAND(DATA_IN_7__5, U380_5)
U385_5= NAND(RMAX_REG_6__5, U382_5)
U386_5= NAND(DATA_IN_6__5, U380_5)
U387_5= NAND(RMAX_REG_5__5, U382_5)
U388_5= NAND(DATA_IN_5__5, U380_5)
U389_5= NAND(RMAX_REG_4__5, U382_5)
U390_5= NAND(DATA_IN_4__5, U380_5)
U391_5= NAND(RMAX_REG_3__5, U382_5)
U392_5= NAND(DATA_IN_3__5, U380_5)
U393_5= NAND(RMAX_REG_2__5, U382_5)
U394_5= NAND(DATA_IN_2__5, U380_5)
U395_5= NAND(RMAX_REG_1__5, U382_5)
U396_5= NAND(DATA_IN_1__5, U380_5)
U397_5= NAND(RMAX_REG_0__5, U382_5)
U398_5= NAND(DATA_IN_0__5, U380_5)
U399_5= NAND(LT_90_U6_5, U347_5)
U400_5= NAND(U399_5, U345_5)
U401_5= NAND(U374_5, U400_5)
U402_5= NAND(STATO_REG_1__5, U347_5, LT_90_U6_5)
U403_5= NAND(U345_5, U402_5)
U404_5= NAND(DATA_IN_7__5, U403_5)
U405_5= NAND(RMIN_REG_7__5, U401_5)
U406_5= NAND(DATA_IN_6__5, U403_5)
U407_5= NAND(RMIN_REG_6__5, U401_5)
U408_5= NAND(DATA_IN_5__5, U403_5)
U409_5= NAND(RMIN_REG_5__5, U401_5)
U410_5= NAND(DATA_IN_4__5, U403_5)
U411_5= NAND(RMIN_REG_4__5, U401_5)
U412_5= NAND(DATA_IN_3__5, U403_5)
U413_5= NAND(RMIN_REG_3__5, U401_5)
U414_5= NAND(DATA_IN_2__5, U403_5)
U415_5= NAND(RMIN_REG_2__5, U401_5)
U416_5= NAND(DATA_IN_1__5, U403_5)
U417_5= NAND(RMIN_REG_1__5, U401_5)
U418_5= NAND(DATA_IN_0__5, U403_5)
U419_5= NAND(RMIN_REG_0__5, U401_5)
U420_5= OR(STATO_REG_0__5, ENABLE_5)
U421_5= NAND(U374_5, U420_5)
U422_5= NAND(U278_5, DATA_IN_7__5)
U423_5= NAND(RLAST_REG_7__5, U421_5)
U424_5= NAND(U278_5, DATA_IN_6__5)
U425_5= NAND(RLAST_REG_6__5, U421_5)
U426_5= NAND(U278_5, DATA_IN_5__5)
U427_5= NAND(RLAST_REG_5__5, U421_5)
U428_5= NAND(U278_5, DATA_IN_4__5)
U429_5= NAND(RLAST_REG_4__5, U421_5)
U430_5= NAND(U278_5, DATA_IN_3__5)
U431_5= NAND(RLAST_REG_3__5, U421_5)
U432_5= NAND(U278_5, DATA_IN_2__5)
U433_5= NAND(RLAST_REG_2__5, U421_5)
U434_5= NAND(U278_5, DATA_IN_1__5)
U435_5= NAND(RLAST_REG_1__5, U421_5)
U436_5= NAND(U278_5, DATA_IN_0__5)
U437_5= NAND(RLAST_REG_0__5, U421_5)
U438_5= NAND(U376_5, DATA_IN_7__5)
U439_5= NAND(REG1_REG_7__5, U378_5)
U440_5= NAND(U376_5, DATA_IN_6__5)
U441_5= NAND(REG1_REG_6__5, U378_5)
U442_5= NAND(U376_5, DATA_IN_5__5)
U443_5= NAND(REG1_REG_5__5, U378_5)
U444_5= NAND(U376_5, DATA_IN_4__5)
U445_5= NAND(REG1_REG_4__5, U378_5)
U446_5= NAND(U376_5, DATA_IN_3__5)
U447_5= NAND(REG1_REG_3__5, U378_5)
U448_5= NAND(U376_5, DATA_IN_2__5)
U449_5= NAND(REG1_REG_2__5, U378_5)
U450_5= NAND(U376_5, DATA_IN_1__5)
U451_5= NAND(REG1_REG_1__5, U378_5)
U452_5= NAND(U376_5, DATA_IN_0__5)
U453_5= NAND(REG1_REG_0__5, U378_5)
U454_5= NAND(REG1_REG_7__5, U376_5)
U455_5= NAND(REG2_REG_7__5, U378_5)
U456_5= NAND(REG1_REG_6__5, U376_5)
U457_5= NAND(REG2_REG_6__5, U378_5)
U458_5= NAND(REG1_REG_5__5, U376_5)
U459_5= NAND(REG2_REG_5__5, U378_5)
U460_5= NAND(REG1_REG_4__5, U376_5)
U461_5= NAND(REG2_REG_4__5, U378_5)
U462_5= NAND(REG1_REG_3__5, U376_5)
U463_5= NAND(REG2_REG_3__5, U378_5)
U464_5= NAND(REG1_REG_2__5, U376_5)
U465_5= NAND(REG2_REG_2__5, U378_5)
U466_5= NAND(REG1_REG_1__5, U376_5)
U467_5= NAND(REG2_REG_1__5, U378_5)
U468_5= NAND(REG1_REG_0__5, U376_5)
U469_5= NAND(REG2_REG_0__5, U378_5)
U470_5= NAND(REG2_REG_7__5, U376_5)
U471_5= NAND(REG3_REG_7__5, U378_5)
U472_5= NAND(REG2_REG_6__5, U376_5)
U473_5= NAND(REG3_REG_6__5, U378_5)
U474_5= NAND(REG2_REG_5__5, U376_5)
U475_5= NAND(REG3_REG_5__5, U378_5)
U476_5= NAND(REG2_REG_4__5, U376_5)
U477_5= NAND(REG3_REG_4__5, U378_5)
U478_5= NAND(REG2_REG_3__5, U376_5)
U479_5= NAND(REG3_REG_3__5, U378_5)
U480_5= NAND(REG2_REG_2__5, U376_5)
U481_5= NAND(REG3_REG_2__5, U378_5)
U482_5= NAND(REG2_REG_1__5, U376_5)
U483_5= NAND(REG3_REG_1__5, U378_5)
U484_5= NAND(REG2_REG_0__5, U376_5)
U485_5= NAND(REG3_REG_0__5, U378_5)
U486_5= NAND(REG3_REG_7__5, U376_5)
U487_5= NAND(REG4_REG_7__5, U378_5)
U488_5= NAND(REG3_REG_6__5, U376_5)
U489_5= NAND(REG4_REG_6__5, U378_5)
U490_5= NAND(REG3_REG_5__5, U376_5)
U491_5= NAND(REG4_REG_5__5, U378_5)
U492_5= NAND(REG3_REG_4__5, U376_5)
U493_5= NAND(REG4_REG_4__5, U378_5)
U494_5= NAND(REG3_REG_3__5, U376_5)
U495_5= NAND(REG4_REG_3__5, U378_5)
U496_5= NAND(REG3_REG_2__5, U376_5)
U497_5= NAND(REG4_REG_2__5, U378_5)
U498_5= NAND(REG3_REG_1__5, U376_5)
U499_5= NAND(REG4_REG_1__5, U378_5)
U500_5= NAND(REG3_REG_0__5, U376_5)
U501_5= NAND(REG4_REG_0__5, U378_5)
U502_5= NAND(U277_5, RLAST_REG_7__5)
U503_5= NAND(U275_5, REG4_REG_7__5)
U504_5= NAND(SUB_70_166_U22_5, U274_5)
U505_5= NAND(SUB_82_165_U22_5, U273_5)
U506_5= NAND(DATA_OUT_REG_7__5, U378_5)
U507_5= NAND(U277_5, RLAST_REG_6__5)
U508_5= NAND(U275_5, REG4_REG_6__5)
U509_5= NAND(SUB_70_166_U9_5, U274_5)
U510_5= NAND(SUB_82_165_U9_5, U273_5)
U511_5= NAND(DATA_OUT_REG_6__5, U378_5)
U512_5= NAND(U277_5, RLAST_REG_5__5)
U513_5= NAND(R179_U4_5, U276_5)
U514_5= NAND(U275_5, REG4_REG_5__5)
U515_5= NAND(SUB_70_166_U8_5, U274_5)
U516_5= NAND(SUB_82_165_U8_5, U273_5)
U517_5= NAND(DATA_OUT_REG_5__5, U378_5)
U518_5= NAND(U277_5, RLAST_REG_4__5)
U519_5= NAND(R179_U21_5, U276_5)
U520_5= NAND(U275_5, REG4_REG_4__5)
U521_5= NAND(SUB_70_166_U7_5, U274_5)
U522_5= NAND(SUB_82_165_U7_5, U273_5)
U523_5= NAND(DATA_OUT_REG_4__5, U378_5)
U524_5= NAND(U277_5, RLAST_REG_3__5)
U525_5= NAND(R179_U22_5, U276_5)
U526_5= NAND(U275_5, REG4_REG_3__5)
U527_5= NAND(SUB_70_166_U18_5, U274_5)
U528_5= NAND(SUB_82_165_U18_5, U273_5)
U529_5= NAND(DATA_OUT_REG_3__5, U378_5)
U530_5= NAND(U277_5, RLAST_REG_2__5)
U531_5= NAND(R179_U23_5, U276_5)
U532_5= NAND(U275_5, REG4_REG_2__5)
U533_5= NAND(SUB_70_166_U6_5, U274_5)
U534_5= NAND(SUB_82_165_U6_5, U273_5)
U535_5= NAND(DATA_OUT_REG_2__5, U378_5)
U536_5= NAND(U277_5, RLAST_REG_1__5)
U537_5= NAND(R179_U24_5, U276_5)
U538_5= NAND(U275_5, REG4_REG_1__5)
U539_5= NAND(SUB_70_166_U16_5, U274_5)
U540_5= NAND(SUB_82_165_U16_5, U273_5)
U541_5= NAND(DATA_OUT_REG_1__5, U378_5)
U542_5= NAND(U277_5, RLAST_REG_0__5)
U543_5= NAND(R179_U5_5, U276_5)
U544_5= NAND(U275_5, REG4_REG_0__5)
U545_5= NAND(SUB_70_U15_5, U274_5)
U546_5= NAND(SUB_82_U15_5, U273_5)
U547_5= NAND(DATA_OUT_REG_0__5, U378_5)
U548_5= NAND(ENABLE_5, U349_5, GTE_79_U6_5)
U549_5= NAND(RESTART_5, U373_5)
U550_5= NAND(U548_5, U351_5)
U551_5= NAND(DATA_IN_6__5, U351_5)
U552_5= NAND(RESTART_5, RMAX_REG_6__5)
U553_5= NAND(DATA_IN_5__5, U351_5)
U554_5= NAND(RESTART_5, RMAX_REG_5__5)
U555_5= NAND(DATA_IN_4__5, U351_5)
U556_5= NAND(RESTART_5, RMAX_REG_4__5)
U557_5= NAND(DATA_IN_3__5, U351_5)
U558_5= NAND(RESTART_5, RMAX_REG_3__5)
U559_5= NAND(DATA_IN_2__5, U351_5)
U560_5= NAND(RESTART_5, RMAX_REG_2__5)
U561_5= NAND(DATA_IN_1__5, U351_5)
U562_5= NAND(RESTART_5, RMAX_REG_1__5)
U563_5= NAND(DATA_IN_0__5, U351_5)
U564_5= NAND(RESTART_5, RMAX_REG_0__5)
U565_5= NAND(REG4_REG_6__5, U351_5)
U566_5= NAND(RESTART_5, RMIN_REG_6__5)
U567_5= NAND(REG4_REG_5__5, U351_5)
U568_5= NAND(RESTART_5, RMIN_REG_5__5)
U569_5= NAND(REG4_REG_4__5, U351_5)
U570_5= NAND(RESTART_5, RMIN_REG_4__5)
U571_5= NAND(REG4_REG_3__5, U351_5)
U572_5= NAND(RESTART_5, RMIN_REG_3__5)
U573_5= NAND(REG4_REG_2__5, U351_5)
U574_5= NAND(RESTART_5, RMIN_REG_2__5)
U575_5= NAND(REG4_REG_1__5, U351_5)
U576_5= NAND(RESTART_5, RMIN_REG_1__5)
U577_5= NAND(REG4_REG_0__5, U351_5)
U578_5= NAND(RESTART_5, RMIN_REG_0__5)
SUB_70_U33_5= NAND(SUB_70_U22_5, SUB_70_U18_5)
SUB_70_U32_5= NAND(R179_U23_5, SUB_70_U10_5)
SUB_70_U31_5= NAND(SUB_70_U24_5, SUB_70_U16_5)
SUB_70_U30_5= NAND(R179_U4_5, SUB_70_U12_5)
SUB_70_U29_5= NAND(R179_U24_5, SUB_70_U28_5)
SUB_70_U28_5= OR(R179_U5_5, R179_U20_5)
SUB_70_U27_5= NAND(R179_U22_5, SUB_70_U26_5)
SUB_70_U26_5= NAND(SUB_70_U22_5, SUB_70_U18_5)
SUB_70_U25_5= NAND(R179_U21_5, SUB_70_U11_5)
SUB_70_U24_5= NOT(SUB_70_U12_5)
SUB_70_U23_5= NOT(SUB_70_U11_5)
GTE_67_U6_5= NOT(ADD_65_U5_5)
SUB_82_U6_5= AND(SUB_82_U29_5, SUB_82_U10_5)
SUB_82_U7_5= AND(SUB_82_U27_5, SUB_82_U11_5)
SUB_82_U8_5= AND(SUB_82_U25_5, SUB_82_U12_5)
SUB_82_U9_5= NAND(SUB_82_U24_5, SUB_82_U16_5)
SUB_82_U10_5= OR(R179_U5_5, R179_U20_5, R179_U24_5)
SUB_82_U11_5= NAND(SUB_82_U22_5, SUB_82_U18_5, SUB_82_U14_5)
SUB_82_U12_5= NAND(SUB_82_U23_5, SUB_82_U13_5)
SUB_82_U13_5= NOT(R179_U21_5)
SUB_82_U14_5= NOT(R179_U22_5)
SUB_82_U15_5= NAND(SUB_82_U35_5, SUB_82_U34_5)
SUB_82_U16_5= NOT(R179_U4_5)
SUB_82_U17_5= AND(SUB_82_U31_5, SUB_82_U30_5)
SUB_82_U18_5= NOT(R179_U23_5)
SUB_82_U19_5= AND(SUB_82_U33_5, SUB_82_U32_5)
SUB_82_U20_5= NOT(R179_U5_5)
SUB_82_U21_5= NOT(R179_U20_5)
SUB_82_U22_5= NOT(SUB_82_U10_5)
SUB_82_U23_5= NOT(SUB_82_U11_5)
SUB_82_U24_5= NOT(SUB_82_U12_5)
SUB_82_U25_5= NAND(R179_U21_5, SUB_82_U11_5)
SUB_82_U26_5= NAND(SUB_82_U22_5, SUB_82_U18_5)
SUB_82_U27_5= NAND(R179_U22_5, SUB_82_U26_5)
SUB_82_U28_5= OR(R179_U5_5, R179_U20_5)
SUB_82_U29_5= NAND(R179_U24_5, SUB_82_U28_5)
SUB_82_U30_5= NAND(R179_U4_5, SUB_82_U12_5)
SUB_82_U31_5= NAND(SUB_82_U24_5, SUB_82_U16_5)
SUB_82_U32_5= NAND(R179_U23_5, SUB_82_U10_5)
SUB_82_U33_5= NAND(SUB_82_U22_5, SUB_82_U18_5)
SUB_82_U34_5= NAND(R179_U5_5, SUB_82_U21_5)
SUB_82_U35_5= NAND(R179_U20_5, SUB_82_U20_5)
ADD_65_U4_5= AND(RMAX_REG_6__5, ADD_65_U7_5)
ADD_65_U5_5= NAND(ADD_65_U31_5, ADD_65_U30_5)
ADD_65_U6_5= NOT(RMAX_REG_6__5)
ADD_65_U7_5= NAND(ADD_65_U24_5, ADD_65_U23_5)
ADD_65_U8_5= OR(RMIN_REG_5__5, RMAX_REG_5__5)
ADD_65_U9_5= NAND(RMAX_REG_1__5, RMIN_REG_1__5)
ADD_65_U10_5= NAND(RMAX_REG_0__5, RMIN_REG_0__5)
ADD_65_U11_5= NAND(ADD_65_U10_5, ADD_65_U9_5)
ADD_65_U12_5= OR(RMAX_REG_1__5, RMIN_REG_1__5)
ADD_65_U13_5= OR(RMAX_REG_2__5, RMIN_REG_2__5)
ADD_65_U14_5= NAND(ADD_65_U12_5, ADD_65_U13_5, ADD_65_U11_5)
ADD_65_U15_5= NAND(RMAX_REG_3__5, RMIN_REG_3__5)
ADD_65_U16_5= NAND(RMAX_REG_2__5, RMIN_REG_2__5)
ADD_65_U17_5= NAND(ADD_65_U15_5, ADD_65_U16_5, ADD_65_U14_5)
ADD_65_U18_5= OR(RMAX_REG_3__5, RMIN_REG_3__5)
ADD_65_U19_5= OR(RMAX_REG_4__5, RMIN_REG_4__5)
ADD_65_U20_5= NAND(ADD_65_U18_5, ADD_65_U19_5, ADD_65_U17_5)
ADD_65_U21_5= NAND(RMAX_REG_4__5, RMIN_REG_4__5)
ADD_65_U22_5= NAND(ADD_65_U20_5, ADD_65_U21_5)
ADD_65_U23_5= NAND(ADD_65_U22_5, ADD_65_U8_5)
ADD_65_U24_5= NAND(RMAX_REG_5__5, RMIN_REG_5__5)
ADD_65_U25_5= NOT(ADD_65_U7_5)
ADD_65_U26_5= OR(RMIN_REG_6__5, ADD_65_U4_5)
ADD_65_U27_5= NAND(ADD_65_U25_5, ADD_65_U6_5)
ADD_65_U28_5= NAND(ADD_65_U27_5, ADD_65_U26_5)
ADD_65_U29_5= OR(RMIN_REG_7__5, RMAX_REG_7__5)
ADD_65_U30_5= NAND(RMIN_REG_7__5, RMAX_REG_7__5)
ADD_65_U31_5= NAND(ADD_65_U29_5, ADD_65_U28_5)
ADD_77_U4_5= AND(DATA_IN_6__5, ADD_77_U7_5)
ADD_77_U5_5= NAND(ADD_77_U31_5, ADD_77_U30_5)
ADD_77_U6_5= NOT(DATA_IN_6__5)
ADD_77_U7_5= NAND(ADD_77_U24_5, ADD_77_U23_5)
ADD_77_U8_5= OR(REG4_REG_5__5, DATA_IN_5__5)
ADD_77_U9_5= NAND(DATA_IN_1__5, REG4_REG_1__5)
ADD_77_U10_5= NAND(DATA_IN_0__5, REG4_REG_0__5)
ADD_77_U11_5= NAND(ADD_77_U10_5, ADD_77_U9_5)
ADD_77_U12_5= OR(DATA_IN_1__5, REG4_REG_1__5)
ADD_77_U13_5= OR(DATA_IN_2__5, REG4_REG_2__5)
ADD_77_U14_5= NAND(ADD_77_U12_5, ADD_77_U13_5, ADD_77_U11_5)
ADD_77_U15_5= NAND(DATA_IN_3__5, REG4_REG_3__5)
ADD_77_U16_5= NAND(DATA_IN_2__5, REG4_REG_2__5)
ADD_77_U17_5= NAND(ADD_77_U15_5, ADD_77_U16_5, ADD_77_U14_5)
ADD_77_U18_5= OR(DATA_IN_3__5, REG4_REG_3__5)
ADD_77_U19_5= OR(DATA_IN_4__5, REG4_REG_4__5)
ADD_77_U20_5= NAND(ADD_77_U18_5, ADD_77_U19_5, ADD_77_U17_5)
ADD_77_U21_5= NAND(DATA_IN_4__5, REG4_REG_4__5)
ADD_77_U22_5= NAND(ADD_77_U20_5, ADD_77_U21_5)
ADD_77_U23_5= NAND(ADD_77_U22_5, ADD_77_U8_5)
ADD_77_U24_5= NAND(DATA_IN_5__5, REG4_REG_5__5)
ADD_77_U25_5= NOT(ADD_77_U7_5)
ADD_77_U26_5= OR(REG4_REG_6__5, ADD_77_U4_5)
ADD_77_U27_5= NAND(ADD_77_U25_5, ADD_77_U6_5)
ADD_77_U28_5= NAND(ADD_77_U27_5, ADD_77_U26_5)
ADD_77_U29_5= OR(REG4_REG_7__5, DATA_IN_7__5)
ADD_77_U30_5= NAND(REG4_REG_7__5, DATA_IN_7__5)
ADD_77_U31_5= NAND(ADD_77_U29_5, ADD_77_U28_5)
SUB_70_166_U6_5= AND(SUB_70_166_U31_5, SUB_70_166_U10_5)
SUB_70_166_U7_5= AND(SUB_70_166_U29_5, SUB_70_166_U11_5)
SUB_70_166_U8_5= AND(SUB_70_166_U27_5, SUB_70_166_U12_5)
SUB_70_166_U9_5= NAND(SUB_70_166_U21_5, SUB_70_166_U26_5)
SUB_70_166_U10_5= OR(SUB_70_U6_5, SUB_70_U15_5, SUB_70_U19_5)
SUB_70_166_U11_5= NAND(SUB_70_166_U23_5, SUB_70_166_U17_5, SUB_70_166_U15_5)
SUB_70_166_U12_5= NAND(SUB_70_166_U24_5, SUB_70_166_U14_5)
SUB_70_166_U13_5= NOT(SUB_70_U9_5)
SUB_70_166_U14_5= NOT(SUB_70_U17_5)
SUB_70_166_U15_5= NOT(SUB_70_U8_5)
SUB_70_166_U16_5= NAND(SUB_70_166_U35_5, SUB_70_166_U34_5)
SUB_70_166_U17_5= NOT(SUB_70_U7_5)
SUB_70_166_U18_5= AND(SUB_70_166_U33_5, SUB_70_166_U32_5)
SUB_70_166_U19_5= NOT(SUB_70_U6_5)
SUB_70_166_U20_5= NOT(SUB_70_U15_5)
SUB_70_166_U21_5= NAND(SUB_70_166_U12_5, SUB_70_166_U13_5)
SUB_70_166_U22_5= NOT(SUB_70_166_U21_5)
SUB_70_166_U23_5= NOT(SUB_70_166_U10_5)
SUB_70_166_U24_5= NOT(SUB_70_166_U11_5)
SUB_70_166_U25_5= NOT(SUB_70_166_U12_5)
SUB_70_166_U26_5= NAND(SUB_70_U9_5, SUB_70_166_U25_5)
SUB_70_166_U27_5= NAND(SUB_70_U17_5, SUB_70_166_U11_5)
SUB_70_166_U28_5= NAND(SUB_70_166_U23_5, SUB_70_166_U17_5)
SUB_70_166_U29_5= NAND(SUB_70_U8_5, SUB_70_166_U28_5)
SUB_70_166_U30_5= OR(SUB_70_U6_5, SUB_70_U15_5)
SUB_70_166_U31_5= NAND(SUB_70_U19_5, SUB_70_166_U30_5)
SUB_70_166_U32_5= NAND(SUB_70_U7_5, SUB_70_166_U10_5)
SUB_70_166_U33_5= NAND(SUB_70_166_U23_5, SUB_70_166_U17_5)
SUB_70_166_U34_5= NAND(SUB_70_U6_5, SUB_70_166_U20_5)
SUB_70_166_U35_5= NAND(SUB_70_U15_5, SUB_70_166_U19_5)
LT_90_U6_5= NAND(LT_90_U41_5, LT_90_U42_5)
LT_90_U7_5= NOT(DATA_IN_7__5)
LT_90_U8_5= NOT(DATA_IN_1__5)
LT_90_U9_5= NOT(RMIN_REG_1__5)
LT_90_U10_5= NOT(RMIN_REG_2__5)
LT_90_U11_5= NOT(DATA_IN_2__5)
LT_90_U12_5= NOT(DATA_IN_3__5)
LT_90_U13_5= NOT(RMIN_REG_3__5)
LT_90_U14_5= NOT(RMIN_REG_4__5)
LT_90_U15_5= NOT(DATA_IN_4__5)
LT_90_U16_5= NOT(DATA_IN_5__5)
LT_90_U17_5= NOT(RMIN_REG_5__5)
LT_90_U18_5= NOT(RMIN_REG_6__5)
LT_90_U19_5= NOT(DATA_IN_6__5)
LT_90_U20_5= NOT(RMIN_REG_7__5)
LT_90_U21_5= NOT(DATA_IN_0__5)
LT_90_U22_5= NAND(DATA_IN_1__5, LT_90_U9_5)
LT_90_U23_5= NAND(RMIN_REG_0__5, LT_90_U21_5, LT_90_U22_5)
LT_90_U24_5= NAND(RMIN_REG_1__5, LT_90_U8_5)
LT_90_U25_5= NAND(RMIN_REG_2__5, LT_90_U11_5)
LT_90_U26_5= NAND(LT_90_U24_5, LT_90_U25_5, LT_90_U23_5)
LT_90_U27_5= NAND(DATA_IN_2__5, LT_90_U10_5)
LT_90_U28_5= NAND(DATA_IN_3__5, LT_90_U13_5)
LT_90_U29_5= NAND(LT_90_U27_5, LT_90_U28_5, LT_90_U26_5)
LT_90_U30_5= NAND(RMIN_REG_3__5, LT_90_U12_5)
LT_90_U31_5= NAND(RMIN_REG_4__5, LT_90_U15_5)
LT_90_U32_5= NAND(LT_90_U30_5, LT_90_U31_5, LT_90_U29_5)
LT_90_U33_5= NAND(DATA_IN_4__5, LT_90_U14_5)
LT_90_U34_5= NAND(DATA_IN_5__5, LT_90_U17_5)
LT_90_U35_5= NAND(LT_90_U33_5, LT_90_U34_5, LT_90_U32_5)
LT_90_U36_5= NAND(RMIN_REG_5__5, LT_90_U16_5)
LT_90_U37_5= NAND(RMIN_REG_6__5, LT_90_U19_5)
LT_90_U38_5= NAND(LT_90_U36_5, LT_90_U37_5, LT_90_U35_5)
LT_90_U39_5= NAND(DATA_IN_6__5, LT_90_U18_5)
LT_90_U40_5= NAND(RMIN_REG_7__5, LT_90_U7_5)
LT_90_U41_5= NAND(LT_90_U39_5, LT_90_U40_5, LT_90_U38_5)
LT_90_U42_5= NAND(DATA_IN_7__5, LT_90_U20_5)
GT_88_U6_5= NAND(GT_88_U41_5, GT_88_U42_5)
GT_88_U7_5= NOT(RMAX_REG_7__5)
GT_88_U8_5= NOT(RMAX_REG_1__5)
GT_88_U9_5= NOT(DATA_IN_1__5)
GT_88_U10_5= NOT(DATA_IN_2__5)
GT_88_U11_5= NOT(RMAX_REG_2__5)
GT_88_U12_5= NOT(RMAX_REG_3__5)
GT_88_U13_5= NOT(DATA_IN_3__5)
GT_88_U14_5= NOT(DATA_IN_4__5)
GT_88_U15_5= NOT(RMAX_REG_4__5)
GT_88_U16_5= NOT(RMAX_REG_5__5)
GT_88_U17_5= NOT(DATA_IN_5__5)
GT_88_U18_5= NOT(DATA_IN_6__5)
GT_88_U19_5= NOT(RMAX_REG_6__5)
GT_88_U20_5= NOT(DATA_IN_7__5)
GT_88_U21_5= NOT(RMAX_REG_0__5)
GT_88_U22_5= NAND(RMAX_REG_1__5, GT_88_U9_5)
GT_88_U23_5= NAND(DATA_IN_0__5, GT_88_U21_5, GT_88_U22_5)
GT_88_U24_5= NAND(DATA_IN_1__5, GT_88_U8_5)
GT_88_U25_5= NAND(DATA_IN_2__5, GT_88_U11_5)
GT_88_U26_5= NAND(GT_88_U24_5, GT_88_U25_5, GT_88_U23_5)
GT_88_U27_5= NAND(RMAX_REG_2__5, GT_88_U10_5)
GT_88_U28_5= NAND(RMAX_REG_3__5, GT_88_U13_5)
GT_88_U29_5= NAND(GT_88_U27_5, GT_88_U28_5, GT_88_U26_5)
GT_88_U30_5= NAND(DATA_IN_3__5, GT_88_U12_5)
GT_88_U31_5= NAND(DATA_IN_4__5, GT_88_U15_5)
GT_88_U32_5= NAND(GT_88_U30_5, GT_88_U31_5, GT_88_U29_5)
GT_88_U33_5= NAND(RMAX_REG_4__5, GT_88_U14_5)
GT_88_U34_5= NAND(RMAX_REG_5__5, GT_88_U17_5)
GT_88_U35_5= NAND(GT_88_U33_5, GT_88_U34_5, GT_88_U32_5)
GT_88_U36_5= NAND(DATA_IN_5__5, GT_88_U16_5)
GT_88_U37_5= NAND(DATA_IN_6__5, GT_88_U19_5)
GT_88_U38_5= NAND(GT_88_U36_5, GT_88_U37_5, GT_88_U35_5)
GT_88_U39_5= NAND(RMAX_REG_6__5, GT_88_U18_5)
GT_88_U40_5= NAND(DATA_IN_7__5, GT_88_U7_5)
GT_88_U41_5= NAND(GT_88_U39_5, GT_88_U40_5, GT_88_U38_5)
GT_88_U42_5= NAND(RMAX_REG_7__5, GT_88_U20_5)
SUB_82_165_U6_5= AND(SUB_82_165_U31_5, SUB_82_165_U10_5)
SUB_82_165_U7_5= AND(SUB_82_165_U29_5, SUB_82_165_U11_5)
SUB_82_165_U8_5= AND(SUB_82_165_U27_5, SUB_82_165_U12_5)
SUB_82_165_U9_5= NAND(SUB_82_165_U21_5, SUB_82_165_U26_5)
SUB_82_165_U10_5= OR(SUB_82_U6_5, SUB_82_U15_5, SUB_82_U19_5)
SUB_82_165_U11_5= NAND(SUB_82_165_U23_5, SUB_82_165_U17_5, SUB_82_165_U15_5)
SUB_82_165_U12_5= NAND(SUB_82_165_U24_5, SUB_82_165_U14_5)
SUB_82_165_U13_5= NOT(SUB_82_U9_5)
SUB_82_165_U14_5= NOT(SUB_82_U17_5)
SUB_82_165_U15_5= NOT(SUB_82_U8_5)
SUB_82_165_U16_5= NAND(SUB_82_165_U35_5, SUB_82_165_U34_5)
SUB_82_165_U17_5= NOT(SUB_82_U7_5)
SUB_82_165_U18_5= AND(SUB_82_165_U33_5, SUB_82_165_U32_5)
SUB_82_165_U19_5= NOT(SUB_82_U6_5)
SUB_82_165_U20_5= NOT(SUB_82_U15_5)
SUB_82_165_U21_5= NAND(SUB_82_165_U12_5, SUB_82_165_U13_5)
SUB_82_165_U22_5= NOT(SUB_82_165_U21_5)
SUB_82_165_U23_5= NOT(SUB_82_165_U10_5)
SUB_82_165_U24_5= NOT(SUB_82_165_U11_5)
SUB_82_165_U25_5= NOT(SUB_82_165_U12_5)
SUB_82_165_U26_5= NAND(SUB_82_U9_5, SUB_82_165_U25_5)
SUB_82_165_U27_5= NAND(SUB_82_U17_5, SUB_82_165_U11_5)
SUB_82_165_U28_5= NAND(SUB_82_165_U23_5, SUB_82_165_U17_5)
SUB_82_165_U29_5= NAND(SUB_82_U8_5, SUB_82_165_U28_5)
SUB_82_165_U30_5= OR(SUB_82_U6_5, SUB_82_U15_5)
SUB_82_165_U31_5= NAND(SUB_82_U19_5, SUB_82_165_U30_5)
SUB_82_165_U32_5= NAND(SUB_82_U7_5, SUB_82_165_U10_5)
SUB_82_165_U33_5= NAND(SUB_82_165_U23_5, SUB_82_165_U17_5)
SUB_82_165_U34_5= NAND(SUB_82_U6_5, SUB_82_165_U20_5)
SUB_82_165_U35_5= NAND(SUB_82_U15_5, SUB_82_165_U19_5)
GTE_79_U6_5= NOT(ADD_77_U5_5)
R179_U4_5= AND(R179_U55_5, R179_U51_5)
R179_U5_5= NAND(R179_U94_5, R179_U93_5, R179_U56_5)
R179_U6_5= NOT(U359_5)
R179_U7_5= NOT(U366_5)
R179_U8_5= NOT(U365_5)
R179_U9_5= NAND(U366_5, U359_5)
R179_U10_5= NOT(U358_5)
R179_U11_5= NOT(U357_5)
R179_U12_5= NOT(U364_5)
R179_U13_5= NOT(U356_5)
R179_U14_5= NOT(U363_5)
R179_U15_5= NOT(U355_5)
R179_U16_5= NOT(U362_5)
R179_U17_5= NOT(U354_5)
R179_U18_5= NOT(U361_5)
R179_U19_5= NAND(R179_U46_5, R179_U45_5)
R179_U20_5= NAND(R179_U96_5, R179_U95_5)
R179_U21_5= NAND(R179_U68_5, R179_U67_5)
R179_U22_5= NAND(R179_U75_5, R179_U74_5)
R179_U23_5= NAND(R179_U82_5, R179_U81_5)
R179_U24_5= NAND(R179_U89_5, R179_U88_5)
R179_U25_5= NOT(U360_5)
R179_U26_5= NOT(U353_5)
R179_U27_5= NAND(R179_U42_5, R179_U41_5)
R179_U28_5= NAND(R179_U38_5, R179_U37_5)
R179_U29_5= NAND(R179_U30_5, R179_U34_5)
R179_U30_5= NAND(U358_5, R179_U32_5)
R179_U31_5= NOT(R179_U30_5)
R179_U32_5= NOT(R179_U9_5)
R179_U33_5= NAND(R179_U10_5, R179_U9_5)
R179_U34_5= NAND(U365_5, R179_U33_5)
R179_U35_5= NOT(R179_U29_5)
R179_U36_5= OR(U357_5, U364_5)
R179_U37_5= NAND(R179_U36_5, R179_U29_5)
R179_U38_5= NAND(U364_5, U357_5)
R179_U39_5= NOT(R179_U28_5)
R179_U40_5= OR(U356_5, U363_5)
R179_U41_5= NAND(R179_U40_5, R179_U28_5)
R179_U42_5= NAND(U363_5, U356_5)
R179_U43_5= NOT(R179_U27_5)
R179_U44_5= OR(U355_5, U362_5)
R179_U45_5= NAND(R179_U44_5, R179_U27_5)
R179_U46_5= NAND(U362_5, U355_5)
R179_U47_5= NOT(R179_U19_5)
R179_U48_5= OR(U354_5, U361_5)
R179_U49_5= NAND(R179_U48_5, R179_U19_5)
R179_U50_5= NAND(U361_5, U354_5)
R179_U51_5= NAND(R179_U58_5, R179_U57_5, R179_U50_5, R179_U49_5)
R179_U52_5= NAND(U361_5, U354_5)
R179_U53_5= NAND(R179_U47_5, R179_U52_5)
R179_U54_5= OR(U361_5, U354_5)
R179_U55_5= NAND(R179_U54_5, R179_U61_5, R179_U53_5)
R179_U56_5= NAND(R179_U92_5, R179_U10_5)
R179_U57_5= NAND(U360_5, R179_U26_5)
R179_U58_5= NAND(U353_5, R179_U25_5)
R179_U59_5= NAND(U360_5, R179_U26_5)
R179_U60_5= NAND(U353_5, R179_U25_5)
R179_U61_5= NAND(R179_U60_5, R179_U59_5)
R179_U62_5= NAND(U361_5, R179_U17_5)
R179_U63_5= NAND(U354_5, R179_U18_5)
R179_U64_5= NAND(U361_5, R179_U17_5)
R179_U65_5= NAND(U354_5, R179_U18_5)
R179_U66_5= NAND(R179_U65_5, R179_U64_5)
R179_U67_5= NAND(R179_U63_5, R179_U62_5, R179_U19_5)
R179_U68_5= NAND(R179_U66_5, R179_U47_5)
R179_U69_5= NAND(U362_5, R179_U15_5)
R179_U70_5= NAND(U355_5, R179_U16_5)
R179_U71_5= NAND(U362_5, R179_U15_5)
R179_U72_5= NAND(U355_5, R179_U16_5)
R179_U73_5= NAND(R179_U72_5, R179_U71_5)
R179_U74_5= NAND(R179_U70_5, R179_U69_5, R179_U27_5)
R179_U75_5= NAND(R179_U43_5, R179_U73_5)
R179_U76_5= NAND(U363_5, R179_U13_5)
R179_U77_5= NAND(U356_5, R179_U14_5)
R179_U78_5= NAND(U363_5, R179_U13_5)
R179_U79_5= NAND(U356_5, R179_U14_5)
R179_U80_5= NAND(R179_U79_5, R179_U78_5)
R179_U81_5= NAND(R179_U77_5, R179_U76_5, R179_U28_5)
R179_U82_5= NAND(R179_U39_5, R179_U80_5)
R179_U83_5= NAND(U364_5, R179_U11_5)
R179_U84_5= NAND(U357_5, R179_U12_5)
R179_U85_5= NAND(U364_5, R179_U11_5)
R179_U86_5= NAND(U357_5, R179_U12_5)
R179_U87_5= NAND(R179_U86_5, R179_U85_5)
R179_U88_5= NAND(R179_U84_5, R179_U83_5, R179_U29_5)
R179_U89_5= NAND(R179_U35_5, R179_U87_5)
R179_U90_5= NAND(U365_5, R179_U9_5)
R179_U91_5= NAND(R179_U32_5, R179_U8_5)
R179_U92_5= NAND(R179_U91_5, R179_U90_5)
R179_U93_5= NAND(U358_5, R179_U9_5, R179_U8_5)
R179_U94_5= NAND(R179_U31_5, U365_5)
R179_U95_5= NAND(U366_5, R179_U6_5)
R179_U96_5= NAND(U359_5, R179_U7_5)
SUB_70_U6_5= AND(SUB_70_U29_5, SUB_70_U10_5)
SUB_70_U7_5= AND(SUB_70_U27_5, SUB_70_U11_5)
SUB_70_U8_5= AND(SUB_70_U25_5, SUB_70_U12_5)
SUB_70_U9_5= NAND(SUB_70_U24_5, SUB_70_U16_5)
SUB_70_U10_5= OR(R179_U5_5, R179_U20_5, R179_U24_5)
SUB_70_U11_5= NAND(SUB_70_U22_5, SUB_70_U18_5, SUB_70_U14_5)
SUB_70_U12_5= NAND(SUB_70_U23_5, SUB_70_U13_5)
SUB_70_U13_5= NOT(R179_U21_5)
SUB_70_U14_5= NOT(R179_U22_5)
SUB_70_U15_5= NAND(SUB_70_U35_5, SUB_70_U34_5)
SUB_70_U16_5= NOT(R179_U4_5)
SUB_70_U17_5= AND(SUB_70_U31_5, SUB_70_U30_5)
SUB_70_U18_5= NOT(R179_U23_5)
SUB_70_U19_5= AND(SUB_70_U33_5, SUB_70_U32_5)
SUB_70_U20_5= NOT(R179_U5_5)
SUB_70_U21_5= NOT(R179_U20_5)
SUB_70_U22_5= NOT(SUB_70_U10_5)

RMAX_REG_7__7 = BUF(U344_6)
RMAX_REG_6__7 = BUF(U343_6)
RMAX_REG_5__7 = BUF(U342_6)
RMAX_REG_4__7 = BUF(U341_6)
RMAX_REG_3__7 = BUF(U340_6)
RMAX_REG_2__7 = BUF(U339_6)
RMAX_REG_1__7 = BUF(U338_6)
RMAX_REG_0__7 = BUF(U337_6)
RMIN_REG_7__7 = BUF(U336_6)
RMIN_REG_6__7 = BUF(U335_6)
RMIN_REG_5__7 = BUF(U334_6)
RMIN_REG_4__7 = BUF(U333_6)
RMIN_REG_3__7 = BUF(U332_6)
RMIN_REG_2__7 = BUF(U331_6)
RMIN_REG_1__7 = BUF(U330_6)
RMIN_REG_0__7 = BUF(U329_6)
RLAST_REG_7__7 = BUF(U328_6)
RLAST_REG_6__7 = BUF(U327_6)
RLAST_REG_5__7 = BUF(U326_6)
RLAST_REG_4__7 = BUF(U325_6)
RLAST_REG_3__7 = BUF(U324_6)
RLAST_REG_2__7 = BUF(U323_6)
RLAST_REG_1__7 = BUF(U322_6)
RLAST_REG_0__7 = BUF(U321_6)
REG1_REG_7__7 = BUF(U320_6)
REG1_REG_6__7 = BUF(U319_6)
REG1_REG_5__7 = BUF(U318_6)
REG1_REG_4__7 = BUF(U317_6)
REG1_REG_3__7 = BUF(U316_6)
REG1_REG_2__7 = BUF(U315_6)
REG1_REG_1__7 = BUF(U314_6)
REG1_REG_0__7 = BUF(U313_6)
REG2_REG_7__7 = BUF(U312_6)
REG2_REG_6__7 = BUF(U311_6)
REG2_REG_5__7 = BUF(U310_6)
REG2_REG_4__7 = BUF(U309_6)
REG2_REG_3__7 = BUF(U308_6)
REG2_REG_2__7 = BUF(U307_6)
REG2_REG_1__7 = BUF(U306_6)
REG2_REG_0__7 = BUF(U305_6)
REG3_REG_7__7 = BUF(U304_6)
REG3_REG_6__7 = BUF(U303_6)
REG3_REG_5__7 = BUF(U302_6)
REG3_REG_4__7 = BUF(U301_6)
REG3_REG_3__7 = BUF(U300_6)
REG3_REG_2__7 = BUF(U299_6)
REG3_REG_1__7 = BUF(U298_6)
REG3_REG_0__7 = BUF(U297_6)
REG4_REG_7__7 = BUF(U296_6)
REG4_REG_6__7 = BUF(U295_6)
REG4_REG_5__7 = BUF(U294_6)
REG4_REG_4__7 = BUF(U293_6)
REG4_REG_3__7 = BUF(U292_6)
REG4_REG_2__7 = BUF(U291_6)
REG4_REG_1__7 = BUF(U290_6)
REG4_REG_0__7 = BUF(U289_6)
DATA_OUT_REG_7__7 = BUF(U288_6)
DATA_OUT_REG_6__7 = BUF(U287_6)
DATA_OUT_REG_5__7 = BUF(U286_6)
DATA_OUT_REG_4__7 = BUF(U285_6)
DATA_OUT_REG_3__7 = BUF(U284_6)
DATA_OUT_REG_2__7 = BUF(U283_6)
DATA_OUT_REG_1__7 = BUF(U282_6)
DATA_OUT_REG_0__7 = BUF(U281_6)
STATO_REG_1__7 = BUF(U280_6)
STATO_REG_0__7 = BUF(U375_6)





SUB_70_U35_6= NAND(R179_U20_6, SUB_70_U20_6)
SUB_70_U34_6= NAND(R179_U5_6, SUB_70_U21_6)
U272_6= AND(U279_6, U351_6)
U273_6= AND(ENABLE_6, U272_6, U349_6, U352_6)
U274_6= AND(U279_6, RESTART_6, U373_6)
U275_6= AND(AVERAGE_6, ENABLE_6, U272_6)
U276_6= AND(U550_6, U549_6, U279_6)
U277_6= AND(U272_6, U350_6)
U278_6= AND(STATO_REG_1__6, U420_6)
U279_6= AND(STATO_REG_1__6, U280_6)
U280_6= NAND(U348_6, U377_6)
U281_6= NAND(U546_6, U545_6, U547_6, U372_6, U543_6)
U282_6= NAND(U540_6, U539_6, U541_6, U371_6, U537_6)
U283_6= NAND(U534_6, U533_6, U535_6, U370_6, U531_6)
U284_6= NAND(U528_6, U527_6, U529_6, U369_6)
U285_6= NAND(U522_6, U521_6, U368_6)
U286_6= NAND(U516_6, U515_6, U367_6)
U287_6= NAND(U508_6, U507_6, U509_6, U511_6, U510_6)
U288_6= NAND(U503_6, U502_6, U504_6, U506_6, U505_6)
U289_6= NAND(U501_6, U500_6)
U290_6= NAND(U499_6, U498_6)
U291_6= NAND(U497_6, U496_6)
U292_6= NAND(U495_6, U494_6)
U293_6= NAND(U493_6, U492_6)
U294_6= NAND(U491_6, U490_6)
U295_6= NAND(U489_6, U488_6)
U296_6= NAND(U487_6, U486_6)
U297_6= NAND(U485_6, U484_6)
U298_6= NAND(U483_6, U482_6)
U299_6= NAND(U481_6, U480_6)
U300_6= NAND(U479_6, U478_6)
U301_6= NAND(U477_6, U476_6)
U302_6= NAND(U475_6, U474_6)
U303_6= NAND(U473_6, U472_6)
U304_6= NAND(U471_6, U470_6)
U305_6= NAND(U469_6, U468_6)
U306_6= NAND(U467_6, U466_6)
U307_6= NAND(U465_6, U464_6)
U308_6= NAND(U463_6, U462_6)
U309_6= NAND(U461_6, U460_6)
U310_6= NAND(U459_6, U458_6)
U311_6= NAND(U457_6, U456_6)
U312_6= NAND(U455_6, U454_6)
U313_6= NAND(U453_6, U452_6)
U314_6= NAND(U451_6, U450_6)
U315_6= NAND(U449_6, U448_6)
U316_6= NAND(U447_6, U446_6)
U317_6= NAND(U445_6, U444_6)
U318_6= NAND(U443_6, U442_6)
U319_6= NAND(U441_6, U440_6)
U320_6= NAND(U439_6, U438_6)
U321_6= NAND(U437_6, U436_6)
U322_6= NAND(U435_6, U434_6)
U323_6= NAND(U433_6, U432_6)
U324_6= NAND(U431_6, U430_6)
U325_6= NAND(U429_6, U428_6)
U326_6= NAND(U427_6, U426_6)
U327_6= NAND(U425_6, U424_6)
U328_6= NAND(U423_6, U422_6)
U329_6= NAND(U419_6, U418_6)
U330_6= NAND(U417_6, U416_6)
U331_6= NAND(U415_6, U414_6)
U332_6= NAND(U413_6, U412_6)
U333_6= NAND(U411_6, U410_6)
U334_6= NAND(U409_6, U408_6)
U335_6= NAND(U407_6, U406_6)
U336_6= NAND(U405_6, U404_6)
U337_6= NAND(U398_6, U397_6)
U338_6= NAND(U396_6, U395_6)
U339_6= NAND(U394_6, U393_6)
U340_6= NAND(U392_6, U391_6)
U341_6= NAND(U390_6, U389_6)
U342_6= NAND(U388_6, U387_6)
U343_6= NAND(U386_6, U385_6)
U344_6= NAND(U384_6, U383_6)
U345_6= NOT(STATO_REG_0__6)
U346_6= NOT(STATO_REG_1__6)
U347_6= NOT(GT_88_U6_6)
U348_6= NAND(STATO_REG_1__6, U345_6)
U349_6= NOT(AVERAGE_6)
U350_6= NOT(ENABLE_6)
U351_6= NOT(RESTART_6)
U352_6= NOT(GTE_79_U6_6)
U353_6= NAND(U552_6, U551_6)
U354_6= NAND(U554_6, U553_6)
U355_6= NAND(U556_6, U555_6)
U356_6= NAND(U558_6, U557_6)
U357_6= NAND(U560_6, U559_6)
U358_6= NAND(U562_6, U561_6)
U359_6= NAND(U564_6, U563_6)
U360_6= NAND(U566_6, U565_6)
U361_6= NAND(U568_6, U567_6)
U362_6= NAND(U570_6, U569_6)
U363_6= NAND(U572_6, U571_6)
U364_6= NAND(U574_6, U573_6)
U365_6= NAND(U576_6, U575_6)
U366_6= NAND(U578_6, U577_6)
U367_6= AND(U514_6, U512_6, U513_6, U517_6)
U368_6= AND(U520_6, U518_6, U519_6, U523_6)
U369_6= AND(U526_6, U524_6, U525_6)
U370_6= AND(U532_6, U530_6)
U371_6= AND(U538_6, U536_6)
U372_6= AND(U544_6, U542_6)
U373_6= NOT(GTE_67_U6_6)
U374_6= OR(STATO_REG_1__6, STATO_REG_0__6)
U375_6= NOT(U374_6)
U376_6= NOT(U348_6)
U377_6= NAND(STATO_REG_0__6, U346_6)
U378_6= NOT(U280_6)
U379_6= NAND(GT_88_U6_6, STATO_REG_1__6)
U380_6= NAND(U345_6, U379_6)
U381_6= OR(STATO_REG_0__6, GT_88_U6_6)
U382_6= NAND(U374_6, U381_6)
U383_6= NAND(RMAX_REG_7__6, U382_6)
U384_6= NAND(DATA_IN_7__6, U380_6)
U385_6= NAND(RMAX_REG_6__6, U382_6)
U386_6= NAND(DATA_IN_6__6, U380_6)
U387_6= NAND(RMAX_REG_5__6, U382_6)
U388_6= NAND(DATA_IN_5__6, U380_6)
U389_6= NAND(RMAX_REG_4__6, U382_6)
U390_6= NAND(DATA_IN_4__6, U380_6)
U391_6= NAND(RMAX_REG_3__6, U382_6)
U392_6= NAND(DATA_IN_3__6, U380_6)
U393_6= NAND(RMAX_REG_2__6, U382_6)
U394_6= NAND(DATA_IN_2__6, U380_6)
U395_6= NAND(RMAX_REG_1__6, U382_6)
U396_6= NAND(DATA_IN_1__6, U380_6)
U397_6= NAND(RMAX_REG_0__6, U382_6)
U398_6= NAND(DATA_IN_0__6, U380_6)
U399_6= NAND(LT_90_U6_6, U347_6)
U400_6= NAND(U399_6, U345_6)
U401_6= NAND(U374_6, U400_6)
U402_6= NAND(STATO_REG_1__6, U347_6, LT_90_U6_6)
U403_6= NAND(U345_6, U402_6)
U404_6= NAND(DATA_IN_7__6, U403_6)
U405_6= NAND(RMIN_REG_7__6, U401_6)
U406_6= NAND(DATA_IN_6__6, U403_6)
U407_6= NAND(RMIN_REG_6__6, U401_6)
U408_6= NAND(DATA_IN_5__6, U403_6)
U409_6= NAND(RMIN_REG_5__6, U401_6)
U410_6= NAND(DATA_IN_4__6, U403_6)
U411_6= NAND(RMIN_REG_4__6, U401_6)
U412_6= NAND(DATA_IN_3__6, U403_6)
U413_6= NAND(RMIN_REG_3__6, U401_6)
U414_6= NAND(DATA_IN_2__6, U403_6)
U415_6= NAND(RMIN_REG_2__6, U401_6)
U416_6= NAND(DATA_IN_1__6, U403_6)
U417_6= NAND(RMIN_REG_1__6, U401_6)
U418_6= NAND(DATA_IN_0__6, U403_6)
U419_6= NAND(RMIN_REG_0__6, U401_6)
U420_6= OR(STATO_REG_0__6, ENABLE_6)
U421_6= NAND(U374_6, U420_6)
U422_6= NAND(U278_6, DATA_IN_7__6)
U423_6= NAND(RLAST_REG_7__6, U421_6)
U424_6= NAND(U278_6, DATA_IN_6__6)
U425_6= NAND(RLAST_REG_6__6, U421_6)
U426_6= NAND(U278_6, DATA_IN_5__6)
U427_6= NAND(RLAST_REG_5__6, U421_6)
U428_6= NAND(U278_6, DATA_IN_4__6)
U429_6= NAND(RLAST_REG_4__6, U421_6)
U430_6= NAND(U278_6, DATA_IN_3__6)
U431_6= NAND(RLAST_REG_3__6, U421_6)
U432_6= NAND(U278_6, DATA_IN_2__6)
U433_6= NAND(RLAST_REG_2__6, U421_6)
U434_6= NAND(U278_6, DATA_IN_1__6)
U435_6= NAND(RLAST_REG_1__6, U421_6)
U436_6= NAND(U278_6, DATA_IN_0__6)
U437_6= NAND(RLAST_REG_0__6, U421_6)
U438_6= NAND(U376_6, DATA_IN_7__6)
U439_6= NAND(REG1_REG_7__6, U378_6)
U440_6= NAND(U376_6, DATA_IN_6__6)
U441_6= NAND(REG1_REG_6__6, U378_6)
U442_6= NAND(U376_6, DATA_IN_5__6)
U443_6= NAND(REG1_REG_5__6, U378_6)
U444_6= NAND(U376_6, DATA_IN_4__6)
U445_6= NAND(REG1_REG_4__6, U378_6)
U446_6= NAND(U376_6, DATA_IN_3__6)
U447_6= NAND(REG1_REG_3__6, U378_6)
U448_6= NAND(U376_6, DATA_IN_2__6)
U449_6= NAND(REG1_REG_2__6, U378_6)
U450_6= NAND(U376_6, DATA_IN_1__6)
U451_6= NAND(REG1_REG_1__6, U378_6)
U452_6= NAND(U376_6, DATA_IN_0__6)
U453_6= NAND(REG1_REG_0__6, U378_6)
U454_6= NAND(REG1_REG_7__6, U376_6)
U455_6= NAND(REG2_REG_7__6, U378_6)
U456_6= NAND(REG1_REG_6__6, U376_6)
U457_6= NAND(REG2_REG_6__6, U378_6)
U458_6= NAND(REG1_REG_5__6, U376_6)
U459_6= NAND(REG2_REG_5__6, U378_6)
U460_6= NAND(REG1_REG_4__6, U376_6)
U461_6= NAND(REG2_REG_4__6, U378_6)
U462_6= NAND(REG1_REG_3__6, U376_6)
U463_6= NAND(REG2_REG_3__6, U378_6)
U464_6= NAND(REG1_REG_2__6, U376_6)
U465_6= NAND(REG2_REG_2__6, U378_6)
U466_6= NAND(REG1_REG_1__6, U376_6)
U467_6= NAND(REG2_REG_1__6, U378_6)
U468_6= NAND(REG1_REG_0__6, U376_6)
U469_6= NAND(REG2_REG_0__6, U378_6)
U470_6= NAND(REG2_REG_7__6, U376_6)
U471_6= NAND(REG3_REG_7__6, U378_6)
U472_6= NAND(REG2_REG_6__6, U376_6)
U473_6= NAND(REG3_REG_6__6, U378_6)
U474_6= NAND(REG2_REG_5__6, U376_6)
U475_6= NAND(REG3_REG_5__6, U378_6)
U476_6= NAND(REG2_REG_4__6, U376_6)
U477_6= NAND(REG3_REG_4__6, U378_6)
U478_6= NAND(REG2_REG_3__6, U376_6)
U479_6= NAND(REG3_REG_3__6, U378_6)
U480_6= NAND(REG2_REG_2__6, U376_6)
U481_6= NAND(REG3_REG_2__6, U378_6)
U482_6= NAND(REG2_REG_1__6, U376_6)
U483_6= NAND(REG3_REG_1__6, U378_6)
U484_6= NAND(REG2_REG_0__6, U376_6)
U485_6= NAND(REG3_REG_0__6, U378_6)
U486_6= NAND(REG3_REG_7__6, U376_6)
U487_6= NAND(REG4_REG_7__6, U378_6)
U488_6= NAND(REG3_REG_6__6, U376_6)
U489_6= NAND(REG4_REG_6__6, U378_6)
U490_6= NAND(REG3_REG_5__6, U376_6)
U491_6= NAND(REG4_REG_5__6, U378_6)
U492_6= NAND(REG3_REG_4__6, U376_6)
U493_6= NAND(REG4_REG_4__6, U378_6)
U494_6= NAND(REG3_REG_3__6, U376_6)
U495_6= NAND(REG4_REG_3__6, U378_6)
U496_6= NAND(REG3_REG_2__6, U376_6)
U497_6= NAND(REG4_REG_2__6, U378_6)
U498_6= NAND(REG3_REG_1__6, U376_6)
U499_6= NAND(REG4_REG_1__6, U378_6)
U500_6= NAND(REG3_REG_0__6, U376_6)
U501_6= NAND(REG4_REG_0__6, U378_6)
U502_6= NAND(U277_6, RLAST_REG_7__6)
U503_6= NAND(U275_6, REG4_REG_7__6)
U504_6= NAND(SUB_70_166_U22_6, U274_6)
U505_6= NAND(SUB_82_165_U22_6, U273_6)
U506_6= NAND(DATA_OUT_REG_7__6, U378_6)
U507_6= NAND(U277_6, RLAST_REG_6__6)
U508_6= NAND(U275_6, REG4_REG_6__6)
U509_6= NAND(SUB_70_166_U9_6, U274_6)
U510_6= NAND(SUB_82_165_U9_6, U273_6)
U511_6= NAND(DATA_OUT_REG_6__6, U378_6)
U512_6= NAND(U277_6, RLAST_REG_5__6)
U513_6= NAND(R179_U4_6, U276_6)
U514_6= NAND(U275_6, REG4_REG_5__6)
U515_6= NAND(SUB_70_166_U8_6, U274_6)
U516_6= NAND(SUB_82_165_U8_6, U273_6)
U517_6= NAND(DATA_OUT_REG_5__6, U378_6)
U518_6= NAND(U277_6, RLAST_REG_4__6)
U519_6= NAND(R179_U21_6, U276_6)
U520_6= NAND(U275_6, REG4_REG_4__6)
U521_6= NAND(SUB_70_166_U7_6, U274_6)
U522_6= NAND(SUB_82_165_U7_6, U273_6)
U523_6= NAND(DATA_OUT_REG_4__6, U378_6)
U524_6= NAND(U277_6, RLAST_REG_3__6)
U525_6= NAND(R179_U22_6, U276_6)
U526_6= NAND(U275_6, REG4_REG_3__6)
U527_6= NAND(SUB_70_166_U18_6, U274_6)
U528_6= NAND(SUB_82_165_U18_6, U273_6)
U529_6= NAND(DATA_OUT_REG_3__6, U378_6)
U530_6= NAND(U277_6, RLAST_REG_2__6)
U531_6= NAND(R179_U23_6, U276_6)
U532_6= NAND(U275_6, REG4_REG_2__6)
U533_6= NAND(SUB_70_166_U6_6, U274_6)
U534_6= NAND(SUB_82_165_U6_6, U273_6)
U535_6= NAND(DATA_OUT_REG_2__6, U378_6)
U536_6= NAND(U277_6, RLAST_REG_1__6)
U537_6= NAND(R179_U24_6, U276_6)
U538_6= NAND(U275_6, REG4_REG_1__6)
U539_6= NAND(SUB_70_166_U16_6, U274_6)
U540_6= NAND(SUB_82_165_U16_6, U273_6)
U541_6= NAND(DATA_OUT_REG_1__6, U378_6)
U542_6= NAND(U277_6, RLAST_REG_0__6)
U543_6= NAND(R179_U5_6, U276_6)
U544_6= NAND(U275_6, REG4_REG_0__6)
U545_6= NAND(SUB_70_U15_6, U274_6)
U546_6= NAND(SUB_82_U15_6, U273_6)
U547_6= NAND(DATA_OUT_REG_0__6, U378_6)
U548_6= NAND(ENABLE_6, U349_6, GTE_79_U6_6)
U549_6= NAND(RESTART_6, U373_6)
U550_6= NAND(U548_6, U351_6)
U551_6= NAND(DATA_IN_6__6, U351_6)
U552_6= NAND(RESTART_6, RMAX_REG_6__6)
U553_6= NAND(DATA_IN_5__6, U351_6)
U554_6= NAND(RESTART_6, RMAX_REG_5__6)
U555_6= NAND(DATA_IN_4__6, U351_6)
U556_6= NAND(RESTART_6, RMAX_REG_4__6)
U557_6= NAND(DATA_IN_3__6, U351_6)
U558_6= NAND(RESTART_6, RMAX_REG_3__6)
U559_6= NAND(DATA_IN_2__6, U351_6)
U560_6= NAND(RESTART_6, RMAX_REG_2__6)
U561_6= NAND(DATA_IN_1__6, U351_6)
U562_6= NAND(RESTART_6, RMAX_REG_1__6)
U563_6= NAND(DATA_IN_0__6, U351_6)
U564_6= NAND(RESTART_6, RMAX_REG_0__6)
U565_6= NAND(REG4_REG_6__6, U351_6)
U566_6= NAND(RESTART_6, RMIN_REG_6__6)
U567_6= NAND(REG4_REG_5__6, U351_6)
U568_6= NAND(RESTART_6, RMIN_REG_5__6)
U569_6= NAND(REG4_REG_4__6, U351_6)
U570_6= NAND(RESTART_6, RMIN_REG_4__6)
U571_6= NAND(REG4_REG_3__6, U351_6)
U572_6= NAND(RESTART_6, RMIN_REG_3__6)
U573_6= NAND(REG4_REG_2__6, U351_6)
U574_6= NAND(RESTART_6, RMIN_REG_2__6)
U575_6= NAND(REG4_REG_1__6, U351_6)
U576_6= NAND(RESTART_6, RMIN_REG_1__6)
U577_6= NAND(REG4_REG_0__6, U351_6)
U578_6= NAND(RESTART_6, RMIN_REG_0__6)
SUB_70_U33_6= NAND(SUB_70_U22_6, SUB_70_U18_6)
SUB_70_U32_6= NAND(R179_U23_6, SUB_70_U10_6)
SUB_70_U31_6= NAND(SUB_70_U24_6, SUB_70_U16_6)
SUB_70_U30_6= NAND(R179_U4_6, SUB_70_U12_6)
SUB_70_U29_6= NAND(R179_U24_6, SUB_70_U28_6)
SUB_70_U28_6= OR(R179_U5_6, R179_U20_6)
SUB_70_U27_6= NAND(R179_U22_6, SUB_70_U26_6)
SUB_70_U26_6= NAND(SUB_70_U22_6, SUB_70_U18_6)
SUB_70_U25_6= NAND(R179_U21_6, SUB_70_U11_6)
SUB_70_U24_6= NOT(SUB_70_U12_6)
SUB_70_U23_6= NOT(SUB_70_U11_6)
GTE_67_U6_6= NOT(ADD_65_U5_6)
SUB_82_U6_6= AND(SUB_82_U29_6, SUB_82_U10_6)
SUB_82_U7_6= AND(SUB_82_U27_6, SUB_82_U11_6)
SUB_82_U8_6= AND(SUB_82_U25_6, SUB_82_U12_6)
SUB_82_U9_6= NAND(SUB_82_U24_6, SUB_82_U16_6)
SUB_82_U10_6= OR(R179_U5_6, R179_U20_6, R179_U24_6)
SUB_82_U11_6= NAND(SUB_82_U22_6, SUB_82_U18_6, SUB_82_U14_6)
SUB_82_U12_6= NAND(SUB_82_U23_6, SUB_82_U13_6)
SUB_82_U13_6= NOT(R179_U21_6)
SUB_82_U14_6= NOT(R179_U22_6)
SUB_82_U15_6= NAND(SUB_82_U35_6, SUB_82_U34_6)
SUB_82_U16_6= NOT(R179_U4_6)
SUB_82_U17_6= AND(SUB_82_U31_6, SUB_82_U30_6)
SUB_82_U18_6= NOT(R179_U23_6)
SUB_82_U19_6= AND(SUB_82_U33_6, SUB_82_U32_6)
SUB_82_U20_6= NOT(R179_U5_6)
SUB_82_U21_6= NOT(R179_U20_6)
SUB_82_U22_6= NOT(SUB_82_U10_6)
SUB_82_U23_6= NOT(SUB_82_U11_6)
SUB_82_U24_6= NOT(SUB_82_U12_6)
SUB_82_U25_6= NAND(R179_U21_6, SUB_82_U11_6)
SUB_82_U26_6= NAND(SUB_82_U22_6, SUB_82_U18_6)
SUB_82_U27_6= NAND(R179_U22_6, SUB_82_U26_6)
SUB_82_U28_6= OR(R179_U5_6, R179_U20_6)
SUB_82_U29_6= NAND(R179_U24_6, SUB_82_U28_6)
SUB_82_U30_6= NAND(R179_U4_6, SUB_82_U12_6)
SUB_82_U31_6= NAND(SUB_82_U24_6, SUB_82_U16_6)
SUB_82_U32_6= NAND(R179_U23_6, SUB_82_U10_6)
SUB_82_U33_6= NAND(SUB_82_U22_6, SUB_82_U18_6)
SUB_82_U34_6= NAND(R179_U5_6, SUB_82_U21_6)
SUB_82_U35_6= NAND(R179_U20_6, SUB_82_U20_6)
ADD_65_U4_6= AND(RMAX_REG_6__6, ADD_65_U7_6)
ADD_65_U5_6= NAND(ADD_65_U31_6, ADD_65_U30_6)
ADD_65_U6_6= NOT(RMAX_REG_6__6)
ADD_65_U7_6= NAND(ADD_65_U24_6, ADD_65_U23_6)
ADD_65_U8_6= OR(RMIN_REG_5__6, RMAX_REG_5__6)
ADD_65_U9_6= NAND(RMAX_REG_1__6, RMIN_REG_1__6)
ADD_65_U10_6= NAND(RMAX_REG_0__6, RMIN_REG_0__6)
ADD_65_U11_6= NAND(ADD_65_U10_6, ADD_65_U9_6)
ADD_65_U12_6= OR(RMAX_REG_1__6, RMIN_REG_1__6)
ADD_65_U13_6= OR(RMAX_REG_2__6, RMIN_REG_2__6)
ADD_65_U14_6= NAND(ADD_65_U12_6, ADD_65_U13_6, ADD_65_U11_6)
ADD_65_U15_6= NAND(RMAX_REG_3__6, RMIN_REG_3__6)
ADD_65_U16_6= NAND(RMAX_REG_2__6, RMIN_REG_2__6)
ADD_65_U17_6= NAND(ADD_65_U15_6, ADD_65_U16_6, ADD_65_U14_6)
ADD_65_U18_6= OR(RMAX_REG_3__6, RMIN_REG_3__6)
ADD_65_U19_6= OR(RMAX_REG_4__6, RMIN_REG_4__6)
ADD_65_U20_6= NAND(ADD_65_U18_6, ADD_65_U19_6, ADD_65_U17_6)
ADD_65_U21_6= NAND(RMAX_REG_4__6, RMIN_REG_4__6)
ADD_65_U22_6= NAND(ADD_65_U20_6, ADD_65_U21_6)
ADD_65_U23_6= NAND(ADD_65_U22_6, ADD_65_U8_6)
ADD_65_U24_6= NAND(RMAX_REG_5__6, RMIN_REG_5__6)
ADD_65_U25_6= NOT(ADD_65_U7_6)
ADD_65_U26_6= OR(RMIN_REG_6__6, ADD_65_U4_6)
ADD_65_U27_6= NAND(ADD_65_U25_6, ADD_65_U6_6)
ADD_65_U28_6= NAND(ADD_65_U27_6, ADD_65_U26_6)
ADD_65_U29_6= OR(RMIN_REG_7__6, RMAX_REG_7__6)
ADD_65_U30_6= NAND(RMIN_REG_7__6, RMAX_REG_7__6)
ADD_65_U31_6= NAND(ADD_65_U29_6, ADD_65_U28_6)
ADD_77_U4_6= AND(DATA_IN_6__6, ADD_77_U7_6)
ADD_77_U5_6= NAND(ADD_77_U31_6, ADD_77_U30_6)
ADD_77_U6_6= NOT(DATA_IN_6__6)
ADD_77_U7_6= NAND(ADD_77_U24_6, ADD_77_U23_6)
ADD_77_U8_6= OR(REG4_REG_5__6, DATA_IN_5__6)
ADD_77_U9_6= NAND(DATA_IN_1__6, REG4_REG_1__6)
ADD_77_U10_6= NAND(DATA_IN_0__6, REG4_REG_0__6)
ADD_77_U11_6= NAND(ADD_77_U10_6, ADD_77_U9_6)
ADD_77_U12_6= OR(DATA_IN_1__6, REG4_REG_1__6)
ADD_77_U13_6= OR(DATA_IN_2__6, REG4_REG_2__6)
ADD_77_U14_6= NAND(ADD_77_U12_6, ADD_77_U13_6, ADD_77_U11_6)
ADD_77_U15_6= NAND(DATA_IN_3__6, REG4_REG_3__6)
ADD_77_U16_6= NAND(DATA_IN_2__6, REG4_REG_2__6)
ADD_77_U17_6= NAND(ADD_77_U15_6, ADD_77_U16_6, ADD_77_U14_6)
ADD_77_U18_6= OR(DATA_IN_3__6, REG4_REG_3__6)
ADD_77_U19_6= OR(DATA_IN_4__6, REG4_REG_4__6)
ADD_77_U20_6= NAND(ADD_77_U18_6, ADD_77_U19_6, ADD_77_U17_6)
ADD_77_U21_6= NAND(DATA_IN_4__6, REG4_REG_4__6)
ADD_77_U22_6= NAND(ADD_77_U20_6, ADD_77_U21_6)
ADD_77_U23_6= NAND(ADD_77_U22_6, ADD_77_U8_6)
ADD_77_U24_6= NAND(DATA_IN_5__6, REG4_REG_5__6)
ADD_77_U25_6= NOT(ADD_77_U7_6)
ADD_77_U26_6= OR(REG4_REG_6__6, ADD_77_U4_6)
ADD_77_U27_6= NAND(ADD_77_U25_6, ADD_77_U6_6)
ADD_77_U28_6= NAND(ADD_77_U27_6, ADD_77_U26_6)
ADD_77_U29_6= OR(REG4_REG_7__6, DATA_IN_7__6)
ADD_77_U30_6= NAND(REG4_REG_7__6, DATA_IN_7__6)
ADD_77_U31_6= NAND(ADD_77_U29_6, ADD_77_U28_6)
SUB_70_166_U6_6= AND(SUB_70_166_U31_6, SUB_70_166_U10_6)
SUB_70_166_U7_6= AND(SUB_70_166_U29_6, SUB_70_166_U11_6)
SUB_70_166_U8_6= AND(SUB_70_166_U27_6, SUB_70_166_U12_6)
SUB_70_166_U9_6= NAND(SUB_70_166_U21_6, SUB_70_166_U26_6)
SUB_70_166_U10_6= OR(SUB_70_U6_6, SUB_70_U15_6, SUB_70_U19_6)
SUB_70_166_U11_6= NAND(SUB_70_166_U23_6, SUB_70_166_U17_6, SUB_70_166_U15_6)
SUB_70_166_U12_6= NAND(SUB_70_166_U24_6, SUB_70_166_U14_6)
SUB_70_166_U13_6= NOT(SUB_70_U9_6)
SUB_70_166_U14_6= NOT(SUB_70_U17_6)
SUB_70_166_U15_6= NOT(SUB_70_U8_6)
SUB_70_166_U16_6= NAND(SUB_70_166_U35_6, SUB_70_166_U34_6)
SUB_70_166_U17_6= NOT(SUB_70_U7_6)
SUB_70_166_U18_6= AND(SUB_70_166_U33_6, SUB_70_166_U32_6)
SUB_70_166_U19_6= NOT(SUB_70_U6_6)
SUB_70_166_U20_6= NOT(SUB_70_U15_6)
SUB_70_166_U21_6= NAND(SUB_70_166_U12_6, SUB_70_166_U13_6)
SUB_70_166_U22_6= NOT(SUB_70_166_U21_6)
SUB_70_166_U23_6= NOT(SUB_70_166_U10_6)
SUB_70_166_U24_6= NOT(SUB_70_166_U11_6)
SUB_70_166_U25_6= NOT(SUB_70_166_U12_6)
SUB_70_166_U26_6= NAND(SUB_70_U9_6, SUB_70_166_U25_6)
SUB_70_166_U27_6= NAND(SUB_70_U17_6, SUB_70_166_U11_6)
SUB_70_166_U28_6= NAND(SUB_70_166_U23_6, SUB_70_166_U17_6)
SUB_70_166_U29_6= NAND(SUB_70_U8_6, SUB_70_166_U28_6)
SUB_70_166_U30_6= OR(SUB_70_U6_6, SUB_70_U15_6)
SUB_70_166_U31_6= NAND(SUB_70_U19_6, SUB_70_166_U30_6)
SUB_70_166_U32_6= NAND(SUB_70_U7_6, SUB_70_166_U10_6)
SUB_70_166_U33_6= NAND(SUB_70_166_U23_6, SUB_70_166_U17_6)
SUB_70_166_U34_6= NAND(SUB_70_U6_6, SUB_70_166_U20_6)
SUB_70_166_U35_6= NAND(SUB_70_U15_6, SUB_70_166_U19_6)
LT_90_U6_6= NAND(LT_90_U41_6, LT_90_U42_6)
LT_90_U7_6= NOT(DATA_IN_7__6)
LT_90_U8_6= NOT(DATA_IN_1__6)
LT_90_U9_6= NOT(RMIN_REG_1__6)
LT_90_U10_6= NOT(RMIN_REG_2__6)
LT_90_U11_6= NOT(DATA_IN_2__6)
LT_90_U12_6= NOT(DATA_IN_3__6)
LT_90_U13_6= NOT(RMIN_REG_3__6)
LT_90_U14_6= NOT(RMIN_REG_4__6)
LT_90_U15_6= NOT(DATA_IN_4__6)
LT_90_U16_6= NOT(DATA_IN_5__6)
LT_90_U17_6= NOT(RMIN_REG_5__6)
LT_90_U18_6= NOT(RMIN_REG_6__6)
LT_90_U19_6= NOT(DATA_IN_6__6)
LT_90_U20_6= NOT(RMIN_REG_7__6)
LT_90_U21_6= NOT(DATA_IN_0__6)
LT_90_U22_6= NAND(DATA_IN_1__6, LT_90_U9_6)
LT_90_U23_6= NAND(RMIN_REG_0__6, LT_90_U21_6, LT_90_U22_6)
LT_90_U24_6= NAND(RMIN_REG_1__6, LT_90_U8_6)
LT_90_U25_6= NAND(RMIN_REG_2__6, LT_90_U11_6)
LT_90_U26_6= NAND(LT_90_U24_6, LT_90_U25_6, LT_90_U23_6)
LT_90_U27_6= NAND(DATA_IN_2__6, LT_90_U10_6)
LT_90_U28_6= NAND(DATA_IN_3__6, LT_90_U13_6)
LT_90_U29_6= NAND(LT_90_U27_6, LT_90_U28_6, LT_90_U26_6)
LT_90_U30_6= NAND(RMIN_REG_3__6, LT_90_U12_6)
LT_90_U31_6= NAND(RMIN_REG_4__6, LT_90_U15_6)
LT_90_U32_6= NAND(LT_90_U30_6, LT_90_U31_6, LT_90_U29_6)
LT_90_U33_6= NAND(DATA_IN_4__6, LT_90_U14_6)
LT_90_U34_6= NAND(DATA_IN_5__6, LT_90_U17_6)
LT_90_U35_6= NAND(LT_90_U33_6, LT_90_U34_6, LT_90_U32_6)
LT_90_U36_6= NAND(RMIN_REG_5__6, LT_90_U16_6)
LT_90_U37_6= NAND(RMIN_REG_6__6, LT_90_U19_6)
LT_90_U38_6= NAND(LT_90_U36_6, LT_90_U37_6, LT_90_U35_6)
LT_90_U39_6= NAND(DATA_IN_6__6, LT_90_U18_6)
LT_90_U40_6= NAND(RMIN_REG_7__6, LT_90_U7_6)
LT_90_U41_6= NAND(LT_90_U39_6, LT_90_U40_6, LT_90_U38_6)
LT_90_U42_6= NAND(DATA_IN_7__6, LT_90_U20_6)
GT_88_U6_6= NAND(GT_88_U41_6, GT_88_U42_6)
GT_88_U7_6= NOT(RMAX_REG_7__6)
GT_88_U8_6= NOT(RMAX_REG_1__6)
GT_88_U9_6= NOT(DATA_IN_1__6)
GT_88_U10_6= NOT(DATA_IN_2__6)
GT_88_U11_6= NOT(RMAX_REG_2__6)
GT_88_U12_6= NOT(RMAX_REG_3__6)
GT_88_U13_6= NOT(DATA_IN_3__6)
GT_88_U14_6= NOT(DATA_IN_4__6)
GT_88_U15_6= NOT(RMAX_REG_4__6)
GT_88_U16_6= NOT(RMAX_REG_5__6)
GT_88_U17_6= NOT(DATA_IN_5__6)
GT_88_U18_6= NOT(DATA_IN_6__6)
GT_88_U19_6= NOT(RMAX_REG_6__6)
GT_88_U20_6= NOT(DATA_IN_7__6)
GT_88_U21_6= NOT(RMAX_REG_0__6)
GT_88_U22_6= NAND(RMAX_REG_1__6, GT_88_U9_6)
GT_88_U23_6= NAND(DATA_IN_0__6, GT_88_U21_6, GT_88_U22_6)
GT_88_U24_6= NAND(DATA_IN_1__6, GT_88_U8_6)
GT_88_U25_6= NAND(DATA_IN_2__6, GT_88_U11_6)
GT_88_U26_6= NAND(GT_88_U24_6, GT_88_U25_6, GT_88_U23_6)
GT_88_U27_6= NAND(RMAX_REG_2__6, GT_88_U10_6)
GT_88_U28_6= NAND(RMAX_REG_3__6, GT_88_U13_6)
GT_88_U29_6= NAND(GT_88_U27_6, GT_88_U28_6, GT_88_U26_6)
GT_88_U30_6= NAND(DATA_IN_3__6, GT_88_U12_6)
GT_88_U31_6= NAND(DATA_IN_4__6, GT_88_U15_6)
GT_88_U32_6= NAND(GT_88_U30_6, GT_88_U31_6, GT_88_U29_6)
GT_88_U33_6= NAND(RMAX_REG_4__6, GT_88_U14_6)
GT_88_U34_6= NAND(RMAX_REG_5__6, GT_88_U17_6)
GT_88_U35_6= NAND(GT_88_U33_6, GT_88_U34_6, GT_88_U32_6)
GT_88_U36_6= NAND(DATA_IN_5__6, GT_88_U16_6)
GT_88_U37_6= NAND(DATA_IN_6__6, GT_88_U19_6)
GT_88_U38_6= NAND(GT_88_U36_6, GT_88_U37_6, GT_88_U35_6)
GT_88_U39_6= NAND(RMAX_REG_6__6, GT_88_U18_6)
GT_88_U40_6= NAND(DATA_IN_7__6, GT_88_U7_6)
GT_88_U41_6= NAND(GT_88_U39_6, GT_88_U40_6, GT_88_U38_6)
GT_88_U42_6= NAND(RMAX_REG_7__6, GT_88_U20_6)
SUB_82_165_U6_6= AND(SUB_82_165_U31_6, SUB_82_165_U10_6)
SUB_82_165_U7_6= AND(SUB_82_165_U29_6, SUB_82_165_U11_6)
SUB_82_165_U8_6= AND(SUB_82_165_U27_6, SUB_82_165_U12_6)
SUB_82_165_U9_6= NAND(SUB_82_165_U21_6, SUB_82_165_U26_6)
SUB_82_165_U10_6= OR(SUB_82_U6_6, SUB_82_U15_6, SUB_82_U19_6)
SUB_82_165_U11_6= NAND(SUB_82_165_U23_6, SUB_82_165_U17_6, SUB_82_165_U15_6)
SUB_82_165_U12_6= NAND(SUB_82_165_U24_6, SUB_82_165_U14_6)
SUB_82_165_U13_6= NOT(SUB_82_U9_6)
SUB_82_165_U14_6= NOT(SUB_82_U17_6)
SUB_82_165_U15_6= NOT(SUB_82_U8_6)
SUB_82_165_U16_6= NAND(SUB_82_165_U35_6, SUB_82_165_U34_6)
SUB_82_165_U17_6= NOT(SUB_82_U7_6)
SUB_82_165_U18_6= AND(SUB_82_165_U33_6, SUB_82_165_U32_6)
SUB_82_165_U19_6= NOT(SUB_82_U6_6)
SUB_82_165_U20_6= NOT(SUB_82_U15_6)
SUB_82_165_U21_6= NAND(SUB_82_165_U12_6, SUB_82_165_U13_6)
SUB_82_165_U22_6= NOT(SUB_82_165_U21_6)
SUB_82_165_U23_6= NOT(SUB_82_165_U10_6)
SUB_82_165_U24_6= NOT(SUB_82_165_U11_6)
SUB_82_165_U25_6= NOT(SUB_82_165_U12_6)
SUB_82_165_U26_6= NAND(SUB_82_U9_6, SUB_82_165_U25_6)
SUB_82_165_U27_6= NAND(SUB_82_U17_6, SUB_82_165_U11_6)
SUB_82_165_U28_6= NAND(SUB_82_165_U23_6, SUB_82_165_U17_6)
SUB_82_165_U29_6= NAND(SUB_82_U8_6, SUB_82_165_U28_6)
SUB_82_165_U30_6= OR(SUB_82_U6_6, SUB_82_U15_6)
SUB_82_165_U31_6= NAND(SUB_82_U19_6, SUB_82_165_U30_6)
SUB_82_165_U32_6= NAND(SUB_82_U7_6, SUB_82_165_U10_6)
SUB_82_165_U33_6= NAND(SUB_82_165_U23_6, SUB_82_165_U17_6)
SUB_82_165_U34_6= NAND(SUB_82_U6_6, SUB_82_165_U20_6)
SUB_82_165_U35_6= NAND(SUB_82_U15_6, SUB_82_165_U19_6)
GTE_79_U6_6= NOT(ADD_77_U5_6)
R179_U4_6= AND(R179_U55_6, R179_U51_6)
R179_U5_6= NAND(R179_U94_6, R179_U93_6, R179_U56_6)
R179_U6_6= NOT(U359_6)
R179_U7_6= NOT(U366_6)
R179_U8_6= NOT(U365_6)
R179_U9_6= NAND(U366_6, U359_6)
R179_U10_6= NOT(U358_6)
R179_U11_6= NOT(U357_6)
R179_U12_6= NOT(U364_6)
R179_U13_6= NOT(U356_6)
R179_U14_6= NOT(U363_6)
R179_U15_6= NOT(U355_6)
R179_U16_6= NOT(U362_6)
R179_U17_6= NOT(U354_6)
R179_U18_6= NOT(U361_6)
R179_U19_6= NAND(R179_U46_6, R179_U45_6)
R179_U20_6= NAND(R179_U96_6, R179_U95_6)
R179_U21_6= NAND(R179_U68_6, R179_U67_6)
R179_U22_6= NAND(R179_U75_6, R179_U74_6)
R179_U23_6= NAND(R179_U82_6, R179_U81_6)
R179_U24_6= NAND(R179_U89_6, R179_U88_6)
R179_U25_6= NOT(U360_6)
R179_U26_6= NOT(U353_6)
R179_U27_6= NAND(R179_U42_6, R179_U41_6)
R179_U28_6= NAND(R179_U38_6, R179_U37_6)
R179_U29_6= NAND(R179_U30_6, R179_U34_6)
R179_U30_6= NAND(U358_6, R179_U32_6)
R179_U31_6= NOT(R179_U30_6)
R179_U32_6= NOT(R179_U9_6)
R179_U33_6= NAND(R179_U10_6, R179_U9_6)
R179_U34_6= NAND(U365_6, R179_U33_6)
R179_U35_6= NOT(R179_U29_6)
R179_U36_6= OR(U357_6, U364_6)
R179_U37_6= NAND(R179_U36_6, R179_U29_6)
R179_U38_6= NAND(U364_6, U357_6)
R179_U39_6= NOT(R179_U28_6)
R179_U40_6= OR(U356_6, U363_6)
R179_U41_6= NAND(R179_U40_6, R179_U28_6)
R179_U42_6= NAND(U363_6, U356_6)
R179_U43_6= NOT(R179_U27_6)
R179_U44_6= OR(U355_6, U362_6)
R179_U45_6= NAND(R179_U44_6, R179_U27_6)
R179_U46_6= NAND(U362_6, U355_6)
R179_U47_6= NOT(R179_U19_6)
R179_U48_6= OR(U354_6, U361_6)
R179_U49_6= NAND(R179_U48_6, R179_U19_6)
R179_U50_6= NAND(U361_6, U354_6)
R179_U51_6= NAND(R179_U58_6, R179_U57_6, R179_U50_6, R179_U49_6)
R179_U52_6= NAND(U361_6, U354_6)
R179_U53_6= NAND(R179_U47_6, R179_U52_6)
R179_U54_6= OR(U361_6, U354_6)
R179_U55_6= NAND(R179_U54_6, R179_U61_6, R179_U53_6)
R179_U56_6= NAND(R179_U92_6, R179_U10_6)
R179_U57_6= NAND(U360_6, R179_U26_6)
R179_U58_6= NAND(U353_6, R179_U25_6)
R179_U59_6= NAND(U360_6, R179_U26_6)
R179_U60_6= NAND(U353_6, R179_U25_6)
R179_U61_6= NAND(R179_U60_6, R179_U59_6)
R179_U62_6= NAND(U361_6, R179_U17_6)
R179_U63_6= NAND(U354_6, R179_U18_6)
R179_U64_6= NAND(U361_6, R179_U17_6)
R179_U65_6= NAND(U354_6, R179_U18_6)
R179_U66_6= NAND(R179_U65_6, R179_U64_6)
R179_U67_6= NAND(R179_U63_6, R179_U62_6, R179_U19_6)
R179_U68_6= NAND(R179_U66_6, R179_U47_6)
R179_U69_6= NAND(U362_6, R179_U15_6)
R179_U70_6= NAND(U355_6, R179_U16_6)
R179_U71_6= NAND(U362_6, R179_U15_6)
R179_U72_6= NAND(U355_6, R179_U16_6)
R179_U73_6= NAND(R179_U72_6, R179_U71_6)
R179_U74_6= NAND(R179_U70_6, R179_U69_6, R179_U27_6)
R179_U75_6= NAND(R179_U43_6, R179_U73_6)
R179_U76_6= NAND(U363_6, R179_U13_6)
R179_U77_6= NAND(U356_6, R179_U14_6)
R179_U78_6= NAND(U363_6, R179_U13_6)
R179_U79_6= NAND(U356_6, R179_U14_6)
R179_U80_6= NAND(R179_U79_6, R179_U78_6)
R179_U81_6= NAND(R179_U77_6, R179_U76_6, R179_U28_6)
R179_U82_6= NAND(R179_U39_6, R179_U80_6)
R179_U83_6= NAND(U364_6, R179_U11_6)
R179_U84_6= NAND(U357_6, R179_U12_6)
R179_U85_6= NAND(U364_6, R179_U11_6)
R179_U86_6= NAND(U357_6, R179_U12_6)
R179_U87_6= NAND(R179_U86_6, R179_U85_6)
R179_U88_6= NAND(R179_U84_6, R179_U83_6, R179_U29_6)
R179_U89_6= NAND(R179_U35_6, R179_U87_6)
R179_U90_6= NAND(U365_6, R179_U9_6)
R179_U91_6= NAND(R179_U32_6, R179_U8_6)
R179_U92_6= NAND(R179_U91_6, R179_U90_6)
R179_U93_6= NAND(U358_6, R179_U9_6, R179_U8_6)
R179_U94_6= NAND(R179_U31_6, U365_6)
R179_U95_6= NAND(U366_6, R179_U6_6)
R179_U96_6= NAND(U359_6, R179_U7_6)
SUB_70_U6_6= AND(SUB_70_U29_6, SUB_70_U10_6)
SUB_70_U7_6= AND(SUB_70_U27_6, SUB_70_U11_6)
SUB_70_U8_6= AND(SUB_70_U25_6, SUB_70_U12_6)
SUB_70_U9_6= NAND(SUB_70_U24_6, SUB_70_U16_6)
SUB_70_U10_6= OR(R179_U5_6, R179_U20_6, R179_U24_6)
SUB_70_U11_6= NAND(SUB_70_U22_6, SUB_70_U18_6, SUB_70_U14_6)
SUB_70_U12_6= NAND(SUB_70_U23_6, SUB_70_U13_6)
SUB_70_U13_6= NOT(R179_U21_6)
SUB_70_U14_6= NOT(R179_U22_6)
SUB_70_U15_6= NAND(SUB_70_U35_6, SUB_70_U34_6)
SUB_70_U16_6= NOT(R179_U4_6)
SUB_70_U17_6= AND(SUB_70_U31_6, SUB_70_U30_6)
SUB_70_U18_6= NOT(R179_U23_6)
SUB_70_U19_6= AND(SUB_70_U33_6, SUB_70_U32_6)
SUB_70_U20_6= NOT(R179_U5_6)
SUB_70_U21_6= NOT(R179_U20_6)
SUB_70_U22_6= NOT(SUB_70_U10_6)

RMAX_REG_7__8 = BUF(U344_7)
RMAX_REG_6__8 = BUF(U343_7)
RMAX_REG_5__8 = BUF(U342_7)
RMAX_REG_4__8 = BUF(U341_7)
RMAX_REG_3__8 = BUF(U340_7)
RMAX_REG_2__8 = BUF(U339_7)
RMAX_REG_1__8 = BUF(U338_7)
RMAX_REG_0__8 = BUF(U337_7)
RMIN_REG_7__8 = BUF(U336_7)
RMIN_REG_6__8 = BUF(U335_7)
RMIN_REG_5__8 = BUF(U334_7)
RMIN_REG_4__8 = BUF(U333_7)
RMIN_REG_3__8 = BUF(U332_7)
RMIN_REG_2__8 = BUF(U331_7)
RMIN_REG_1__8 = BUF(U330_7)
RMIN_REG_0__8 = BUF(U329_7)
RLAST_REG_7__8 = BUF(U328_7)
RLAST_REG_6__8 = BUF(U327_7)
RLAST_REG_5__8 = BUF(U326_7)
RLAST_REG_4__8 = BUF(U325_7)
RLAST_REG_3__8 = BUF(U324_7)
RLAST_REG_2__8 = BUF(U323_7)
RLAST_REG_1__8 = BUF(U322_7)
RLAST_REG_0__8 = BUF(U321_7)
REG1_REG_7__8 = BUF(U320_7)
REG1_REG_6__8 = BUF(U319_7)
REG1_REG_5__8 = BUF(U318_7)
REG1_REG_4__8 = BUF(U317_7)
REG1_REG_3__8 = BUF(U316_7)
REG1_REG_2__8 = BUF(U315_7)
REG1_REG_1__8 = BUF(U314_7)
REG1_REG_0__8 = BUF(U313_7)
REG2_REG_7__8 = BUF(U312_7)
REG2_REG_6__8 = BUF(U311_7)
REG2_REG_5__8 = BUF(U310_7)
REG2_REG_4__8 = BUF(U309_7)
REG2_REG_3__8 = BUF(U308_7)
REG2_REG_2__8 = BUF(U307_7)
REG2_REG_1__8 = BUF(U306_7)
REG2_REG_0__8 = BUF(U305_7)
REG3_REG_7__8 = BUF(U304_7)
REG3_REG_6__8 = BUF(U303_7)
REG3_REG_5__8 = BUF(U302_7)
REG3_REG_4__8 = BUF(U301_7)
REG3_REG_3__8 = BUF(U300_7)
REG3_REG_2__8 = BUF(U299_7)
REG3_REG_1__8 = BUF(U298_7)
REG3_REG_0__8 = BUF(U297_7)
REG4_REG_7__8 = BUF(U296_7)
REG4_REG_6__8 = BUF(U295_7)
REG4_REG_5__8 = BUF(U294_7)
REG4_REG_4__8 = BUF(U293_7)
REG4_REG_3__8 = BUF(U292_7)
REG4_REG_2__8 = BUF(U291_7)
REG4_REG_1__8 = BUF(U290_7)
REG4_REG_0__8 = BUF(U289_7)
DATA_OUT_REG_7__8 = BUF(U288_7)
DATA_OUT_REG_6__8 = BUF(U287_7)
DATA_OUT_REG_5__8 = BUF(U286_7)
DATA_OUT_REG_4__8 = BUF(U285_7)
DATA_OUT_REG_3__8 = BUF(U284_7)
DATA_OUT_REG_2__8 = BUF(U283_7)
DATA_OUT_REG_1__8 = BUF(U282_7)
DATA_OUT_REG_0__8 = BUF(U281_7)
STATO_REG_1__8 = BUF(U280_7)
STATO_REG_0__8 = BUF(U375_7)





SUB_70_U35_7= NAND(R179_U20_7, SUB_70_U20_7)
SUB_70_U34_7= NAND(R179_U5_7, SUB_70_U21_7)
U272_7= AND(U279_7, U351_7)
U273_7= AND(ENABLE_7, U272_7, U349_7, U352_7)
U274_7= AND(U279_7, RESTART_7, U373_7)
U275_7= AND(AVERAGE_7, ENABLE_7, U272_7)
U276_7= AND(U550_7, U549_7, U279_7)
U277_7= AND(U272_7, U350_7)
U278_7= AND(STATO_REG_1__7, U420_7)
U279_7= AND(STATO_REG_1__7, U280_7)
U280_7= NAND(U348_7, U377_7)
U281_7= NAND(U546_7, U545_7, U547_7, U372_7, U543_7)
U282_7= NAND(U540_7, U539_7, U541_7, U371_7, U537_7)
U283_7= NAND(U534_7, U533_7, U535_7, U370_7, U531_7)
U284_7= NAND(U528_7, U527_7, U529_7, U369_7)
U285_7= NAND(U522_7, U521_7, U368_7)
U286_7= NAND(U516_7, U515_7, U367_7)
U287_7= NAND(U508_7, U507_7, U509_7, U511_7, U510_7)
U288_7= NAND(U503_7, U502_7, U504_7, U506_7, U505_7)
U289_7= NAND(U501_7, U500_7)
U290_7= NAND(U499_7, U498_7)
U291_7= NAND(U497_7, U496_7)
U292_7= NAND(U495_7, U494_7)
U293_7= NAND(U493_7, U492_7)
U294_7= NAND(U491_7, U490_7)
U295_7= NAND(U489_7, U488_7)
U296_7= NAND(U487_7, U486_7)
U297_7= NAND(U485_7, U484_7)
U298_7= NAND(U483_7, U482_7)
U299_7= NAND(U481_7, U480_7)
U300_7= NAND(U479_7, U478_7)
U301_7= NAND(U477_7, U476_7)
U302_7= NAND(U475_7, U474_7)
U303_7= NAND(U473_7, U472_7)
U304_7= NAND(U471_7, U470_7)
U305_7= NAND(U469_7, U468_7)
U306_7= NAND(U467_7, U466_7)
U307_7= NAND(U465_7, U464_7)
U308_7= NAND(U463_7, U462_7)
U309_7= NAND(U461_7, U460_7)
U310_7= NAND(U459_7, U458_7)
U311_7= NAND(U457_7, U456_7)
U312_7= NAND(U455_7, U454_7)
U313_7= NAND(U453_7, U452_7)
U314_7= NAND(U451_7, U450_7)
U315_7= NAND(U449_7, U448_7)
U316_7= NAND(U447_7, U446_7)
U317_7= NAND(U445_7, U444_7)
U318_7= NAND(U443_7, U442_7)
U319_7= NAND(U441_7, U440_7)
U320_7= NAND(U439_7, U438_7)
U321_7= NAND(U437_7, U436_7)
U322_7= NAND(U435_7, U434_7)
U323_7= NAND(U433_7, U432_7)
U324_7= NAND(U431_7, U430_7)
U325_7= NAND(U429_7, U428_7)
U326_7= NAND(U427_7, U426_7)
U327_7= NAND(U425_7, U424_7)
U328_7= NAND(U423_7, U422_7)
U329_7= NAND(U419_7, U418_7)
U330_7= NAND(U417_7, U416_7)
U331_7= NAND(U415_7, U414_7)
U332_7= NAND(U413_7, U412_7)
U333_7= NAND(U411_7, U410_7)
U334_7= NAND(U409_7, U408_7)
U335_7= NAND(U407_7, U406_7)
U336_7= NAND(U405_7, U404_7)
U337_7= NAND(U398_7, U397_7)
U338_7= NAND(U396_7, U395_7)
U339_7= NAND(U394_7, U393_7)
U340_7= NAND(U392_7, U391_7)
U341_7= NAND(U390_7, U389_7)
U342_7= NAND(U388_7, U387_7)
U343_7= NAND(U386_7, U385_7)
U344_7= NAND(U384_7, U383_7)
U345_7= NOT(STATO_REG_0__7)
U346_7= NOT(STATO_REG_1__7)
U347_7= NOT(GT_88_U6_7)
U348_7= NAND(STATO_REG_1__7, U345_7)
U349_7= NOT(AVERAGE_7)
U350_7= NOT(ENABLE_7)
U351_7= NOT(RESTART_7)
U352_7= NOT(GTE_79_U6_7)
U353_7= NAND(U552_7, U551_7)
U354_7= NAND(U554_7, U553_7)
U355_7= NAND(U556_7, U555_7)
U356_7= NAND(U558_7, U557_7)
U357_7= NAND(U560_7, U559_7)
U358_7= NAND(U562_7, U561_7)
U359_7= NAND(U564_7, U563_7)
U360_7= NAND(U566_7, U565_7)
U361_7= NAND(U568_7, U567_7)
U362_7= NAND(U570_7, U569_7)
U363_7= NAND(U572_7, U571_7)
U364_7= NAND(U574_7, U573_7)
U365_7= NAND(U576_7, U575_7)
U366_7= NAND(U578_7, U577_7)
U367_7= AND(U514_7, U512_7, U513_7, U517_7)
U368_7= AND(U520_7, U518_7, U519_7, U523_7)
U369_7= AND(U526_7, U524_7, U525_7)
U370_7= AND(U532_7, U530_7)
U371_7= AND(U538_7, U536_7)
U372_7= AND(U544_7, U542_7)
U373_7= NOT(GTE_67_U6_7)
U374_7= OR(STATO_REG_1__7, STATO_REG_0__7)
U375_7= NOT(U374_7)
U376_7= NOT(U348_7)
U377_7= NAND(STATO_REG_0__7, U346_7)
U378_7= NOT(U280_7)
U379_7= NAND(GT_88_U6_7, STATO_REG_1__7)
U380_7= NAND(U345_7, U379_7)
U381_7= OR(STATO_REG_0__7, GT_88_U6_7)
U382_7= NAND(U374_7, U381_7)
U383_7= NAND(RMAX_REG_7__7, U382_7)
U384_7= NAND(DATA_IN_7__7, U380_7)
U385_7= NAND(RMAX_REG_6__7, U382_7)
U386_7= NAND(DATA_IN_6__7, U380_7)
U387_7= NAND(RMAX_REG_5__7, U382_7)
U388_7= NAND(DATA_IN_5__7, U380_7)
U389_7= NAND(RMAX_REG_4__7, U382_7)
U390_7= NAND(DATA_IN_4__7, U380_7)
U391_7= NAND(RMAX_REG_3__7, U382_7)
U392_7= NAND(DATA_IN_3__7, U380_7)
U393_7= NAND(RMAX_REG_2__7, U382_7)
U394_7= NAND(DATA_IN_2__7, U380_7)
U395_7= NAND(RMAX_REG_1__7, U382_7)
U396_7= NAND(DATA_IN_1__7, U380_7)
U397_7= NAND(RMAX_REG_0__7, U382_7)
U398_7= NAND(DATA_IN_0__7, U380_7)
U399_7= NAND(LT_90_U6_7, U347_7)
U400_7= NAND(U399_7, U345_7)
U401_7= NAND(U374_7, U400_7)
U402_7= NAND(STATO_REG_1__7, U347_7, LT_90_U6_7)
U403_7= NAND(U345_7, U402_7)
U404_7= NAND(DATA_IN_7__7, U403_7)
U405_7= NAND(RMIN_REG_7__7, U401_7)
U406_7= NAND(DATA_IN_6__7, U403_7)
U407_7= NAND(RMIN_REG_6__7, U401_7)
U408_7= NAND(DATA_IN_5__7, U403_7)
U409_7= NAND(RMIN_REG_5__7, U401_7)
U410_7= NAND(DATA_IN_4__7, U403_7)
U411_7= NAND(RMIN_REG_4__7, U401_7)
U412_7= NAND(DATA_IN_3__7, U403_7)
U413_7= NAND(RMIN_REG_3__7, U401_7)
U414_7= NAND(DATA_IN_2__7, U403_7)
U415_7= NAND(RMIN_REG_2__7, U401_7)
U416_7= NAND(DATA_IN_1__7, U403_7)
U417_7= NAND(RMIN_REG_1__7, U401_7)
U418_7= NAND(DATA_IN_0__7, U403_7)
U419_7= NAND(RMIN_REG_0__7, U401_7)
U420_7= OR(STATO_REG_0__7, ENABLE_7)
U421_7= NAND(U374_7, U420_7)
U422_7= NAND(U278_7, DATA_IN_7__7)
U423_7= NAND(RLAST_REG_7__7, U421_7)
U424_7= NAND(U278_7, DATA_IN_6__7)
U425_7= NAND(RLAST_REG_6__7, U421_7)
U426_7= NAND(U278_7, DATA_IN_5__7)
U427_7= NAND(RLAST_REG_5__7, U421_7)
U428_7= NAND(U278_7, DATA_IN_4__7)
U429_7= NAND(RLAST_REG_4__7, U421_7)
U430_7= NAND(U278_7, DATA_IN_3__7)
U431_7= NAND(RLAST_REG_3__7, U421_7)
U432_7= NAND(U278_7, DATA_IN_2__7)
U433_7= NAND(RLAST_REG_2__7, U421_7)
U434_7= NAND(U278_7, DATA_IN_1__7)
U435_7= NAND(RLAST_REG_1__7, U421_7)
U436_7= NAND(U278_7, DATA_IN_0__7)
U437_7= NAND(RLAST_REG_0__7, U421_7)
U438_7= NAND(U376_7, DATA_IN_7__7)
U439_7= NAND(REG1_REG_7__7, U378_7)
U440_7= NAND(U376_7, DATA_IN_6__7)
U441_7= NAND(REG1_REG_6__7, U378_7)
U442_7= NAND(U376_7, DATA_IN_5__7)
U443_7= NAND(REG1_REG_5__7, U378_7)
U444_7= NAND(U376_7, DATA_IN_4__7)
U445_7= NAND(REG1_REG_4__7, U378_7)
U446_7= NAND(U376_7, DATA_IN_3__7)
U447_7= NAND(REG1_REG_3__7, U378_7)
U448_7= NAND(U376_7, DATA_IN_2__7)
U449_7= NAND(REG1_REG_2__7, U378_7)
U450_7= NAND(U376_7, DATA_IN_1__7)
U451_7= NAND(REG1_REG_1__7, U378_7)
U452_7= NAND(U376_7, DATA_IN_0__7)
U453_7= NAND(REG1_REG_0__7, U378_7)
U454_7= NAND(REG1_REG_7__7, U376_7)
U455_7= NAND(REG2_REG_7__7, U378_7)
U456_7= NAND(REG1_REG_6__7, U376_7)
U457_7= NAND(REG2_REG_6__7, U378_7)
U458_7= NAND(REG1_REG_5__7, U376_7)
U459_7= NAND(REG2_REG_5__7, U378_7)
U460_7= NAND(REG1_REG_4__7, U376_7)
U461_7= NAND(REG2_REG_4__7, U378_7)
U462_7= NAND(REG1_REG_3__7, U376_7)
U463_7= NAND(REG2_REG_3__7, U378_7)
U464_7= NAND(REG1_REG_2__7, U376_7)
U465_7= NAND(REG2_REG_2__7, U378_7)
U466_7= NAND(REG1_REG_1__7, U376_7)
U467_7= NAND(REG2_REG_1__7, U378_7)
U468_7= NAND(REG1_REG_0__7, U376_7)
U469_7= NAND(REG2_REG_0__7, U378_7)
U470_7= NAND(REG2_REG_7__7, U376_7)
U471_7= NAND(REG3_REG_7__7, U378_7)
U472_7= NAND(REG2_REG_6__7, U376_7)
U473_7= NAND(REG3_REG_6__7, U378_7)
U474_7= NAND(REG2_REG_5__7, U376_7)
U475_7= NAND(REG3_REG_5__7, U378_7)
U476_7= NAND(REG2_REG_4__7, U376_7)
U477_7= NAND(REG3_REG_4__7, U378_7)
U478_7= NAND(REG2_REG_3__7, U376_7)
U479_7= NAND(REG3_REG_3__7, U378_7)
U480_7= NAND(REG2_REG_2__7, U376_7)
U481_7= NAND(REG3_REG_2__7, U378_7)
U482_7= NAND(REG2_REG_1__7, U376_7)
U483_7= NAND(REG3_REG_1__7, U378_7)
U484_7= NAND(REG2_REG_0__7, U376_7)
U485_7= NAND(REG3_REG_0__7, U378_7)
U486_7= NAND(REG3_REG_7__7, U376_7)
U487_7= NAND(REG4_REG_7__7, U378_7)
U488_7= NAND(REG3_REG_6__7, U376_7)
U489_7= NAND(REG4_REG_6__7, U378_7)
U490_7= NAND(REG3_REG_5__7, U376_7)
U491_7= NAND(REG4_REG_5__7, U378_7)
U492_7= NAND(REG3_REG_4__7, U376_7)
U493_7= NAND(REG4_REG_4__7, U378_7)
U494_7= NAND(REG3_REG_3__7, U376_7)
U495_7= NAND(REG4_REG_3__7, U378_7)
U496_7= NAND(REG3_REG_2__7, U376_7)
U497_7= NAND(REG4_REG_2__7, U378_7)
U498_7= NAND(REG3_REG_1__7, U376_7)
U499_7= NAND(REG4_REG_1__7, U378_7)
U500_7= NAND(REG3_REG_0__7, U376_7)
U501_7= NAND(REG4_REG_0__7, U378_7)
U502_7= NAND(U277_7, RLAST_REG_7__7)
U503_7= NAND(U275_7, REG4_REG_7__7)
U504_7= NAND(SUB_70_166_U22_7, U274_7)
U505_7= NAND(SUB_82_165_U22_7, U273_7)
U506_7= NAND(DATA_OUT_REG_7__7, U378_7)
U507_7= NAND(U277_7, RLAST_REG_6__7)
U508_7= NAND(U275_7, REG4_REG_6__7)
U509_7= NAND(SUB_70_166_U9_7, U274_7)
U510_7= NAND(SUB_82_165_U9_7, U273_7)
U511_7= NAND(DATA_OUT_REG_6__7, U378_7)
U512_7= NAND(U277_7, RLAST_REG_5__7)
U513_7= NAND(R179_U4_7, U276_7)
U514_7= NAND(U275_7, REG4_REG_5__7)
U515_7= NAND(SUB_70_166_U8_7, U274_7)
U516_7= NAND(SUB_82_165_U8_7, U273_7)
U517_7= NAND(DATA_OUT_REG_5__7, U378_7)
U518_7= NAND(U277_7, RLAST_REG_4__7)
U519_7= NAND(R179_U21_7, U276_7)
U520_7= NAND(U275_7, REG4_REG_4__7)
U521_7= NAND(SUB_70_166_U7_7, U274_7)
U522_7= NAND(SUB_82_165_U7_7, U273_7)
U523_7= NAND(DATA_OUT_REG_4__7, U378_7)
U524_7= NAND(U277_7, RLAST_REG_3__7)
U525_7= NAND(R179_U22_7, U276_7)
U526_7= NAND(U275_7, REG4_REG_3__7)
U527_7= NAND(SUB_70_166_U18_7, U274_7)
U528_7= NAND(SUB_82_165_U18_7, U273_7)
U529_7= NAND(DATA_OUT_REG_3__7, U378_7)
U530_7= NAND(U277_7, RLAST_REG_2__7)
U531_7= NAND(R179_U23_7, U276_7)
U532_7= NAND(U275_7, REG4_REG_2__7)
U533_7= NAND(SUB_70_166_U6_7, U274_7)
U534_7= NAND(SUB_82_165_U6_7, U273_7)
U535_7= NAND(DATA_OUT_REG_2__7, U378_7)
U536_7= NAND(U277_7, RLAST_REG_1__7)
U537_7= NAND(R179_U24_7, U276_7)
U538_7= NAND(U275_7, REG4_REG_1__7)
U539_7= NAND(SUB_70_166_U16_7, U274_7)
U540_7= NAND(SUB_82_165_U16_7, U273_7)
U541_7= NAND(DATA_OUT_REG_1__7, U378_7)
U542_7= NAND(U277_7, RLAST_REG_0__7)
U543_7= NAND(R179_U5_7, U276_7)
U544_7= NAND(U275_7, REG4_REG_0__7)
U545_7= NAND(SUB_70_U15_7, U274_7)
U546_7= NAND(SUB_82_U15_7, U273_7)
U547_7= NAND(DATA_OUT_REG_0__7, U378_7)
U548_7= NAND(ENABLE_7, U349_7, GTE_79_U6_7)
U549_7= NAND(RESTART_7, U373_7)
U550_7= NAND(U548_7, U351_7)
U551_7= NAND(DATA_IN_6__7, U351_7)
U552_7= NAND(RESTART_7, RMAX_REG_6__7)
U553_7= NAND(DATA_IN_5__7, U351_7)
U554_7= NAND(RESTART_7, RMAX_REG_5__7)
U555_7= NAND(DATA_IN_4__7, U351_7)
U556_7= NAND(RESTART_7, RMAX_REG_4__7)
U557_7= NAND(DATA_IN_3__7, U351_7)
U558_7= NAND(RESTART_7, RMAX_REG_3__7)
U559_7= NAND(DATA_IN_2__7, U351_7)
U560_7= NAND(RESTART_7, RMAX_REG_2__7)
U561_7= NAND(DATA_IN_1__7, U351_7)
U562_7= NAND(RESTART_7, RMAX_REG_1__7)
U563_7= NAND(DATA_IN_0__7, U351_7)
U564_7= NAND(RESTART_7, RMAX_REG_0__7)
U565_7= NAND(REG4_REG_6__7, U351_7)
U566_7= NAND(RESTART_7, RMIN_REG_6__7)
U567_7= NAND(REG4_REG_5__7, U351_7)
U568_7= NAND(RESTART_7, RMIN_REG_5__7)
U569_7= NAND(REG4_REG_4__7, U351_7)
U570_7= NAND(RESTART_7, RMIN_REG_4__7)
U571_7= NAND(REG4_REG_3__7, U351_7)
U572_7= NAND(RESTART_7, RMIN_REG_3__7)
U573_7= NAND(REG4_REG_2__7, U351_7)
U574_7= NAND(RESTART_7, RMIN_REG_2__7)
U575_7= NAND(REG4_REG_1__7, U351_7)
U576_7= NAND(RESTART_7, RMIN_REG_1__7)
U577_7= NAND(REG4_REG_0__7, U351_7)
U578_7= NAND(RESTART_7, RMIN_REG_0__7)
SUB_70_U33_7= NAND(SUB_70_U22_7, SUB_70_U18_7)
SUB_70_U32_7= NAND(R179_U23_7, SUB_70_U10_7)
SUB_70_U31_7= NAND(SUB_70_U24_7, SUB_70_U16_7)
SUB_70_U30_7= NAND(R179_U4_7, SUB_70_U12_7)
SUB_70_U29_7= NAND(R179_U24_7, SUB_70_U28_7)
SUB_70_U28_7= OR(R179_U5_7, R179_U20_7)
SUB_70_U27_7= NAND(R179_U22_7, SUB_70_U26_7)
SUB_70_U26_7= NAND(SUB_70_U22_7, SUB_70_U18_7)
SUB_70_U25_7= NAND(R179_U21_7, SUB_70_U11_7)
SUB_70_U24_7= NOT(SUB_70_U12_7)
SUB_70_U23_7= NOT(SUB_70_U11_7)
GTE_67_U6_7= NOT(ADD_65_U5_7)
SUB_82_U6_7= AND(SUB_82_U29_7, SUB_82_U10_7)
SUB_82_U7_7= AND(SUB_82_U27_7, SUB_82_U11_7)
SUB_82_U8_7= AND(SUB_82_U25_7, SUB_82_U12_7)
SUB_82_U9_7= NAND(SUB_82_U24_7, SUB_82_U16_7)
SUB_82_U10_7= OR(R179_U5_7, R179_U20_7, R179_U24_7)
SUB_82_U11_7= NAND(SUB_82_U22_7, SUB_82_U18_7, SUB_82_U14_7)
SUB_82_U12_7= NAND(SUB_82_U23_7, SUB_82_U13_7)
SUB_82_U13_7= NOT(R179_U21_7)
SUB_82_U14_7= NOT(R179_U22_7)
SUB_82_U15_7= NAND(SUB_82_U35_7, SUB_82_U34_7)
SUB_82_U16_7= NOT(R179_U4_7)
SUB_82_U17_7= AND(SUB_82_U31_7, SUB_82_U30_7)
SUB_82_U18_7= NOT(R179_U23_7)
SUB_82_U19_7= AND(SUB_82_U33_7, SUB_82_U32_7)
SUB_82_U20_7= NOT(R179_U5_7)
SUB_82_U21_7= NOT(R179_U20_7)
SUB_82_U22_7= NOT(SUB_82_U10_7)
SUB_82_U23_7= NOT(SUB_82_U11_7)
SUB_82_U24_7= NOT(SUB_82_U12_7)
SUB_82_U25_7= NAND(R179_U21_7, SUB_82_U11_7)
SUB_82_U26_7= NAND(SUB_82_U22_7, SUB_82_U18_7)
SUB_82_U27_7= NAND(R179_U22_7, SUB_82_U26_7)
SUB_82_U28_7= OR(R179_U5_7, R179_U20_7)
SUB_82_U29_7= NAND(R179_U24_7, SUB_82_U28_7)
SUB_82_U30_7= NAND(R179_U4_7, SUB_82_U12_7)
SUB_82_U31_7= NAND(SUB_82_U24_7, SUB_82_U16_7)
SUB_82_U32_7= NAND(R179_U23_7, SUB_82_U10_7)
SUB_82_U33_7= NAND(SUB_82_U22_7, SUB_82_U18_7)
SUB_82_U34_7= NAND(R179_U5_7, SUB_82_U21_7)
SUB_82_U35_7= NAND(R179_U20_7, SUB_82_U20_7)
ADD_65_U4_7= AND(RMAX_REG_6__7, ADD_65_U7_7)
ADD_65_U5_7= NAND(ADD_65_U31_7, ADD_65_U30_7)
ADD_65_U6_7= NOT(RMAX_REG_6__7)
ADD_65_U7_7= NAND(ADD_65_U24_7, ADD_65_U23_7)
ADD_65_U8_7= OR(RMIN_REG_5__7, RMAX_REG_5__7)
ADD_65_U9_7= NAND(RMAX_REG_1__7, RMIN_REG_1__7)
ADD_65_U10_7= NAND(RMAX_REG_0__7, RMIN_REG_0__7)
ADD_65_U11_7= NAND(ADD_65_U10_7, ADD_65_U9_7)
ADD_65_U12_7= OR(RMAX_REG_1__7, RMIN_REG_1__7)
ADD_65_U13_7= OR(RMAX_REG_2__7, RMIN_REG_2__7)
ADD_65_U14_7= NAND(ADD_65_U12_7, ADD_65_U13_7, ADD_65_U11_7)
ADD_65_U15_7= NAND(RMAX_REG_3__7, RMIN_REG_3__7)
ADD_65_U16_7= NAND(RMAX_REG_2__7, RMIN_REG_2__7)
ADD_65_U17_7= NAND(ADD_65_U15_7, ADD_65_U16_7, ADD_65_U14_7)
ADD_65_U18_7= OR(RMAX_REG_3__7, RMIN_REG_3__7)
ADD_65_U19_7= OR(RMAX_REG_4__7, RMIN_REG_4__7)
ADD_65_U20_7= NAND(ADD_65_U18_7, ADD_65_U19_7, ADD_65_U17_7)
ADD_65_U21_7= NAND(RMAX_REG_4__7, RMIN_REG_4__7)
ADD_65_U22_7= NAND(ADD_65_U20_7, ADD_65_U21_7)
ADD_65_U23_7= NAND(ADD_65_U22_7, ADD_65_U8_7)
ADD_65_U24_7= NAND(RMAX_REG_5__7, RMIN_REG_5__7)
ADD_65_U25_7= NOT(ADD_65_U7_7)
ADD_65_U26_7= OR(RMIN_REG_6__7, ADD_65_U4_7)
ADD_65_U27_7= NAND(ADD_65_U25_7, ADD_65_U6_7)
ADD_65_U28_7= NAND(ADD_65_U27_7, ADD_65_U26_7)
ADD_65_U29_7= OR(RMIN_REG_7__7, RMAX_REG_7__7)
ADD_65_U30_7= NAND(RMIN_REG_7__7, RMAX_REG_7__7)
ADD_65_U31_7= NAND(ADD_65_U29_7, ADD_65_U28_7)
ADD_77_U4_7= AND(DATA_IN_6__7, ADD_77_U7_7)
ADD_77_U5_7= NAND(ADD_77_U31_7, ADD_77_U30_7)
ADD_77_U6_7= NOT(DATA_IN_6__7)
ADD_77_U7_7= NAND(ADD_77_U24_7, ADD_77_U23_7)
ADD_77_U8_7= OR(REG4_REG_5__7, DATA_IN_5__7)
ADD_77_U9_7= NAND(DATA_IN_1__7, REG4_REG_1__7)
ADD_77_U10_7= NAND(DATA_IN_0__7, REG4_REG_0__7)
ADD_77_U11_7= NAND(ADD_77_U10_7, ADD_77_U9_7)
ADD_77_U12_7= OR(DATA_IN_1__7, REG4_REG_1__7)
ADD_77_U13_7= OR(DATA_IN_2__7, REG4_REG_2__7)
ADD_77_U14_7= NAND(ADD_77_U12_7, ADD_77_U13_7, ADD_77_U11_7)
ADD_77_U15_7= NAND(DATA_IN_3__7, REG4_REG_3__7)
ADD_77_U16_7= NAND(DATA_IN_2__7, REG4_REG_2__7)
ADD_77_U17_7= NAND(ADD_77_U15_7, ADD_77_U16_7, ADD_77_U14_7)
ADD_77_U18_7= OR(DATA_IN_3__7, REG4_REG_3__7)
ADD_77_U19_7= OR(DATA_IN_4__7, REG4_REG_4__7)
ADD_77_U20_7= NAND(ADD_77_U18_7, ADD_77_U19_7, ADD_77_U17_7)
ADD_77_U21_7= NAND(DATA_IN_4__7, REG4_REG_4__7)
ADD_77_U22_7= NAND(ADD_77_U20_7, ADD_77_U21_7)
ADD_77_U23_7= NAND(ADD_77_U22_7, ADD_77_U8_7)
ADD_77_U24_7= NAND(DATA_IN_5__7, REG4_REG_5__7)
ADD_77_U25_7= NOT(ADD_77_U7_7)
ADD_77_U26_7= OR(REG4_REG_6__7, ADD_77_U4_7)
ADD_77_U27_7= NAND(ADD_77_U25_7, ADD_77_U6_7)
ADD_77_U28_7= NAND(ADD_77_U27_7, ADD_77_U26_7)
ADD_77_U29_7= OR(REG4_REG_7__7, DATA_IN_7__7)
ADD_77_U30_7= NAND(REG4_REG_7__7, DATA_IN_7__7)
ADD_77_U31_7= NAND(ADD_77_U29_7, ADD_77_U28_7)
SUB_70_166_U6_7= AND(SUB_70_166_U31_7, SUB_70_166_U10_7)
SUB_70_166_U7_7= AND(SUB_70_166_U29_7, SUB_70_166_U11_7)
SUB_70_166_U8_7= AND(SUB_70_166_U27_7, SUB_70_166_U12_7)
SUB_70_166_U9_7= NAND(SUB_70_166_U21_7, SUB_70_166_U26_7)
SUB_70_166_U10_7= OR(SUB_70_U6_7, SUB_70_U15_7, SUB_70_U19_7)
SUB_70_166_U11_7= NAND(SUB_70_166_U23_7, SUB_70_166_U17_7, SUB_70_166_U15_7)
SUB_70_166_U12_7= NAND(SUB_70_166_U24_7, SUB_70_166_U14_7)
SUB_70_166_U13_7= NOT(SUB_70_U9_7)
SUB_70_166_U14_7= NOT(SUB_70_U17_7)
SUB_70_166_U15_7= NOT(SUB_70_U8_7)
SUB_70_166_U16_7= NAND(SUB_70_166_U35_7, SUB_70_166_U34_7)
SUB_70_166_U17_7= NOT(SUB_70_U7_7)
SUB_70_166_U18_7= AND(SUB_70_166_U33_7, SUB_70_166_U32_7)
SUB_70_166_U19_7= NOT(SUB_70_U6_7)
SUB_70_166_U20_7= NOT(SUB_70_U15_7)
SUB_70_166_U21_7= NAND(SUB_70_166_U12_7, SUB_70_166_U13_7)
SUB_70_166_U22_7= NOT(SUB_70_166_U21_7)
SUB_70_166_U23_7= NOT(SUB_70_166_U10_7)
SUB_70_166_U24_7= NOT(SUB_70_166_U11_7)
SUB_70_166_U25_7= NOT(SUB_70_166_U12_7)
SUB_70_166_U26_7= NAND(SUB_70_U9_7, SUB_70_166_U25_7)
SUB_70_166_U27_7= NAND(SUB_70_U17_7, SUB_70_166_U11_7)
SUB_70_166_U28_7= NAND(SUB_70_166_U23_7, SUB_70_166_U17_7)
SUB_70_166_U29_7= NAND(SUB_70_U8_7, SUB_70_166_U28_7)
SUB_70_166_U30_7= OR(SUB_70_U6_7, SUB_70_U15_7)
SUB_70_166_U31_7= NAND(SUB_70_U19_7, SUB_70_166_U30_7)
SUB_70_166_U32_7= NAND(SUB_70_U7_7, SUB_70_166_U10_7)
SUB_70_166_U33_7= NAND(SUB_70_166_U23_7, SUB_70_166_U17_7)
SUB_70_166_U34_7= NAND(SUB_70_U6_7, SUB_70_166_U20_7)
SUB_70_166_U35_7= NAND(SUB_70_U15_7, SUB_70_166_U19_7)
LT_90_U6_7= NAND(LT_90_U41_7, LT_90_U42_7)
LT_90_U7_7= NOT(DATA_IN_7__7)
LT_90_U8_7= NOT(DATA_IN_1__7)
LT_90_U9_7= NOT(RMIN_REG_1__7)
LT_90_U10_7= NOT(RMIN_REG_2__7)
LT_90_U11_7= NOT(DATA_IN_2__7)
LT_90_U12_7= NOT(DATA_IN_3__7)
LT_90_U13_7= NOT(RMIN_REG_3__7)
LT_90_U14_7= NOT(RMIN_REG_4__7)
LT_90_U15_7= NOT(DATA_IN_4__7)
LT_90_U16_7= NOT(DATA_IN_5__7)
LT_90_U17_7= NOT(RMIN_REG_5__7)
LT_90_U18_7= NOT(RMIN_REG_6__7)
LT_90_U19_7= NOT(DATA_IN_6__7)
LT_90_U20_7= NOT(RMIN_REG_7__7)
LT_90_U21_7= NOT(DATA_IN_0__7)
LT_90_U22_7= NAND(DATA_IN_1__7, LT_90_U9_7)
LT_90_U23_7= NAND(RMIN_REG_0__7, LT_90_U21_7, LT_90_U22_7)
LT_90_U24_7= NAND(RMIN_REG_1__7, LT_90_U8_7)
LT_90_U25_7= NAND(RMIN_REG_2__7, LT_90_U11_7)
LT_90_U26_7= NAND(LT_90_U24_7, LT_90_U25_7, LT_90_U23_7)
LT_90_U27_7= NAND(DATA_IN_2__7, LT_90_U10_7)
LT_90_U28_7= NAND(DATA_IN_3__7, LT_90_U13_7)
LT_90_U29_7= NAND(LT_90_U27_7, LT_90_U28_7, LT_90_U26_7)
LT_90_U30_7= NAND(RMIN_REG_3__7, LT_90_U12_7)
LT_90_U31_7= NAND(RMIN_REG_4__7, LT_90_U15_7)
LT_90_U32_7= NAND(LT_90_U30_7, LT_90_U31_7, LT_90_U29_7)
LT_90_U33_7= NAND(DATA_IN_4__7, LT_90_U14_7)
LT_90_U34_7= NAND(DATA_IN_5__7, LT_90_U17_7)
LT_90_U35_7= NAND(LT_90_U33_7, LT_90_U34_7, LT_90_U32_7)
LT_90_U36_7= NAND(RMIN_REG_5__7, LT_90_U16_7)
LT_90_U37_7= NAND(RMIN_REG_6__7, LT_90_U19_7)
LT_90_U38_7= NAND(LT_90_U36_7, LT_90_U37_7, LT_90_U35_7)
LT_90_U39_7= NAND(DATA_IN_6__7, LT_90_U18_7)
LT_90_U40_7= NAND(RMIN_REG_7__7, LT_90_U7_7)
LT_90_U41_7= NAND(LT_90_U39_7, LT_90_U40_7, LT_90_U38_7)
LT_90_U42_7= NAND(DATA_IN_7__7, LT_90_U20_7)
GT_88_U6_7= NAND(GT_88_U41_7, GT_88_U42_7)
GT_88_U7_7= NOT(RMAX_REG_7__7)
GT_88_U8_7= NOT(RMAX_REG_1__7)
GT_88_U9_7= NOT(DATA_IN_1__7)
GT_88_U10_7= NOT(DATA_IN_2__7)
GT_88_U11_7= NOT(RMAX_REG_2__7)
GT_88_U12_7= NOT(RMAX_REG_3__7)
GT_88_U13_7= NOT(DATA_IN_3__7)
GT_88_U14_7= NOT(DATA_IN_4__7)
GT_88_U15_7= NOT(RMAX_REG_4__7)
GT_88_U16_7= NOT(RMAX_REG_5__7)
GT_88_U17_7= NOT(DATA_IN_5__7)
GT_88_U18_7= NOT(DATA_IN_6__7)
GT_88_U19_7= NOT(RMAX_REG_6__7)
GT_88_U20_7= NOT(DATA_IN_7__7)
GT_88_U21_7= NOT(RMAX_REG_0__7)
GT_88_U22_7= NAND(RMAX_REG_1__7, GT_88_U9_7)
GT_88_U23_7= NAND(DATA_IN_0__7, GT_88_U21_7, GT_88_U22_7)
GT_88_U24_7= NAND(DATA_IN_1__7, GT_88_U8_7)
GT_88_U25_7= NAND(DATA_IN_2__7, GT_88_U11_7)
GT_88_U26_7= NAND(GT_88_U24_7, GT_88_U25_7, GT_88_U23_7)
GT_88_U27_7= NAND(RMAX_REG_2__7, GT_88_U10_7)
GT_88_U28_7= NAND(RMAX_REG_3__7, GT_88_U13_7)
GT_88_U29_7= NAND(GT_88_U27_7, GT_88_U28_7, GT_88_U26_7)
GT_88_U30_7= NAND(DATA_IN_3__7, GT_88_U12_7)
GT_88_U31_7= NAND(DATA_IN_4__7, GT_88_U15_7)
GT_88_U32_7= NAND(GT_88_U30_7, GT_88_U31_7, GT_88_U29_7)
GT_88_U33_7= NAND(RMAX_REG_4__7, GT_88_U14_7)
GT_88_U34_7= NAND(RMAX_REG_5__7, GT_88_U17_7)
GT_88_U35_7= NAND(GT_88_U33_7, GT_88_U34_7, GT_88_U32_7)
GT_88_U36_7= NAND(DATA_IN_5__7, GT_88_U16_7)
GT_88_U37_7= NAND(DATA_IN_6__7, GT_88_U19_7)
GT_88_U38_7= NAND(GT_88_U36_7, GT_88_U37_7, GT_88_U35_7)
GT_88_U39_7= NAND(RMAX_REG_6__7, GT_88_U18_7)
GT_88_U40_7= NAND(DATA_IN_7__7, GT_88_U7_7)
GT_88_U41_7= NAND(GT_88_U39_7, GT_88_U40_7, GT_88_U38_7)
GT_88_U42_7= NAND(RMAX_REG_7__7, GT_88_U20_7)
SUB_82_165_U6_7= AND(SUB_82_165_U31_7, SUB_82_165_U10_7)
SUB_82_165_U7_7= AND(SUB_82_165_U29_7, SUB_82_165_U11_7)
SUB_82_165_U8_7= AND(SUB_82_165_U27_7, SUB_82_165_U12_7)
SUB_82_165_U9_7= NAND(SUB_82_165_U21_7, SUB_82_165_U26_7)
SUB_82_165_U10_7= OR(SUB_82_U6_7, SUB_82_U15_7, SUB_82_U19_7)
SUB_82_165_U11_7= NAND(SUB_82_165_U23_7, SUB_82_165_U17_7, SUB_82_165_U15_7)
SUB_82_165_U12_7= NAND(SUB_82_165_U24_7, SUB_82_165_U14_7)
SUB_82_165_U13_7= NOT(SUB_82_U9_7)
SUB_82_165_U14_7= NOT(SUB_82_U17_7)
SUB_82_165_U15_7= NOT(SUB_82_U8_7)
SUB_82_165_U16_7= NAND(SUB_82_165_U35_7, SUB_82_165_U34_7)
SUB_82_165_U17_7= NOT(SUB_82_U7_7)
SUB_82_165_U18_7= AND(SUB_82_165_U33_7, SUB_82_165_U32_7)
SUB_82_165_U19_7= NOT(SUB_82_U6_7)
SUB_82_165_U20_7= NOT(SUB_82_U15_7)
SUB_82_165_U21_7= NAND(SUB_82_165_U12_7, SUB_82_165_U13_7)
SUB_82_165_U22_7= NOT(SUB_82_165_U21_7)
SUB_82_165_U23_7= NOT(SUB_82_165_U10_7)
SUB_82_165_U24_7= NOT(SUB_82_165_U11_7)
SUB_82_165_U25_7= NOT(SUB_82_165_U12_7)
SUB_82_165_U26_7= NAND(SUB_82_U9_7, SUB_82_165_U25_7)
SUB_82_165_U27_7= NAND(SUB_82_U17_7, SUB_82_165_U11_7)
SUB_82_165_U28_7= NAND(SUB_82_165_U23_7, SUB_82_165_U17_7)
SUB_82_165_U29_7= NAND(SUB_82_U8_7, SUB_82_165_U28_7)
SUB_82_165_U30_7= OR(SUB_82_U6_7, SUB_82_U15_7)
SUB_82_165_U31_7= NAND(SUB_82_U19_7, SUB_82_165_U30_7)
SUB_82_165_U32_7= NAND(SUB_82_U7_7, SUB_82_165_U10_7)
SUB_82_165_U33_7= NAND(SUB_82_165_U23_7, SUB_82_165_U17_7)
SUB_82_165_U34_7= NAND(SUB_82_U6_7, SUB_82_165_U20_7)
SUB_82_165_U35_7= NAND(SUB_82_U15_7, SUB_82_165_U19_7)
GTE_79_U6_7= NOT(ADD_77_U5_7)
R179_U4_7= AND(R179_U55_7, R179_U51_7)
R179_U5_7= NAND(R179_U94_7, R179_U93_7, R179_U56_7)
R179_U6_7= NOT(U359_7)
R179_U7_7= NOT(U366_7)
R179_U8_7= NOT(U365_7)
R179_U9_7= NAND(U366_7, U359_7)
R179_U10_7= NOT(U358_7)
R179_U11_7= NOT(U357_7)
R179_U12_7= NOT(U364_7)
R179_U13_7= NOT(U356_7)
R179_U14_7= NOT(U363_7)
R179_U15_7= NOT(U355_7)
R179_U16_7= NOT(U362_7)
R179_U17_7= NOT(U354_7)
R179_U18_7= NOT(U361_7)
R179_U19_7= NAND(R179_U46_7, R179_U45_7)
R179_U20_7= NAND(R179_U96_7, R179_U95_7)
R179_U21_7= NAND(R179_U68_7, R179_U67_7)
R179_U22_7= NAND(R179_U75_7, R179_U74_7)
R179_U23_7= NAND(R179_U82_7, R179_U81_7)
R179_U24_7= NAND(R179_U89_7, R179_U88_7)
R179_U25_7= NOT(U360_7)
R179_U26_7= NOT(U353_7)
R179_U27_7= NAND(R179_U42_7, R179_U41_7)
R179_U28_7= NAND(R179_U38_7, R179_U37_7)
R179_U29_7= NAND(R179_U30_7, R179_U34_7)
R179_U30_7= NAND(U358_7, R179_U32_7)
R179_U31_7= NOT(R179_U30_7)
R179_U32_7= NOT(R179_U9_7)
R179_U33_7= NAND(R179_U10_7, R179_U9_7)
R179_U34_7= NAND(U365_7, R179_U33_7)
R179_U35_7= NOT(R179_U29_7)
R179_U36_7= OR(U357_7, U364_7)
R179_U37_7= NAND(R179_U36_7, R179_U29_7)
R179_U38_7= NAND(U364_7, U357_7)
R179_U39_7= NOT(R179_U28_7)
R179_U40_7= OR(U356_7, U363_7)
R179_U41_7= NAND(R179_U40_7, R179_U28_7)
R179_U42_7= NAND(U363_7, U356_7)
R179_U43_7= NOT(R179_U27_7)
R179_U44_7= OR(U355_7, U362_7)
R179_U45_7= NAND(R179_U44_7, R179_U27_7)
R179_U46_7= NAND(U362_7, U355_7)
R179_U47_7= NOT(R179_U19_7)
R179_U48_7= OR(U354_7, U361_7)
R179_U49_7= NAND(R179_U48_7, R179_U19_7)
R179_U50_7= NAND(U361_7, U354_7)
R179_U51_7= NAND(R179_U58_7, R179_U57_7, R179_U50_7, R179_U49_7)
R179_U52_7= NAND(U361_7, U354_7)
R179_U53_7= NAND(R179_U47_7, R179_U52_7)
R179_U54_7= OR(U361_7, U354_7)
R179_U55_7= NAND(R179_U54_7, R179_U61_7, R179_U53_7)
R179_U56_7= NAND(R179_U92_7, R179_U10_7)
R179_U57_7= NAND(U360_7, R179_U26_7)
R179_U58_7= NAND(U353_7, R179_U25_7)
R179_U59_7= NAND(U360_7, R179_U26_7)
R179_U60_7= NAND(U353_7, R179_U25_7)
R179_U61_7= NAND(R179_U60_7, R179_U59_7)
R179_U62_7= NAND(U361_7, R179_U17_7)
R179_U63_7= NAND(U354_7, R179_U18_7)
R179_U64_7= NAND(U361_7, R179_U17_7)
R179_U65_7= NAND(U354_7, R179_U18_7)
R179_U66_7= NAND(R179_U65_7, R179_U64_7)
R179_U67_7= NAND(R179_U63_7, R179_U62_7, R179_U19_7)
R179_U68_7= NAND(R179_U66_7, R179_U47_7)
R179_U69_7= NAND(U362_7, R179_U15_7)
R179_U70_7= NAND(U355_7, R179_U16_7)
R179_U71_7= NAND(U362_7, R179_U15_7)
R179_U72_7= NAND(U355_7, R179_U16_7)
R179_U73_7= NAND(R179_U72_7, R179_U71_7)
R179_U74_7= NAND(R179_U70_7, R179_U69_7, R179_U27_7)
R179_U75_7= NAND(R179_U43_7, R179_U73_7)
R179_U76_7= NAND(U363_7, R179_U13_7)
R179_U77_7= NAND(U356_7, R179_U14_7)
R179_U78_7= NAND(U363_7, R179_U13_7)
R179_U79_7= NAND(U356_7, R179_U14_7)
R179_U80_7= NAND(R179_U79_7, R179_U78_7)
R179_U81_7= NAND(R179_U77_7, R179_U76_7, R179_U28_7)
R179_U82_7= NAND(R179_U39_7, R179_U80_7)
R179_U83_7= NAND(U364_7, R179_U11_7)
R179_U84_7= NAND(U357_7, R179_U12_7)
R179_U85_7= NAND(U364_7, R179_U11_7)
R179_U86_7= NAND(U357_7, R179_U12_7)
R179_U87_7= NAND(R179_U86_7, R179_U85_7)
R179_U88_7= NAND(R179_U84_7, R179_U83_7, R179_U29_7)
R179_U89_7= NAND(R179_U35_7, R179_U87_7)
R179_U90_7= NAND(U365_7, R179_U9_7)
R179_U91_7= NAND(R179_U32_7, R179_U8_7)
R179_U92_7= NAND(R179_U91_7, R179_U90_7)
R179_U93_7= NAND(U358_7, R179_U9_7, R179_U8_7)
R179_U94_7= NAND(R179_U31_7, U365_7)
R179_U95_7= NAND(U366_7, R179_U6_7)
R179_U96_7= NAND(U359_7, R179_U7_7)
SUB_70_U6_7= AND(SUB_70_U29_7, SUB_70_U10_7)
SUB_70_U7_7= AND(SUB_70_U27_7, SUB_70_U11_7)
SUB_70_U8_7= AND(SUB_70_U25_7, SUB_70_U12_7)
SUB_70_U9_7= NAND(SUB_70_U24_7, SUB_70_U16_7)
SUB_70_U10_7= OR(R179_U5_7, R179_U20_7, R179_U24_7)
SUB_70_U11_7= NAND(SUB_70_U22_7, SUB_70_U18_7, SUB_70_U14_7)
SUB_70_U12_7= NAND(SUB_70_U23_7, SUB_70_U13_7)
SUB_70_U13_7= NOT(R179_U21_7)
SUB_70_U14_7= NOT(R179_U22_7)
SUB_70_U15_7= NAND(SUB_70_U35_7, SUB_70_U34_7)
SUB_70_U16_7= NOT(R179_U4_7)
SUB_70_U17_7= AND(SUB_70_U31_7, SUB_70_U30_7)
SUB_70_U18_7= NOT(R179_U23_7)
SUB_70_U19_7= AND(SUB_70_U33_7, SUB_70_U32_7)
SUB_70_U20_7= NOT(R179_U5_7)
SUB_70_U21_7= NOT(R179_U20_7)
SUB_70_U22_7= NOT(SUB_70_U10_7)

RMAX_REG_7__9 = BUF(U344_8)
RMAX_REG_6__9 = BUF(U343_8)
RMAX_REG_5__9 = BUF(U342_8)
RMAX_REG_4__9 = BUF(U341_8)
RMAX_REG_3__9 = BUF(U340_8)
RMAX_REG_2__9 = BUF(U339_8)
RMAX_REG_1__9 = BUF(U338_8)
RMAX_REG_0__9 = BUF(U337_8)
RMIN_REG_7__9 = BUF(U336_8)
RMIN_REG_6__9 = BUF(U335_8)
RMIN_REG_5__9 = BUF(U334_8)
RMIN_REG_4__9 = BUF(U333_8)
RMIN_REG_3__9 = BUF(U332_8)
RMIN_REG_2__9 = BUF(U331_8)
RMIN_REG_1__9 = BUF(U330_8)
RMIN_REG_0__9 = BUF(U329_8)
RLAST_REG_7__9 = BUF(U328_8)
RLAST_REG_6__9 = BUF(U327_8)
RLAST_REG_5__9 = BUF(U326_8)
RLAST_REG_4__9 = BUF(U325_8)
RLAST_REG_3__9 = BUF(U324_8)
RLAST_REG_2__9 = BUF(U323_8)
RLAST_REG_1__9 = BUF(U322_8)
RLAST_REG_0__9 = BUF(U321_8)
REG1_REG_7__9 = BUF(U320_8)
REG1_REG_6__9 = BUF(U319_8)
REG1_REG_5__9 = BUF(U318_8)
REG1_REG_4__9 = BUF(U317_8)
REG1_REG_3__9 = BUF(U316_8)
REG1_REG_2__9 = BUF(U315_8)
REG1_REG_1__9 = BUF(U314_8)
REG1_REG_0__9 = BUF(U313_8)
REG2_REG_7__9 = BUF(U312_8)
REG2_REG_6__9 = BUF(U311_8)
REG2_REG_5__9 = BUF(U310_8)
REG2_REG_4__9 = BUF(U309_8)
REG2_REG_3__9 = BUF(U308_8)
REG2_REG_2__9 = BUF(U307_8)
REG2_REG_1__9 = BUF(U306_8)
REG2_REG_0__9 = BUF(U305_8)
REG3_REG_7__9 = BUF(U304_8)
REG3_REG_6__9 = BUF(U303_8)
REG3_REG_5__9 = BUF(U302_8)
REG3_REG_4__9 = BUF(U301_8)
REG3_REG_3__9 = BUF(U300_8)
REG3_REG_2__9 = BUF(U299_8)
REG3_REG_1__9 = BUF(U298_8)
REG3_REG_0__9 = BUF(U297_8)
REG4_REG_7__9 = BUF(U296_8)
REG4_REG_6__9 = BUF(U295_8)
REG4_REG_5__9 = BUF(U294_8)
REG4_REG_4__9 = BUF(U293_8)
REG4_REG_3__9 = BUF(U292_8)
REG4_REG_2__9 = BUF(U291_8)
REG4_REG_1__9 = BUF(U290_8)
REG4_REG_0__9 = BUF(U289_8)
DATA_OUT_REG_7__9 = BUF(U288_8)
DATA_OUT_REG_6__9 = BUF(U287_8)
DATA_OUT_REG_5__9 = BUF(U286_8)
DATA_OUT_REG_4__9 = BUF(U285_8)
DATA_OUT_REG_3__9 = BUF(U284_8)
DATA_OUT_REG_2__9 = BUF(U283_8)
DATA_OUT_REG_1__9 = BUF(U282_8)
DATA_OUT_REG_0__9 = BUF(U281_8)
STATO_REG_1__9 = BUF(U280_8)
STATO_REG_0__9 = BUF(U375_8)





SUB_70_U35_8= NAND(R179_U20_8, SUB_70_U20_8)
SUB_70_U34_8= NAND(R179_U5_8, SUB_70_U21_8)
U272_8= AND(U279_8, U351_8)
U273_8= AND(ENABLE_8, U272_8, U349_8, U352_8)
U274_8= AND(U279_8, RESTART_8, U373_8)
U275_8= AND(AVERAGE_8, ENABLE_8, U272_8)
U276_8= AND(U550_8, U549_8, U279_8)
U277_8= AND(U272_8, U350_8)
U278_8= AND(STATO_REG_1__8, U420_8)
U279_8= AND(STATO_REG_1__8, U280_8)
U280_8= NAND(U348_8, U377_8)
U281_8= NAND(U546_8, U545_8, U547_8, U372_8, U543_8)
U282_8= NAND(U540_8, U539_8, U541_8, U371_8, U537_8)
U283_8= NAND(U534_8, U533_8, U535_8, U370_8, U531_8)
U284_8= NAND(U528_8, U527_8, U529_8, U369_8)
U285_8= NAND(U522_8, U521_8, U368_8)
U286_8= NAND(U516_8, U515_8, U367_8)
U287_8= NAND(U508_8, U507_8, U509_8, U511_8, U510_8)
U288_8= NAND(U503_8, U502_8, U504_8, U506_8, U505_8)
U289_8= NAND(U501_8, U500_8)
U290_8= NAND(U499_8, U498_8)
U291_8= NAND(U497_8, U496_8)
U292_8= NAND(U495_8, U494_8)
U293_8= NAND(U493_8, U492_8)
U294_8= NAND(U491_8, U490_8)
U295_8= NAND(U489_8, U488_8)
U296_8= NAND(U487_8, U486_8)
U297_8= NAND(U485_8, U484_8)
U298_8= NAND(U483_8, U482_8)
U299_8= NAND(U481_8, U480_8)
U300_8= NAND(U479_8, U478_8)
U301_8= NAND(U477_8, U476_8)
U302_8= NAND(U475_8, U474_8)
U303_8= NAND(U473_8, U472_8)
U304_8= NAND(U471_8, U470_8)
U305_8= NAND(U469_8, U468_8)
U306_8= NAND(U467_8, U466_8)
U307_8= NAND(U465_8, U464_8)
U308_8= NAND(U463_8, U462_8)
U309_8= NAND(U461_8, U460_8)
U310_8= NAND(U459_8, U458_8)
U311_8= NAND(U457_8, U456_8)
U312_8= NAND(U455_8, U454_8)
U313_8= NAND(U453_8, U452_8)
U314_8= NAND(U451_8, U450_8)
U315_8= NAND(U449_8, U448_8)
U316_8= NAND(U447_8, U446_8)
U317_8= NAND(U445_8, U444_8)
U318_8= NAND(U443_8, U442_8)
U319_8= NAND(U441_8, U440_8)
U320_8= NAND(U439_8, U438_8)
U321_8= NAND(U437_8, U436_8)
U322_8= NAND(U435_8, U434_8)
U323_8= NAND(U433_8, U432_8)
U324_8= NAND(U431_8, U430_8)
U325_8= NAND(U429_8, U428_8)
U326_8= NAND(U427_8, U426_8)
U327_8= NAND(U425_8, U424_8)
U328_8= NAND(U423_8, U422_8)
U329_8= NAND(U419_8, U418_8)
U330_8= NAND(U417_8, U416_8)
U331_8= NAND(U415_8, U414_8)
U332_8= NAND(U413_8, U412_8)
U333_8= NAND(U411_8, U410_8)
U334_8= NAND(U409_8, U408_8)
U335_8= NAND(U407_8, U406_8)
U336_8= NAND(U405_8, U404_8)
U337_8= NAND(U398_8, U397_8)
U338_8= NAND(U396_8, U395_8)
U339_8= NAND(U394_8, U393_8)
U340_8= NAND(U392_8, U391_8)
U341_8= NAND(U390_8, U389_8)
U342_8= NAND(U388_8, U387_8)
U343_8= NAND(U386_8, U385_8)
U344_8= NAND(U384_8, U383_8)
U345_8= NOT(STATO_REG_0__8)
U346_8= NOT(STATO_REG_1__8)
U347_8= NOT(GT_88_U6_8)
U348_8= NAND(STATO_REG_1__8, U345_8)
U349_8= NOT(AVERAGE_8)
U350_8= NOT(ENABLE_8)
U351_8= NOT(RESTART_8)
U352_8= NOT(GTE_79_U6_8)
U353_8= NAND(U552_8, U551_8)
U354_8= NAND(U554_8, U553_8)
U355_8= NAND(U556_8, U555_8)
U356_8= NAND(U558_8, U557_8)
U357_8= NAND(U560_8, U559_8)
U358_8= NAND(U562_8, U561_8)
U359_8= NAND(U564_8, U563_8)
U360_8= NAND(U566_8, U565_8)
U361_8= NAND(U568_8, U567_8)
U362_8= NAND(U570_8, U569_8)
U363_8= NAND(U572_8, U571_8)
U364_8= NAND(U574_8, U573_8)
U365_8= NAND(U576_8, U575_8)
U366_8= NAND(U578_8, U577_8)
U367_8= AND(U514_8, U512_8, U513_8, U517_8)
U368_8= AND(U520_8, U518_8, U519_8, U523_8)
U369_8= AND(U526_8, U524_8, U525_8)
U370_8= AND(U532_8, U530_8)
U371_8= AND(U538_8, U536_8)
U372_8= AND(U544_8, U542_8)
U373_8= NOT(GTE_67_U6_8)
U374_8= OR(STATO_REG_1__8, STATO_REG_0__8)
U375_8= NOT(U374_8)
U376_8= NOT(U348_8)
U377_8= NAND(STATO_REG_0__8, U346_8)
U378_8= NOT(U280_8)
U379_8= NAND(GT_88_U6_8, STATO_REG_1__8)
U380_8= NAND(U345_8, U379_8)
U381_8= OR(STATO_REG_0__8, GT_88_U6_8)
U382_8= NAND(U374_8, U381_8)
U383_8= NAND(RMAX_REG_7__8, U382_8)
U384_8= NAND(DATA_IN_7__8, U380_8)
U385_8= NAND(RMAX_REG_6__8, U382_8)
U386_8= NAND(DATA_IN_6__8, U380_8)
U387_8= NAND(RMAX_REG_5__8, U382_8)
U388_8= NAND(DATA_IN_5__8, U380_8)
U389_8= NAND(RMAX_REG_4__8, U382_8)
U390_8= NAND(DATA_IN_4__8, U380_8)
U391_8= NAND(RMAX_REG_3__8, U382_8)
U392_8= NAND(DATA_IN_3__8, U380_8)
U393_8= NAND(RMAX_REG_2__8, U382_8)
U394_8= NAND(DATA_IN_2__8, U380_8)
U395_8= NAND(RMAX_REG_1__8, U382_8)
U396_8= NAND(DATA_IN_1__8, U380_8)
U397_8= NAND(RMAX_REG_0__8, U382_8)
U398_8= NAND(DATA_IN_0__8, U380_8)
U399_8= NAND(LT_90_U6_8, U347_8)
U400_8= NAND(U399_8, U345_8)
U401_8= NAND(U374_8, U400_8)
U402_8= NAND(STATO_REG_1__8, U347_8, LT_90_U6_8)
U403_8= NAND(U345_8, U402_8)
U404_8= NAND(DATA_IN_7__8, U403_8)
U405_8= NAND(RMIN_REG_7__8, U401_8)
U406_8= NAND(DATA_IN_6__8, U403_8)
U407_8= NAND(RMIN_REG_6__8, U401_8)
U408_8= NAND(DATA_IN_5__8, U403_8)
U409_8= NAND(RMIN_REG_5__8, U401_8)
U410_8= NAND(DATA_IN_4__8, U403_8)
U411_8= NAND(RMIN_REG_4__8, U401_8)
U412_8= NAND(DATA_IN_3__8, U403_8)
U413_8= NAND(RMIN_REG_3__8, U401_8)
U414_8= NAND(DATA_IN_2__8, U403_8)
U415_8= NAND(RMIN_REG_2__8, U401_8)
U416_8= NAND(DATA_IN_1__8, U403_8)
U417_8= NAND(RMIN_REG_1__8, U401_8)
U418_8= NAND(DATA_IN_0__8, U403_8)
U419_8= NAND(RMIN_REG_0__8, U401_8)
U420_8= OR(STATO_REG_0__8, ENABLE_8)
U421_8= NAND(U374_8, U420_8)
U422_8= NAND(U278_8, DATA_IN_7__8)
U423_8= NAND(RLAST_REG_7__8, U421_8)
U424_8= NAND(U278_8, DATA_IN_6__8)
U425_8= NAND(RLAST_REG_6__8, U421_8)
U426_8= NAND(U278_8, DATA_IN_5__8)
U427_8= NAND(RLAST_REG_5__8, U421_8)
U428_8= NAND(U278_8, DATA_IN_4__8)
U429_8= NAND(RLAST_REG_4__8, U421_8)
U430_8= NAND(U278_8, DATA_IN_3__8)
U431_8= NAND(RLAST_REG_3__8, U421_8)
U432_8= NAND(U278_8, DATA_IN_2__8)
U433_8= NAND(RLAST_REG_2__8, U421_8)
U434_8= NAND(U278_8, DATA_IN_1__8)
U435_8= NAND(RLAST_REG_1__8, U421_8)
U436_8= NAND(U278_8, DATA_IN_0__8)
U437_8= NAND(RLAST_REG_0__8, U421_8)
U438_8= NAND(U376_8, DATA_IN_7__8)
U439_8= NAND(REG1_REG_7__8, U378_8)
U440_8= NAND(U376_8, DATA_IN_6__8)
U441_8= NAND(REG1_REG_6__8, U378_8)
U442_8= NAND(U376_8, DATA_IN_5__8)
U443_8= NAND(REG1_REG_5__8, U378_8)
U444_8= NAND(U376_8, DATA_IN_4__8)
U445_8= NAND(REG1_REG_4__8, U378_8)
U446_8= NAND(U376_8, DATA_IN_3__8)
U447_8= NAND(REG1_REG_3__8, U378_8)
U448_8= NAND(U376_8, DATA_IN_2__8)
U449_8= NAND(REG1_REG_2__8, U378_8)
U450_8= NAND(U376_8, DATA_IN_1__8)
U451_8= NAND(REG1_REG_1__8, U378_8)
U452_8= NAND(U376_8, DATA_IN_0__8)
U453_8= NAND(REG1_REG_0__8, U378_8)
U454_8= NAND(REG1_REG_7__8, U376_8)
U455_8= NAND(REG2_REG_7__8, U378_8)
U456_8= NAND(REG1_REG_6__8, U376_8)
U457_8= NAND(REG2_REG_6__8, U378_8)
U458_8= NAND(REG1_REG_5__8, U376_8)
U459_8= NAND(REG2_REG_5__8, U378_8)
U460_8= NAND(REG1_REG_4__8, U376_8)
U461_8= NAND(REG2_REG_4__8, U378_8)
U462_8= NAND(REG1_REG_3__8, U376_8)
U463_8= NAND(REG2_REG_3__8, U378_8)
U464_8= NAND(REG1_REG_2__8, U376_8)
U465_8= NAND(REG2_REG_2__8, U378_8)
U466_8= NAND(REG1_REG_1__8, U376_8)
U467_8= NAND(REG2_REG_1__8, U378_8)
U468_8= NAND(REG1_REG_0__8, U376_8)
U469_8= NAND(REG2_REG_0__8, U378_8)
U470_8= NAND(REG2_REG_7__8, U376_8)
U471_8= NAND(REG3_REG_7__8, U378_8)
U472_8= NAND(REG2_REG_6__8, U376_8)
U473_8= NAND(REG3_REG_6__8, U378_8)
U474_8= NAND(REG2_REG_5__8, U376_8)
U475_8= NAND(REG3_REG_5__8, U378_8)
U476_8= NAND(REG2_REG_4__8, U376_8)
U477_8= NAND(REG3_REG_4__8, U378_8)
U478_8= NAND(REG2_REG_3__8, U376_8)
U479_8= NAND(REG3_REG_3__8, U378_8)
U480_8= NAND(REG2_REG_2__8, U376_8)
U481_8= NAND(REG3_REG_2__8, U378_8)
U482_8= NAND(REG2_REG_1__8, U376_8)
U483_8= NAND(REG3_REG_1__8, U378_8)
U484_8= NAND(REG2_REG_0__8, U376_8)
U485_8= NAND(REG3_REG_0__8, U378_8)
U486_8= NAND(REG3_REG_7__8, U376_8)
U487_8= NAND(REG4_REG_7__8, U378_8)
U488_8= NAND(REG3_REG_6__8, U376_8)
U489_8= NAND(REG4_REG_6__8, U378_8)
U490_8= NAND(REG3_REG_5__8, U376_8)
U491_8= NAND(REG4_REG_5__8, U378_8)
U492_8= NAND(REG3_REG_4__8, U376_8)
U493_8= NAND(REG4_REG_4__8, U378_8)
U494_8= NAND(REG3_REG_3__8, U376_8)
U495_8= NAND(REG4_REG_3__8, U378_8)
U496_8= NAND(REG3_REG_2__8, U376_8)
U497_8= NAND(REG4_REG_2__8, U378_8)
U498_8= NAND(REG3_REG_1__8, U376_8)
U499_8= NAND(REG4_REG_1__8, U378_8)
U500_8= NAND(REG3_REG_0__8, U376_8)
U501_8= NAND(REG4_REG_0__8, U378_8)
U502_8= NAND(U277_8, RLAST_REG_7__8)
U503_8= NAND(U275_8, REG4_REG_7__8)
U504_8= NAND(SUB_70_166_U22_8, U274_8)
U505_8= NAND(SUB_82_165_U22_8, U273_8)
U506_8= NAND(DATA_OUT_REG_7__8, U378_8)
U507_8= NAND(U277_8, RLAST_REG_6__8)
U508_8= NAND(U275_8, REG4_REG_6__8)
U509_8= NAND(SUB_70_166_U9_8, U274_8)
U510_8= NAND(SUB_82_165_U9_8, U273_8)
U511_8= NAND(DATA_OUT_REG_6__8, U378_8)
U512_8= NAND(U277_8, RLAST_REG_5__8)
U513_8= NAND(R179_U4_8, U276_8)
U514_8= NAND(U275_8, REG4_REG_5__8)
U515_8= NAND(SUB_70_166_U8_8, U274_8)
U516_8= NAND(SUB_82_165_U8_8, U273_8)
U517_8= NAND(DATA_OUT_REG_5__8, U378_8)
U518_8= NAND(U277_8, RLAST_REG_4__8)
U519_8= NAND(R179_U21_8, U276_8)
U520_8= NAND(U275_8, REG4_REG_4__8)
U521_8= NAND(SUB_70_166_U7_8, U274_8)
U522_8= NAND(SUB_82_165_U7_8, U273_8)
U523_8= NAND(DATA_OUT_REG_4__8, U378_8)
U524_8= NAND(U277_8, RLAST_REG_3__8)
U525_8= NAND(R179_U22_8, U276_8)
U526_8= NAND(U275_8, REG4_REG_3__8)
U527_8= NAND(SUB_70_166_U18_8, U274_8)
U528_8= NAND(SUB_82_165_U18_8, U273_8)
U529_8= NAND(DATA_OUT_REG_3__8, U378_8)
U530_8= NAND(U277_8, RLAST_REG_2__8)
U531_8= NAND(R179_U23_8, U276_8)
U532_8= NAND(U275_8, REG4_REG_2__8)
U533_8= NAND(SUB_70_166_U6_8, U274_8)
U534_8= NAND(SUB_82_165_U6_8, U273_8)
U535_8= NAND(DATA_OUT_REG_2__8, U378_8)
U536_8= NAND(U277_8, RLAST_REG_1__8)
U537_8= NAND(R179_U24_8, U276_8)
U538_8= NAND(U275_8, REG4_REG_1__8)
U539_8= NAND(SUB_70_166_U16_8, U274_8)
U540_8= NAND(SUB_82_165_U16_8, U273_8)
U541_8= NAND(DATA_OUT_REG_1__8, U378_8)
U542_8= NAND(U277_8, RLAST_REG_0__8)
U543_8= NAND(R179_U5_8, U276_8)
U544_8= NAND(U275_8, REG4_REG_0__8)
U545_8= NAND(SUB_70_U15_8, U274_8)
U546_8= NAND(SUB_82_U15_8, U273_8)
U547_8= NAND(DATA_OUT_REG_0__8, U378_8)
U548_8= NAND(ENABLE_8, U349_8, GTE_79_U6_8)
U549_8= NAND(RESTART_8, U373_8)
U550_8= NAND(U548_8, U351_8)
U551_8= NAND(DATA_IN_6__8, U351_8)
U552_8= NAND(RESTART_8, RMAX_REG_6__8)
U553_8= NAND(DATA_IN_5__8, U351_8)
U554_8= NAND(RESTART_8, RMAX_REG_5__8)
U555_8= NAND(DATA_IN_4__8, U351_8)
U556_8= NAND(RESTART_8, RMAX_REG_4__8)
U557_8= NAND(DATA_IN_3__8, U351_8)
U558_8= NAND(RESTART_8, RMAX_REG_3__8)
U559_8= NAND(DATA_IN_2__8, U351_8)
U560_8= NAND(RESTART_8, RMAX_REG_2__8)
U561_8= NAND(DATA_IN_1__8, U351_8)
U562_8= NAND(RESTART_8, RMAX_REG_1__8)
U563_8= NAND(DATA_IN_0__8, U351_8)
U564_8= NAND(RESTART_8, RMAX_REG_0__8)
U565_8= NAND(REG4_REG_6__8, U351_8)
U566_8= NAND(RESTART_8, RMIN_REG_6__8)
U567_8= NAND(REG4_REG_5__8, U351_8)
U568_8= NAND(RESTART_8, RMIN_REG_5__8)
U569_8= NAND(REG4_REG_4__8, U351_8)
U570_8= NAND(RESTART_8, RMIN_REG_4__8)
U571_8= NAND(REG4_REG_3__8, U351_8)
U572_8= NAND(RESTART_8, RMIN_REG_3__8)
U573_8= NAND(REG4_REG_2__8, U351_8)
U574_8= NAND(RESTART_8, RMIN_REG_2__8)
U575_8= NAND(REG4_REG_1__8, U351_8)
U576_8= NAND(RESTART_8, RMIN_REG_1__8)
U577_8= NAND(REG4_REG_0__8, U351_8)
U578_8= NAND(RESTART_8, RMIN_REG_0__8)
SUB_70_U33_8= NAND(SUB_70_U22_8, SUB_70_U18_8)
SUB_70_U32_8= NAND(R179_U23_8, SUB_70_U10_8)
SUB_70_U31_8= NAND(SUB_70_U24_8, SUB_70_U16_8)
SUB_70_U30_8= NAND(R179_U4_8, SUB_70_U12_8)
SUB_70_U29_8= NAND(R179_U24_8, SUB_70_U28_8)
SUB_70_U28_8= OR(R179_U5_8, R179_U20_8)
SUB_70_U27_8= NAND(R179_U22_8, SUB_70_U26_8)
SUB_70_U26_8= NAND(SUB_70_U22_8, SUB_70_U18_8)
SUB_70_U25_8= NAND(R179_U21_8, SUB_70_U11_8)
SUB_70_U24_8= NOT(SUB_70_U12_8)
SUB_70_U23_8= NOT(SUB_70_U11_8)
GTE_67_U6_8= NOT(ADD_65_U5_8)
SUB_82_U6_8= AND(SUB_82_U29_8, SUB_82_U10_8)
SUB_82_U7_8= AND(SUB_82_U27_8, SUB_82_U11_8)
SUB_82_U8_8= AND(SUB_82_U25_8, SUB_82_U12_8)
SUB_82_U9_8= NAND(SUB_82_U24_8, SUB_82_U16_8)
SUB_82_U10_8= OR(R179_U5_8, R179_U20_8, R179_U24_8)
SUB_82_U11_8= NAND(SUB_82_U22_8, SUB_82_U18_8, SUB_82_U14_8)
SUB_82_U12_8= NAND(SUB_82_U23_8, SUB_82_U13_8)
SUB_82_U13_8= NOT(R179_U21_8)
SUB_82_U14_8= NOT(R179_U22_8)
SUB_82_U15_8= NAND(SUB_82_U35_8, SUB_82_U34_8)
SUB_82_U16_8= NOT(R179_U4_8)
SUB_82_U17_8= AND(SUB_82_U31_8, SUB_82_U30_8)
SUB_82_U18_8= NOT(R179_U23_8)
SUB_82_U19_8= AND(SUB_82_U33_8, SUB_82_U32_8)
SUB_82_U20_8= NOT(R179_U5_8)
SUB_82_U21_8= NOT(R179_U20_8)
SUB_82_U22_8= NOT(SUB_82_U10_8)
SUB_82_U23_8= NOT(SUB_82_U11_8)
SUB_82_U24_8= NOT(SUB_82_U12_8)
SUB_82_U25_8= NAND(R179_U21_8, SUB_82_U11_8)
SUB_82_U26_8= NAND(SUB_82_U22_8, SUB_82_U18_8)
SUB_82_U27_8= NAND(R179_U22_8, SUB_82_U26_8)
SUB_82_U28_8= OR(R179_U5_8, R179_U20_8)
SUB_82_U29_8= NAND(R179_U24_8, SUB_82_U28_8)
SUB_82_U30_8= NAND(R179_U4_8, SUB_82_U12_8)
SUB_82_U31_8= NAND(SUB_82_U24_8, SUB_82_U16_8)
SUB_82_U32_8= NAND(R179_U23_8, SUB_82_U10_8)
SUB_82_U33_8= NAND(SUB_82_U22_8, SUB_82_U18_8)
SUB_82_U34_8= NAND(R179_U5_8, SUB_82_U21_8)
SUB_82_U35_8= NAND(R179_U20_8, SUB_82_U20_8)
ADD_65_U4_8= AND(RMAX_REG_6__8, ADD_65_U7_8)
ADD_65_U5_8= NAND(ADD_65_U31_8, ADD_65_U30_8)
ADD_65_U6_8= NOT(RMAX_REG_6__8)
ADD_65_U7_8= NAND(ADD_65_U24_8, ADD_65_U23_8)
ADD_65_U8_8= OR(RMIN_REG_5__8, RMAX_REG_5__8)
ADD_65_U9_8= NAND(RMAX_REG_1__8, RMIN_REG_1__8)
ADD_65_U10_8= NAND(RMAX_REG_0__8, RMIN_REG_0__8)
ADD_65_U11_8= NAND(ADD_65_U10_8, ADD_65_U9_8)
ADD_65_U12_8= OR(RMAX_REG_1__8, RMIN_REG_1__8)
ADD_65_U13_8= OR(RMAX_REG_2__8, RMIN_REG_2__8)
ADD_65_U14_8= NAND(ADD_65_U12_8, ADD_65_U13_8, ADD_65_U11_8)
ADD_65_U15_8= NAND(RMAX_REG_3__8, RMIN_REG_3__8)
ADD_65_U16_8= NAND(RMAX_REG_2__8, RMIN_REG_2__8)
ADD_65_U17_8= NAND(ADD_65_U15_8, ADD_65_U16_8, ADD_65_U14_8)
ADD_65_U18_8= OR(RMAX_REG_3__8, RMIN_REG_3__8)
ADD_65_U19_8= OR(RMAX_REG_4__8, RMIN_REG_4__8)
ADD_65_U20_8= NAND(ADD_65_U18_8, ADD_65_U19_8, ADD_65_U17_8)
ADD_65_U21_8= NAND(RMAX_REG_4__8, RMIN_REG_4__8)
ADD_65_U22_8= NAND(ADD_65_U20_8, ADD_65_U21_8)
ADD_65_U23_8= NAND(ADD_65_U22_8, ADD_65_U8_8)
ADD_65_U24_8= NAND(RMAX_REG_5__8, RMIN_REG_5__8)
ADD_65_U25_8= NOT(ADD_65_U7_8)
ADD_65_U26_8= OR(RMIN_REG_6__8, ADD_65_U4_8)
ADD_65_U27_8= NAND(ADD_65_U25_8, ADD_65_U6_8)
ADD_65_U28_8= NAND(ADD_65_U27_8, ADD_65_U26_8)
ADD_65_U29_8= OR(RMIN_REG_7__8, RMAX_REG_7__8)
ADD_65_U30_8= NAND(RMIN_REG_7__8, RMAX_REG_7__8)
ADD_65_U31_8= NAND(ADD_65_U29_8, ADD_65_U28_8)
ADD_77_U4_8= AND(DATA_IN_6__8, ADD_77_U7_8)
ADD_77_U5_8= NAND(ADD_77_U31_8, ADD_77_U30_8)
ADD_77_U6_8= NOT(DATA_IN_6__8)
ADD_77_U7_8= NAND(ADD_77_U24_8, ADD_77_U23_8)
ADD_77_U8_8= OR(REG4_REG_5__8, DATA_IN_5__8)
ADD_77_U9_8= NAND(DATA_IN_1__8, REG4_REG_1__8)
ADD_77_U10_8= NAND(DATA_IN_0__8, REG4_REG_0__8)
ADD_77_U11_8= NAND(ADD_77_U10_8, ADD_77_U9_8)
ADD_77_U12_8= OR(DATA_IN_1__8, REG4_REG_1__8)
ADD_77_U13_8= OR(DATA_IN_2__8, REG4_REG_2__8)
ADD_77_U14_8= NAND(ADD_77_U12_8, ADD_77_U13_8, ADD_77_U11_8)
ADD_77_U15_8= NAND(DATA_IN_3__8, REG4_REG_3__8)
ADD_77_U16_8= NAND(DATA_IN_2__8, REG4_REG_2__8)
ADD_77_U17_8= NAND(ADD_77_U15_8, ADD_77_U16_8, ADD_77_U14_8)
ADD_77_U18_8= OR(DATA_IN_3__8, REG4_REG_3__8)
ADD_77_U19_8= OR(DATA_IN_4__8, REG4_REG_4__8)
ADD_77_U20_8= NAND(ADD_77_U18_8, ADD_77_U19_8, ADD_77_U17_8)
ADD_77_U21_8= NAND(DATA_IN_4__8, REG4_REG_4__8)
ADD_77_U22_8= NAND(ADD_77_U20_8, ADD_77_U21_8)
ADD_77_U23_8= NAND(ADD_77_U22_8, ADD_77_U8_8)
ADD_77_U24_8= NAND(DATA_IN_5__8, REG4_REG_5__8)
ADD_77_U25_8= NOT(ADD_77_U7_8)
ADD_77_U26_8= OR(REG4_REG_6__8, ADD_77_U4_8)
ADD_77_U27_8= NAND(ADD_77_U25_8, ADD_77_U6_8)
ADD_77_U28_8= NAND(ADD_77_U27_8, ADD_77_U26_8)
ADD_77_U29_8= OR(REG4_REG_7__8, DATA_IN_7__8)
ADD_77_U30_8= NAND(REG4_REG_7__8, DATA_IN_7__8)
ADD_77_U31_8= NAND(ADD_77_U29_8, ADD_77_U28_8)
SUB_70_166_U6_8= AND(SUB_70_166_U31_8, SUB_70_166_U10_8)
SUB_70_166_U7_8= AND(SUB_70_166_U29_8, SUB_70_166_U11_8)
SUB_70_166_U8_8= AND(SUB_70_166_U27_8, SUB_70_166_U12_8)
SUB_70_166_U9_8= NAND(SUB_70_166_U21_8, SUB_70_166_U26_8)
SUB_70_166_U10_8= OR(SUB_70_U6_8, SUB_70_U15_8, SUB_70_U19_8)
SUB_70_166_U11_8= NAND(SUB_70_166_U23_8, SUB_70_166_U17_8, SUB_70_166_U15_8)
SUB_70_166_U12_8= NAND(SUB_70_166_U24_8, SUB_70_166_U14_8)
SUB_70_166_U13_8= NOT(SUB_70_U9_8)
SUB_70_166_U14_8= NOT(SUB_70_U17_8)
SUB_70_166_U15_8= NOT(SUB_70_U8_8)
SUB_70_166_U16_8= NAND(SUB_70_166_U35_8, SUB_70_166_U34_8)
SUB_70_166_U17_8= NOT(SUB_70_U7_8)
SUB_70_166_U18_8= AND(SUB_70_166_U33_8, SUB_70_166_U32_8)
SUB_70_166_U19_8= NOT(SUB_70_U6_8)
SUB_70_166_U20_8= NOT(SUB_70_U15_8)
SUB_70_166_U21_8= NAND(SUB_70_166_U12_8, SUB_70_166_U13_8)
SUB_70_166_U22_8= NOT(SUB_70_166_U21_8)
SUB_70_166_U23_8= NOT(SUB_70_166_U10_8)
SUB_70_166_U24_8= NOT(SUB_70_166_U11_8)
SUB_70_166_U25_8= NOT(SUB_70_166_U12_8)
SUB_70_166_U26_8= NAND(SUB_70_U9_8, SUB_70_166_U25_8)
SUB_70_166_U27_8= NAND(SUB_70_U17_8, SUB_70_166_U11_8)
SUB_70_166_U28_8= NAND(SUB_70_166_U23_8, SUB_70_166_U17_8)
SUB_70_166_U29_8= NAND(SUB_70_U8_8, SUB_70_166_U28_8)
SUB_70_166_U30_8= OR(SUB_70_U6_8, SUB_70_U15_8)
SUB_70_166_U31_8= NAND(SUB_70_U19_8, SUB_70_166_U30_8)
SUB_70_166_U32_8= NAND(SUB_70_U7_8, SUB_70_166_U10_8)
SUB_70_166_U33_8= NAND(SUB_70_166_U23_8, SUB_70_166_U17_8)
SUB_70_166_U34_8= NAND(SUB_70_U6_8, SUB_70_166_U20_8)
SUB_70_166_U35_8= NAND(SUB_70_U15_8, SUB_70_166_U19_8)
LT_90_U6_8= NAND(LT_90_U41_8, LT_90_U42_8)
LT_90_U7_8= NOT(DATA_IN_7__8)
LT_90_U8_8= NOT(DATA_IN_1__8)
LT_90_U9_8= NOT(RMIN_REG_1__8)
LT_90_U10_8= NOT(RMIN_REG_2__8)
LT_90_U11_8= NOT(DATA_IN_2__8)
LT_90_U12_8= NOT(DATA_IN_3__8)
LT_90_U13_8= NOT(RMIN_REG_3__8)
LT_90_U14_8= NOT(RMIN_REG_4__8)
LT_90_U15_8= NOT(DATA_IN_4__8)
LT_90_U16_8= NOT(DATA_IN_5__8)
LT_90_U17_8= NOT(RMIN_REG_5__8)
LT_90_U18_8= NOT(RMIN_REG_6__8)
LT_90_U19_8= NOT(DATA_IN_6__8)
LT_90_U20_8= NOT(RMIN_REG_7__8)
LT_90_U21_8= NOT(DATA_IN_0__8)
LT_90_U22_8= NAND(DATA_IN_1__8, LT_90_U9_8)
LT_90_U23_8= NAND(RMIN_REG_0__8, LT_90_U21_8, LT_90_U22_8)
LT_90_U24_8= NAND(RMIN_REG_1__8, LT_90_U8_8)
LT_90_U25_8= NAND(RMIN_REG_2__8, LT_90_U11_8)
LT_90_U26_8= NAND(LT_90_U24_8, LT_90_U25_8, LT_90_U23_8)
LT_90_U27_8= NAND(DATA_IN_2__8, LT_90_U10_8)
LT_90_U28_8= NAND(DATA_IN_3__8, LT_90_U13_8)
LT_90_U29_8= NAND(LT_90_U27_8, LT_90_U28_8, LT_90_U26_8)
LT_90_U30_8= NAND(RMIN_REG_3__8, LT_90_U12_8)
LT_90_U31_8= NAND(RMIN_REG_4__8, LT_90_U15_8)
LT_90_U32_8= NAND(LT_90_U30_8, LT_90_U31_8, LT_90_U29_8)
LT_90_U33_8= NAND(DATA_IN_4__8, LT_90_U14_8)
LT_90_U34_8= NAND(DATA_IN_5__8, LT_90_U17_8)
LT_90_U35_8= NAND(LT_90_U33_8, LT_90_U34_8, LT_90_U32_8)
LT_90_U36_8= NAND(RMIN_REG_5__8, LT_90_U16_8)
LT_90_U37_8= NAND(RMIN_REG_6__8, LT_90_U19_8)
LT_90_U38_8= NAND(LT_90_U36_8, LT_90_U37_8, LT_90_U35_8)
LT_90_U39_8= NAND(DATA_IN_6__8, LT_90_U18_8)
LT_90_U40_8= NAND(RMIN_REG_7__8, LT_90_U7_8)
LT_90_U41_8= NAND(LT_90_U39_8, LT_90_U40_8, LT_90_U38_8)
LT_90_U42_8= NAND(DATA_IN_7__8, LT_90_U20_8)
GT_88_U6_8= NAND(GT_88_U41_8, GT_88_U42_8)
GT_88_U7_8= NOT(RMAX_REG_7__8)
GT_88_U8_8= NOT(RMAX_REG_1__8)
GT_88_U9_8= NOT(DATA_IN_1__8)
GT_88_U10_8= NOT(DATA_IN_2__8)
GT_88_U11_8= NOT(RMAX_REG_2__8)
GT_88_U12_8= NOT(RMAX_REG_3__8)
GT_88_U13_8= NOT(DATA_IN_3__8)
GT_88_U14_8= NOT(DATA_IN_4__8)
GT_88_U15_8= NOT(RMAX_REG_4__8)
GT_88_U16_8= NOT(RMAX_REG_5__8)
GT_88_U17_8= NOT(DATA_IN_5__8)
GT_88_U18_8= NOT(DATA_IN_6__8)
GT_88_U19_8= NOT(RMAX_REG_6__8)
GT_88_U20_8= NOT(DATA_IN_7__8)
GT_88_U21_8= NOT(RMAX_REG_0__8)
GT_88_U22_8= NAND(RMAX_REG_1__8, GT_88_U9_8)
GT_88_U23_8= NAND(DATA_IN_0__8, GT_88_U21_8, GT_88_U22_8)
GT_88_U24_8= NAND(DATA_IN_1__8, GT_88_U8_8)
GT_88_U25_8= NAND(DATA_IN_2__8, GT_88_U11_8)
GT_88_U26_8= NAND(GT_88_U24_8, GT_88_U25_8, GT_88_U23_8)
GT_88_U27_8= NAND(RMAX_REG_2__8, GT_88_U10_8)
GT_88_U28_8= NAND(RMAX_REG_3__8, GT_88_U13_8)
GT_88_U29_8= NAND(GT_88_U27_8, GT_88_U28_8, GT_88_U26_8)
GT_88_U30_8= NAND(DATA_IN_3__8, GT_88_U12_8)
GT_88_U31_8= NAND(DATA_IN_4__8, GT_88_U15_8)
GT_88_U32_8= NAND(GT_88_U30_8, GT_88_U31_8, GT_88_U29_8)
GT_88_U33_8= NAND(RMAX_REG_4__8, GT_88_U14_8)
GT_88_U34_8= NAND(RMAX_REG_5__8, GT_88_U17_8)
GT_88_U35_8= NAND(GT_88_U33_8, GT_88_U34_8, GT_88_U32_8)
GT_88_U36_8= NAND(DATA_IN_5__8, GT_88_U16_8)
GT_88_U37_8= NAND(DATA_IN_6__8, GT_88_U19_8)
GT_88_U38_8= NAND(GT_88_U36_8, GT_88_U37_8, GT_88_U35_8)
GT_88_U39_8= NAND(RMAX_REG_6__8, GT_88_U18_8)
GT_88_U40_8= NAND(DATA_IN_7__8, GT_88_U7_8)
GT_88_U41_8= NAND(GT_88_U39_8, GT_88_U40_8, GT_88_U38_8)
GT_88_U42_8= NAND(RMAX_REG_7__8, GT_88_U20_8)
SUB_82_165_U6_8= AND(SUB_82_165_U31_8, SUB_82_165_U10_8)
SUB_82_165_U7_8= AND(SUB_82_165_U29_8, SUB_82_165_U11_8)
SUB_82_165_U8_8= AND(SUB_82_165_U27_8, SUB_82_165_U12_8)
SUB_82_165_U9_8= NAND(SUB_82_165_U21_8, SUB_82_165_U26_8)
SUB_82_165_U10_8= OR(SUB_82_U6_8, SUB_82_U15_8, SUB_82_U19_8)
SUB_82_165_U11_8= NAND(SUB_82_165_U23_8, SUB_82_165_U17_8, SUB_82_165_U15_8)
SUB_82_165_U12_8= NAND(SUB_82_165_U24_8, SUB_82_165_U14_8)
SUB_82_165_U13_8= NOT(SUB_82_U9_8)
SUB_82_165_U14_8= NOT(SUB_82_U17_8)
SUB_82_165_U15_8= NOT(SUB_82_U8_8)
SUB_82_165_U16_8= NAND(SUB_82_165_U35_8, SUB_82_165_U34_8)
SUB_82_165_U17_8= NOT(SUB_82_U7_8)
SUB_82_165_U18_8= AND(SUB_82_165_U33_8, SUB_82_165_U32_8)
SUB_82_165_U19_8= NOT(SUB_82_U6_8)
SUB_82_165_U20_8= NOT(SUB_82_U15_8)
SUB_82_165_U21_8= NAND(SUB_82_165_U12_8, SUB_82_165_U13_8)
SUB_82_165_U22_8= NOT(SUB_82_165_U21_8)
SUB_82_165_U23_8= NOT(SUB_82_165_U10_8)
SUB_82_165_U24_8= NOT(SUB_82_165_U11_8)
SUB_82_165_U25_8= NOT(SUB_82_165_U12_8)
SUB_82_165_U26_8= NAND(SUB_82_U9_8, SUB_82_165_U25_8)
SUB_82_165_U27_8= NAND(SUB_82_U17_8, SUB_82_165_U11_8)
SUB_82_165_U28_8= NAND(SUB_82_165_U23_8, SUB_82_165_U17_8)
SUB_82_165_U29_8= NAND(SUB_82_U8_8, SUB_82_165_U28_8)
SUB_82_165_U30_8= OR(SUB_82_U6_8, SUB_82_U15_8)
SUB_82_165_U31_8= NAND(SUB_82_U19_8, SUB_82_165_U30_8)
SUB_82_165_U32_8= NAND(SUB_82_U7_8, SUB_82_165_U10_8)
SUB_82_165_U33_8= NAND(SUB_82_165_U23_8, SUB_82_165_U17_8)
SUB_82_165_U34_8= NAND(SUB_82_U6_8, SUB_82_165_U20_8)
SUB_82_165_U35_8= NAND(SUB_82_U15_8, SUB_82_165_U19_8)
GTE_79_U6_8= NOT(ADD_77_U5_8)
R179_U4_8= AND(R179_U55_8, R179_U51_8)
R179_U5_8= NAND(R179_U94_8, R179_U93_8, R179_U56_8)
R179_U6_8= NOT(U359_8)
R179_U7_8= NOT(U366_8)
R179_U8_8= NOT(U365_8)
R179_U9_8= NAND(U366_8, U359_8)
R179_U10_8= NOT(U358_8)
R179_U11_8= NOT(U357_8)
R179_U12_8= NOT(U364_8)
R179_U13_8= NOT(U356_8)
R179_U14_8= NOT(U363_8)
R179_U15_8= NOT(U355_8)
R179_U16_8= NOT(U362_8)
R179_U17_8= NOT(U354_8)
R179_U18_8= NOT(U361_8)
R179_U19_8= NAND(R179_U46_8, R179_U45_8)
R179_U20_8= NAND(R179_U96_8, R179_U95_8)
R179_U21_8= NAND(R179_U68_8, R179_U67_8)
R179_U22_8= NAND(R179_U75_8, R179_U74_8)
R179_U23_8= NAND(R179_U82_8, R179_U81_8)
R179_U24_8= NAND(R179_U89_8, R179_U88_8)
R179_U25_8= NOT(U360_8)
R179_U26_8= NOT(U353_8)
R179_U27_8= NAND(R179_U42_8, R179_U41_8)
R179_U28_8= NAND(R179_U38_8, R179_U37_8)
R179_U29_8= NAND(R179_U30_8, R179_U34_8)
R179_U30_8= NAND(U358_8, R179_U32_8)
R179_U31_8= NOT(R179_U30_8)
R179_U32_8= NOT(R179_U9_8)
R179_U33_8= NAND(R179_U10_8, R179_U9_8)
R179_U34_8= NAND(U365_8, R179_U33_8)
R179_U35_8= NOT(R179_U29_8)
R179_U36_8= OR(U357_8, U364_8)
R179_U37_8= NAND(R179_U36_8, R179_U29_8)
R179_U38_8= NAND(U364_8, U357_8)
R179_U39_8= NOT(R179_U28_8)
R179_U40_8= OR(U356_8, U363_8)
R179_U41_8= NAND(R179_U40_8, R179_U28_8)
R179_U42_8= NAND(U363_8, U356_8)
R179_U43_8= NOT(R179_U27_8)
R179_U44_8= OR(U355_8, U362_8)
R179_U45_8= NAND(R179_U44_8, R179_U27_8)
R179_U46_8= NAND(U362_8, U355_8)
R179_U47_8= NOT(R179_U19_8)
R179_U48_8= OR(U354_8, U361_8)
R179_U49_8= NAND(R179_U48_8, R179_U19_8)
R179_U50_8= NAND(U361_8, U354_8)
R179_U51_8= NAND(R179_U58_8, R179_U57_8, R179_U50_8, R179_U49_8)
R179_U52_8= NAND(U361_8, U354_8)
R179_U53_8= NAND(R179_U47_8, R179_U52_8)
R179_U54_8= OR(U361_8, U354_8)
R179_U55_8= NAND(R179_U54_8, R179_U61_8, R179_U53_8)
R179_U56_8= NAND(R179_U92_8, R179_U10_8)
R179_U57_8= NAND(U360_8, R179_U26_8)
R179_U58_8= NAND(U353_8, R179_U25_8)
R179_U59_8= NAND(U360_8, R179_U26_8)
R179_U60_8= NAND(U353_8, R179_U25_8)
R179_U61_8= NAND(R179_U60_8, R179_U59_8)
R179_U62_8= NAND(U361_8, R179_U17_8)
R179_U63_8= NAND(U354_8, R179_U18_8)
R179_U64_8= NAND(U361_8, R179_U17_8)
R179_U65_8= NAND(U354_8, R179_U18_8)
R179_U66_8= NAND(R179_U65_8, R179_U64_8)
R179_U67_8= NAND(R179_U63_8, R179_U62_8, R179_U19_8)
R179_U68_8= NAND(R179_U66_8, R179_U47_8)
R179_U69_8= NAND(U362_8, R179_U15_8)
R179_U70_8= NAND(U355_8, R179_U16_8)
R179_U71_8= NAND(U362_8, R179_U15_8)
R179_U72_8= NAND(U355_8, R179_U16_8)
R179_U73_8= NAND(R179_U72_8, R179_U71_8)
R179_U74_8= NAND(R179_U70_8, R179_U69_8, R179_U27_8)
R179_U75_8= NAND(R179_U43_8, R179_U73_8)
R179_U76_8= NAND(U363_8, R179_U13_8)
R179_U77_8= NAND(U356_8, R179_U14_8)
R179_U78_8= NAND(U363_8, R179_U13_8)
R179_U79_8= NAND(U356_8, R179_U14_8)
R179_U80_8= NAND(R179_U79_8, R179_U78_8)
R179_U81_8= NAND(R179_U77_8, R179_U76_8, R179_U28_8)
R179_U82_8= NAND(R179_U39_8, R179_U80_8)
R179_U83_8= NAND(U364_8, R179_U11_8)
R179_U84_8= NAND(U357_8, R179_U12_8)
R179_U85_8= NAND(U364_8, R179_U11_8)
R179_U86_8= NAND(U357_8, R179_U12_8)
R179_U87_8= NAND(R179_U86_8, R179_U85_8)
R179_U88_8= NAND(R179_U84_8, R179_U83_8, R179_U29_8)
R179_U89_8= NAND(R179_U35_8, R179_U87_8)
R179_U90_8= NAND(U365_8, R179_U9_8)
R179_U91_8= NAND(R179_U32_8, R179_U8_8)
R179_U92_8= NAND(R179_U91_8, R179_U90_8)
R179_U93_8= NAND(U358_8, R179_U9_8, R179_U8_8)
R179_U94_8= NAND(R179_U31_8, U365_8)
R179_U95_8= NAND(U366_8, R179_U6_8)
R179_U96_8= NAND(U359_8, R179_U7_8)
SUB_70_U6_8= AND(SUB_70_U29_8, SUB_70_U10_8)
SUB_70_U7_8= AND(SUB_70_U27_8, SUB_70_U11_8)
SUB_70_U8_8= AND(SUB_70_U25_8, SUB_70_U12_8)
SUB_70_U9_8= NAND(SUB_70_U24_8, SUB_70_U16_8)
SUB_70_U10_8= OR(R179_U5_8, R179_U20_8, R179_U24_8)
SUB_70_U11_8= NAND(SUB_70_U22_8, SUB_70_U18_8, SUB_70_U14_8)
SUB_70_U12_8= NAND(SUB_70_U23_8, SUB_70_U13_8)
SUB_70_U13_8= NOT(R179_U21_8)
SUB_70_U14_8= NOT(R179_U22_8)
SUB_70_U15_8= NAND(SUB_70_U35_8, SUB_70_U34_8)
SUB_70_U16_8= NOT(R179_U4_8)
SUB_70_U17_8= AND(SUB_70_U31_8, SUB_70_U30_8)
SUB_70_U18_8= NOT(R179_U23_8)
SUB_70_U19_8= AND(SUB_70_U33_8, SUB_70_U32_8)
SUB_70_U20_8= NOT(R179_U5_8)
SUB_70_U21_8= NOT(R179_U20_8)
SUB_70_U22_8= NOT(SUB_70_U10_8)

RMAX_REG_7__10 = BUF(U344_9)
RMAX_REG_6__10 = BUF(U343_9)
RMAX_REG_5__10 = BUF(U342_9)
RMAX_REG_4__10 = BUF(U341_9)
RMAX_REG_3__10 = BUF(U340_9)
RMAX_REG_2__10 = BUF(U339_9)
RMAX_REG_1__10 = BUF(U338_9)
RMAX_REG_0__10 = BUF(U337_9)
RMIN_REG_7__10 = BUF(U336_9)
RMIN_REG_6__10 = BUF(U335_9)
RMIN_REG_5__10 = BUF(U334_9)
RMIN_REG_4__10 = BUF(U333_9)
RMIN_REG_3__10 = BUF(U332_9)
RMIN_REG_2__10 = BUF(U331_9)
RMIN_REG_1__10 = BUF(U330_9)
RMIN_REG_0__10 = BUF(U329_9)
RLAST_REG_7__10 = BUF(U328_9)
RLAST_REG_6__10 = BUF(U327_9)
RLAST_REG_5__10 = BUF(U326_9)
RLAST_REG_4__10 = BUF(U325_9)
RLAST_REG_3__10 = BUF(U324_9)
RLAST_REG_2__10 = BUF(U323_9)
RLAST_REG_1__10 = BUF(U322_9)
RLAST_REG_0__10 = BUF(U321_9)
REG1_REG_7__10 = BUF(U320_9)
REG1_REG_6__10 = BUF(U319_9)
REG1_REG_5__10 = BUF(U318_9)
REG1_REG_4__10 = BUF(U317_9)
REG1_REG_3__10 = BUF(U316_9)
REG1_REG_2__10 = BUF(U315_9)
REG1_REG_1__10 = BUF(U314_9)
REG1_REG_0__10 = BUF(U313_9)
REG2_REG_7__10 = BUF(U312_9)
REG2_REG_6__10 = BUF(U311_9)
REG2_REG_5__10 = BUF(U310_9)
REG2_REG_4__10 = BUF(U309_9)
REG2_REG_3__10 = BUF(U308_9)
REG2_REG_2__10 = BUF(U307_9)
REG2_REG_1__10 = BUF(U306_9)
REG2_REG_0__10 = BUF(U305_9)
REG3_REG_7__10 = BUF(U304_9)
REG3_REG_6__10 = BUF(U303_9)
REG3_REG_5__10 = BUF(U302_9)
REG3_REG_4__10 = BUF(U301_9)
REG3_REG_3__10 = BUF(U300_9)
REG3_REG_2__10 = BUF(U299_9)
REG3_REG_1__10 = BUF(U298_9)
REG3_REG_0__10 = BUF(U297_9)
REG4_REG_7__10 = BUF(U296_9)
REG4_REG_6__10 = BUF(U295_9)
REG4_REG_5__10 = BUF(U294_9)
REG4_REG_4__10 = BUF(U293_9)
REG4_REG_3__10 = BUF(U292_9)
REG4_REG_2__10 = BUF(U291_9)
REG4_REG_1__10 = BUF(U290_9)
REG4_REG_0__10 = BUF(U289_9)
DATA_OUT_REG_7__10 = BUF(U288_9)
DATA_OUT_REG_6__10 = BUF(U287_9)
DATA_OUT_REG_5__10 = BUF(U286_9)
DATA_OUT_REG_4__10 = BUF(U285_9)
DATA_OUT_REG_3__10 = BUF(U284_9)
DATA_OUT_REG_2__10 = BUF(U283_9)
DATA_OUT_REG_1__10 = BUF(U282_9)
DATA_OUT_REG_0__10 = BUF(U281_9)
STATO_REG_1__10 = BUF(U280_9)
STATO_REG_0__10 = BUF(U375_9)





SUB_70_U35_9= NAND(R179_U20_9, SUB_70_U20_9)
SUB_70_U34_9= NAND(R179_U5_9, SUB_70_U21_9)
U272_9= AND(U279_9, U351_9)
U273_9= AND(ENABLE_9, U272_9, U349_9, U352_9)
U274_9= AND(U279_9, RESTART_9, U373_9)
U275_9= AND(AVERAGE_9, ENABLE_9, U272_9)
U276_9= AND(U550_9, U549_9, U279_9)
U277_9= AND(U272_9, U350_9)
U278_9= AND(STATO_REG_1__9, U420_9)
U279_9= AND(STATO_REG_1__9, U280_9)
U280_9= NAND(U348_9, U377_9)
U281_9= NAND(U546_9, U545_9, U547_9, U372_9, U543_9)
U282_9= NAND(U540_9, U539_9, U541_9, U371_9, U537_9)
U283_9= NAND(U534_9, U533_9, U535_9, U370_9, U531_9)
U284_9= NAND(U528_9, U527_9, U529_9, U369_9)
U285_9= NAND(U522_9, U521_9, U368_9)
U286_9= NAND(U516_9, U515_9, U367_9)
U287_9= NAND(U508_9, U507_9, U509_9, U511_9, U510_9)
U288_9= NAND(U503_9, U502_9, U504_9, U506_9, U505_9)
U289_9= NAND(U501_9, U500_9)
U290_9= NAND(U499_9, U498_9)
U291_9= NAND(U497_9, U496_9)
U292_9= NAND(U495_9, U494_9)
U293_9= NAND(U493_9, U492_9)
U294_9= NAND(U491_9, U490_9)
U295_9= NAND(U489_9, U488_9)
U296_9= NAND(U487_9, U486_9)
U297_9= NAND(U485_9, U484_9)
U298_9= NAND(U483_9, U482_9)
U299_9= NAND(U481_9, U480_9)
U300_9= NAND(U479_9, U478_9)
U301_9= NAND(U477_9, U476_9)
U302_9= NAND(U475_9, U474_9)
U303_9= NAND(U473_9, U472_9)
U304_9= NAND(U471_9, U470_9)
U305_9= NAND(U469_9, U468_9)
U306_9= NAND(U467_9, U466_9)
U307_9= NAND(U465_9, U464_9)
U308_9= NAND(U463_9, U462_9)
U309_9= NAND(U461_9, U460_9)
U310_9= NAND(U459_9, U458_9)
U311_9= NAND(U457_9, U456_9)
U312_9= NAND(U455_9, U454_9)
U313_9= NAND(U453_9, U452_9)
U314_9= NAND(U451_9, U450_9)
U315_9= NAND(U449_9, U448_9)
U316_9= NAND(U447_9, U446_9)
U317_9= NAND(U445_9, U444_9)
U318_9= NAND(U443_9, U442_9)
U319_9= NAND(U441_9, U440_9)
U320_9= NAND(U439_9, U438_9)
U321_9= NAND(U437_9, U436_9)
U322_9= NAND(U435_9, U434_9)
U323_9= NAND(U433_9, U432_9)
U324_9= NAND(U431_9, U430_9)
U325_9= NAND(U429_9, U428_9)
U326_9= NAND(U427_9, U426_9)
U327_9= NAND(U425_9, U424_9)
U328_9= NAND(U423_9, U422_9)
U329_9= NAND(U419_9, U418_9)
U330_9= NAND(U417_9, U416_9)
U331_9= NAND(U415_9, U414_9)
U332_9= NAND(U413_9, U412_9)
U333_9= NAND(U411_9, U410_9)
U334_9= NAND(U409_9, U408_9)
U335_9= NAND(U407_9, U406_9)
U336_9= NAND(U405_9, U404_9)
U337_9= NAND(U398_9, U397_9)
U338_9= NAND(U396_9, U395_9)
U339_9= NAND(U394_9, U393_9)
U340_9= NAND(U392_9, U391_9)
U341_9= NAND(U390_9, U389_9)
U342_9= NAND(U388_9, U387_9)
U343_9= NAND(U386_9, U385_9)
U344_9= NAND(U384_9, U383_9)
U345_9= NOT(STATO_REG_0__9)
U346_9= NOT(STATO_REG_1__9)
U347_9= NOT(GT_88_U6_9)
U348_9= NAND(STATO_REG_1__9, U345_9)
U349_9= NOT(AVERAGE_9)
U350_9= NOT(ENABLE_9)
U351_9= NOT(RESTART_9)
U352_9= NOT(GTE_79_U6_9)
U353_9= NAND(U552_9, U551_9)
U354_9= NAND(U554_9, U553_9)
U355_9= NAND(U556_9, U555_9)
U356_9= NAND(U558_9, U557_9)
U357_9= NAND(U560_9, U559_9)
U358_9= NAND(U562_9, U561_9)
U359_9= NAND(U564_9, U563_9)
U360_9= NAND(U566_9, U565_9)
U361_9= NAND(U568_9, U567_9)
U362_9= NAND(U570_9, U569_9)
U363_9= NAND(U572_9, U571_9)
U364_9= NAND(U574_9, U573_9)
U365_9= NAND(U576_9, U575_9)
U366_9= NAND(U578_9, U577_9)
U367_9= AND(U514_9, U512_9, U513_9, U517_9)
U368_9= AND(U520_9, U518_9, U519_9, U523_9)
U369_9= AND(U526_9, U524_9, U525_9)
U370_9= AND(U532_9, U530_9)
U371_9= AND(U538_9, U536_9)
U372_9= AND(U544_9, U542_9)
U373_9= NOT(GTE_67_U6_9)
U374_9= OR(STATO_REG_1__9, STATO_REG_0__9)
U375_9= NOT(U374_9)
U376_9= NOT(U348_9)
U377_9= NAND(STATO_REG_0__9, U346_9)
U378_9= NOT(U280_9)
U379_9= NAND(GT_88_U6_9, STATO_REG_1__9)
U380_9= NAND(U345_9, U379_9)
U381_9= OR(STATO_REG_0__9, GT_88_U6_9)
U382_9= NAND(U374_9, U381_9)
U383_9= NAND(RMAX_REG_7__9, U382_9)
U384_9= NAND(DATA_IN_7__9, U380_9)
U385_9= NAND(RMAX_REG_6__9, U382_9)
U386_9= NAND(DATA_IN_6__9, U380_9)
U387_9= NAND(RMAX_REG_5__9, U382_9)
U388_9= NAND(DATA_IN_5__9, U380_9)
U389_9= NAND(RMAX_REG_4__9, U382_9)
U390_9= NAND(DATA_IN_4__9, U380_9)
U391_9= NAND(RMAX_REG_3__9, U382_9)
U392_9= NAND(DATA_IN_3__9, U380_9)
U393_9= NAND(RMAX_REG_2__9, U382_9)
U394_9= NAND(DATA_IN_2__9, U380_9)
U395_9= NAND(RMAX_REG_1__9, U382_9)
U396_9= NAND(DATA_IN_1__9, U380_9)
U397_9= NAND(RMAX_REG_0__9, U382_9)
U398_9= NAND(DATA_IN_0__9, U380_9)
U399_9= NAND(LT_90_U6_9, U347_9)
U400_9= NAND(U399_9, U345_9)
U401_9= NAND(U374_9, U400_9)
U402_9= NAND(STATO_REG_1__9, U347_9, LT_90_U6_9)
U403_9= NAND(U345_9, U402_9)
U404_9= NAND(DATA_IN_7__9, U403_9)
U405_9= NAND(RMIN_REG_7__9, U401_9)
U406_9= NAND(DATA_IN_6__9, U403_9)
U407_9= NAND(RMIN_REG_6__9, U401_9)
U408_9= NAND(DATA_IN_5__9, U403_9)
U409_9= NAND(RMIN_REG_5__9, U401_9)
U410_9= NAND(DATA_IN_4__9, U403_9)
U411_9= NAND(RMIN_REG_4__9, U401_9)
U412_9= NAND(DATA_IN_3__9, U403_9)
U413_9= NAND(RMIN_REG_3__9, U401_9)
U414_9= NAND(DATA_IN_2__9, U403_9)
U415_9= NAND(RMIN_REG_2__9, U401_9)
U416_9= NAND(DATA_IN_1__9, U403_9)
U417_9= NAND(RMIN_REG_1__9, U401_9)
U418_9= NAND(DATA_IN_0__9, U403_9)
U419_9= NAND(RMIN_REG_0__9, U401_9)
U420_9= OR(STATO_REG_0__9, ENABLE_9)
U421_9= NAND(U374_9, U420_9)
U422_9= NAND(U278_9, DATA_IN_7__9)
U423_9= NAND(RLAST_REG_7__9, U421_9)
U424_9= NAND(U278_9, DATA_IN_6__9)
U425_9= NAND(RLAST_REG_6__9, U421_9)
U426_9= NAND(U278_9, DATA_IN_5__9)
U427_9= NAND(RLAST_REG_5__9, U421_9)
U428_9= NAND(U278_9, DATA_IN_4__9)
U429_9= NAND(RLAST_REG_4__9, U421_9)
U430_9= NAND(U278_9, DATA_IN_3__9)
U431_9= NAND(RLAST_REG_3__9, U421_9)
U432_9= NAND(U278_9, DATA_IN_2__9)
U433_9= NAND(RLAST_REG_2__9, U421_9)
U434_9= NAND(U278_9, DATA_IN_1__9)
U435_9= NAND(RLAST_REG_1__9, U421_9)
U436_9= NAND(U278_9, DATA_IN_0__9)
U437_9= NAND(RLAST_REG_0__9, U421_9)
U438_9= NAND(U376_9, DATA_IN_7__9)
U439_9= NAND(REG1_REG_7__9, U378_9)
U440_9= NAND(U376_9, DATA_IN_6__9)
U441_9= NAND(REG1_REG_6__9, U378_9)
U442_9= NAND(U376_9, DATA_IN_5__9)
U443_9= NAND(REG1_REG_5__9, U378_9)
U444_9= NAND(U376_9, DATA_IN_4__9)
U445_9= NAND(REG1_REG_4__9, U378_9)
U446_9= NAND(U376_9, DATA_IN_3__9)
U447_9= NAND(REG1_REG_3__9, U378_9)
U448_9= NAND(U376_9, DATA_IN_2__9)
U449_9= NAND(REG1_REG_2__9, U378_9)
U450_9= NAND(U376_9, DATA_IN_1__9)
U451_9= NAND(REG1_REG_1__9, U378_9)
U452_9= NAND(U376_9, DATA_IN_0__9)
U453_9= NAND(REG1_REG_0__9, U378_9)
U454_9= NAND(REG1_REG_7__9, U376_9)
U455_9= NAND(REG2_REG_7__9, U378_9)
U456_9= NAND(REG1_REG_6__9, U376_9)
U457_9= NAND(REG2_REG_6__9, U378_9)
U458_9= NAND(REG1_REG_5__9, U376_9)
U459_9= NAND(REG2_REG_5__9, U378_9)
U460_9= NAND(REG1_REG_4__9, U376_9)
U461_9= NAND(REG2_REG_4__9, U378_9)
U462_9= NAND(REG1_REG_3__9, U376_9)
U463_9= NAND(REG2_REG_3__9, U378_9)
U464_9= NAND(REG1_REG_2__9, U376_9)
U465_9= NAND(REG2_REG_2__9, U378_9)
U466_9= NAND(REG1_REG_1__9, U376_9)
U467_9= NAND(REG2_REG_1__9, U378_9)
U468_9= NAND(REG1_REG_0__9, U376_9)
U469_9= NAND(REG2_REG_0__9, U378_9)
U470_9= NAND(REG2_REG_7__9, U376_9)
U471_9= NAND(REG3_REG_7__9, U378_9)
U472_9= NAND(REG2_REG_6__9, U376_9)
U473_9= NAND(REG3_REG_6__9, U378_9)
U474_9= NAND(REG2_REG_5__9, U376_9)
U475_9= NAND(REG3_REG_5__9, U378_9)
U476_9= NAND(REG2_REG_4__9, U376_9)
U477_9= NAND(REG3_REG_4__9, U378_9)
U478_9= NAND(REG2_REG_3__9, U376_9)
U479_9= NAND(REG3_REG_3__9, U378_9)
U480_9= NAND(REG2_REG_2__9, U376_9)
U481_9= NAND(REG3_REG_2__9, U378_9)
U482_9= NAND(REG2_REG_1__9, U376_9)
U483_9= NAND(REG3_REG_1__9, U378_9)
U484_9= NAND(REG2_REG_0__9, U376_9)
U485_9= NAND(REG3_REG_0__9, U378_9)
U486_9= NAND(REG3_REG_7__9, U376_9)
U487_9= NAND(REG4_REG_7__9, U378_9)
U488_9= NAND(REG3_REG_6__9, U376_9)
U489_9= NAND(REG4_REG_6__9, U378_9)
U490_9= NAND(REG3_REG_5__9, U376_9)
U491_9= NAND(REG4_REG_5__9, U378_9)
U492_9= NAND(REG3_REG_4__9, U376_9)
U493_9= NAND(REG4_REG_4__9, U378_9)
U494_9= NAND(REG3_REG_3__9, U376_9)
U495_9= NAND(REG4_REG_3__9, U378_9)
U496_9= NAND(REG3_REG_2__9, U376_9)
U497_9= NAND(REG4_REG_2__9, U378_9)
U498_9= NAND(REG3_REG_1__9, U376_9)
U499_9= NAND(REG4_REG_1__9, U378_9)
U500_9= NAND(REG3_REG_0__9, U376_9)
U501_9= NAND(REG4_REG_0__9, U378_9)
U502_9= NAND(U277_9, RLAST_REG_7__9)
U503_9= NAND(U275_9, REG4_REG_7__9)
U504_9= NAND(SUB_70_166_U22_9, U274_9)
U505_9= NAND(SUB_82_165_U22_9, U273_9)
U506_9= NAND(DATA_OUT_REG_7__9, U378_9)
U507_9= NAND(U277_9, RLAST_REG_6__9)
U508_9= NAND(U275_9, REG4_REG_6__9)
U509_9= NAND(SUB_70_166_U9_9, U274_9)
U510_9= NAND(SUB_82_165_U9_9, U273_9)
U511_9= NAND(DATA_OUT_REG_6__9, U378_9)
U512_9= NAND(U277_9, RLAST_REG_5__9)
U513_9= NAND(R179_U4_9, U276_9)
U514_9= NAND(U275_9, REG4_REG_5__9)
U515_9= NAND(SUB_70_166_U8_9, U274_9)
U516_9= NAND(SUB_82_165_U8_9, U273_9)
U517_9= NAND(DATA_OUT_REG_5__9, U378_9)
U518_9= NAND(U277_9, RLAST_REG_4__9)
U519_9= NAND(R179_U21_9, U276_9)
U520_9= NAND(U275_9, REG4_REG_4__9)
U521_9= NAND(SUB_70_166_U7_9, U274_9)
U522_9= NAND(SUB_82_165_U7_9, U273_9)
U523_9= NAND(DATA_OUT_REG_4__9, U378_9)
U524_9= NAND(U277_9, RLAST_REG_3__9)
U525_9= NAND(R179_U22_9, U276_9)
U526_9= NAND(U275_9, REG4_REG_3__9)
U527_9= NAND(SUB_70_166_U18_9, U274_9)
U528_9= NAND(SUB_82_165_U18_9, U273_9)
U529_9= NAND(DATA_OUT_REG_3__9, U378_9)
U530_9= NAND(U277_9, RLAST_REG_2__9)
U531_9= NAND(R179_U23_9, U276_9)
U532_9= NAND(U275_9, REG4_REG_2__9)
U533_9= NAND(SUB_70_166_U6_9, U274_9)
U534_9= NAND(SUB_82_165_U6_9, U273_9)
U535_9= NAND(DATA_OUT_REG_2__9, U378_9)
U536_9= NAND(U277_9, RLAST_REG_1__9)
U537_9= NAND(R179_U24_9, U276_9)
U538_9= NAND(U275_9, REG4_REG_1__9)
U539_9= NAND(SUB_70_166_U16_9, U274_9)
U540_9= NAND(SUB_82_165_U16_9, U273_9)
U541_9= NAND(DATA_OUT_REG_1__9, U378_9)
U542_9= NAND(U277_9, RLAST_REG_0__9)
U543_9= NAND(R179_U5_9, U276_9)
U544_9= NAND(U275_9, REG4_REG_0__9)
U545_9= NAND(SUB_70_U15_9, U274_9)
U546_9= NAND(SUB_82_U15_9, U273_9)
U547_9= NAND(DATA_OUT_REG_0__9, U378_9)
U548_9= NAND(ENABLE_9, U349_9, GTE_79_U6_9)
U549_9= NAND(RESTART_9, U373_9)
U550_9= NAND(U548_9, U351_9)
U551_9= NAND(DATA_IN_6__9, U351_9)
U552_9= NAND(RESTART_9, RMAX_REG_6__9)
U553_9= NAND(DATA_IN_5__9, U351_9)
U554_9= NAND(RESTART_9, RMAX_REG_5__9)
U555_9= NAND(DATA_IN_4__9, U351_9)
U556_9= NAND(RESTART_9, RMAX_REG_4__9)
U557_9= NAND(DATA_IN_3__9, U351_9)
U558_9= NAND(RESTART_9, RMAX_REG_3__9)
U559_9= NAND(DATA_IN_2__9, U351_9)
U560_9= NAND(RESTART_9, RMAX_REG_2__9)
U561_9= NAND(DATA_IN_1__9, U351_9)
U562_9= NAND(RESTART_9, RMAX_REG_1__9)
U563_9= NAND(DATA_IN_0__9, U351_9)
U564_9= NAND(RESTART_9, RMAX_REG_0__9)
U565_9= NAND(REG4_REG_6__9, U351_9)
U566_9= NAND(RESTART_9, RMIN_REG_6__9)
U567_9= NAND(REG4_REG_5__9, U351_9)
U568_9= NAND(RESTART_9, RMIN_REG_5__9)
U569_9= NAND(REG4_REG_4__9, U351_9)
U570_9= NAND(RESTART_9, RMIN_REG_4__9)
U571_9= NAND(REG4_REG_3__9, U351_9)
U572_9= NAND(RESTART_9, RMIN_REG_3__9)
U573_9= NAND(REG4_REG_2__9, U351_9)
U574_9= NAND(RESTART_9, RMIN_REG_2__9)
U575_9= NAND(REG4_REG_1__9, U351_9)
U576_9= NAND(RESTART_9, RMIN_REG_1__9)
U577_9= NAND(REG4_REG_0__9, U351_9)
U578_9= NAND(RESTART_9, RMIN_REG_0__9)
SUB_70_U33_9= NAND(SUB_70_U22_9, SUB_70_U18_9)
SUB_70_U32_9= NAND(R179_U23_9, SUB_70_U10_9)
SUB_70_U31_9= NAND(SUB_70_U24_9, SUB_70_U16_9)
SUB_70_U30_9= NAND(R179_U4_9, SUB_70_U12_9)
SUB_70_U29_9= NAND(R179_U24_9, SUB_70_U28_9)
SUB_70_U28_9= OR(R179_U5_9, R179_U20_9)
SUB_70_U27_9= NAND(R179_U22_9, SUB_70_U26_9)
SUB_70_U26_9= NAND(SUB_70_U22_9, SUB_70_U18_9)
SUB_70_U25_9= NAND(R179_U21_9, SUB_70_U11_9)
SUB_70_U24_9= NOT(SUB_70_U12_9)
SUB_70_U23_9= NOT(SUB_70_U11_9)
GTE_67_U6_9= NOT(ADD_65_U5_9)
SUB_82_U6_9= AND(SUB_82_U29_9, SUB_82_U10_9)
SUB_82_U7_9= AND(SUB_82_U27_9, SUB_82_U11_9)
SUB_82_U8_9= AND(SUB_82_U25_9, SUB_82_U12_9)
SUB_82_U9_9= NAND(SUB_82_U24_9, SUB_82_U16_9)
SUB_82_U10_9= OR(R179_U5_9, R179_U20_9, R179_U24_9)
SUB_82_U11_9= NAND(SUB_82_U22_9, SUB_82_U18_9, SUB_82_U14_9)
SUB_82_U12_9= NAND(SUB_82_U23_9, SUB_82_U13_9)
SUB_82_U13_9= NOT(R179_U21_9)
SUB_82_U14_9= NOT(R179_U22_9)
SUB_82_U15_9= NAND(SUB_82_U35_9, SUB_82_U34_9)
SUB_82_U16_9= NOT(R179_U4_9)
SUB_82_U17_9= AND(SUB_82_U31_9, SUB_82_U30_9)
SUB_82_U18_9= NOT(R179_U23_9)
SUB_82_U19_9= AND(SUB_82_U33_9, SUB_82_U32_9)
SUB_82_U20_9= NOT(R179_U5_9)
SUB_82_U21_9= NOT(R179_U20_9)
SUB_82_U22_9= NOT(SUB_82_U10_9)
SUB_82_U23_9= NOT(SUB_82_U11_9)
SUB_82_U24_9= NOT(SUB_82_U12_9)
SUB_82_U25_9= NAND(R179_U21_9, SUB_82_U11_9)
SUB_82_U26_9= NAND(SUB_82_U22_9, SUB_82_U18_9)
SUB_82_U27_9= NAND(R179_U22_9, SUB_82_U26_9)
SUB_82_U28_9= OR(R179_U5_9, R179_U20_9)
SUB_82_U29_9= NAND(R179_U24_9, SUB_82_U28_9)
SUB_82_U30_9= NAND(R179_U4_9, SUB_82_U12_9)
SUB_82_U31_9= NAND(SUB_82_U24_9, SUB_82_U16_9)
SUB_82_U32_9= NAND(R179_U23_9, SUB_82_U10_9)
SUB_82_U33_9= NAND(SUB_82_U22_9, SUB_82_U18_9)
SUB_82_U34_9= NAND(R179_U5_9, SUB_82_U21_9)
SUB_82_U35_9= NAND(R179_U20_9, SUB_82_U20_9)
ADD_65_U4_9= AND(RMAX_REG_6__9, ADD_65_U7_9)
ADD_65_U5_9= NAND(ADD_65_U31_9, ADD_65_U30_9)
ADD_65_U6_9= NOT(RMAX_REG_6__9)
ADD_65_U7_9= NAND(ADD_65_U24_9, ADD_65_U23_9)
ADD_65_U8_9= OR(RMIN_REG_5__9, RMAX_REG_5__9)
ADD_65_U9_9= NAND(RMAX_REG_1__9, RMIN_REG_1__9)
ADD_65_U10_9= NAND(RMAX_REG_0__9, RMIN_REG_0__9)
ADD_65_U11_9= NAND(ADD_65_U10_9, ADD_65_U9_9)
ADD_65_U12_9= OR(RMAX_REG_1__9, RMIN_REG_1__9)
ADD_65_U13_9= OR(RMAX_REG_2__9, RMIN_REG_2__9)
ADD_65_U14_9= NAND(ADD_65_U12_9, ADD_65_U13_9, ADD_65_U11_9)
ADD_65_U15_9= NAND(RMAX_REG_3__9, RMIN_REG_3__9)
ADD_65_U16_9= NAND(RMAX_REG_2__9, RMIN_REG_2__9)
ADD_65_U17_9= NAND(ADD_65_U15_9, ADD_65_U16_9, ADD_65_U14_9)
ADD_65_U18_9= OR(RMAX_REG_3__9, RMIN_REG_3__9)
ADD_65_U19_9= OR(RMAX_REG_4__9, RMIN_REG_4__9)
ADD_65_U20_9= NAND(ADD_65_U18_9, ADD_65_U19_9, ADD_65_U17_9)
ADD_65_U21_9= NAND(RMAX_REG_4__9, RMIN_REG_4__9)
ADD_65_U22_9= NAND(ADD_65_U20_9, ADD_65_U21_9)
ADD_65_U23_9= NAND(ADD_65_U22_9, ADD_65_U8_9)
ADD_65_U24_9= NAND(RMAX_REG_5__9, RMIN_REG_5__9)
ADD_65_U25_9= NOT(ADD_65_U7_9)
ADD_65_U26_9= OR(RMIN_REG_6__9, ADD_65_U4_9)
ADD_65_U27_9= NAND(ADD_65_U25_9, ADD_65_U6_9)
ADD_65_U28_9= NAND(ADD_65_U27_9, ADD_65_U26_9)
ADD_65_U29_9= OR(RMIN_REG_7__9, RMAX_REG_7__9)
ADD_65_U30_9= NAND(RMIN_REG_7__9, RMAX_REG_7__9)
ADD_65_U31_9= NAND(ADD_65_U29_9, ADD_65_U28_9)
ADD_77_U4_9= AND(DATA_IN_6__9, ADD_77_U7_9)
ADD_77_U5_9= NAND(ADD_77_U31_9, ADD_77_U30_9)
ADD_77_U6_9= NOT(DATA_IN_6__9)
ADD_77_U7_9= NAND(ADD_77_U24_9, ADD_77_U23_9)
ADD_77_U8_9= OR(REG4_REG_5__9, DATA_IN_5__9)
ADD_77_U9_9= NAND(DATA_IN_1__9, REG4_REG_1__9)
ADD_77_U10_9= NAND(DATA_IN_0__9, REG4_REG_0__9)
ADD_77_U11_9= NAND(ADD_77_U10_9, ADD_77_U9_9)
ADD_77_U12_9= OR(DATA_IN_1__9, REG4_REG_1__9)
ADD_77_U13_9= OR(DATA_IN_2__9, REG4_REG_2__9)
ADD_77_U14_9= NAND(ADD_77_U12_9, ADD_77_U13_9, ADD_77_U11_9)
ADD_77_U15_9= NAND(DATA_IN_3__9, REG4_REG_3__9)
ADD_77_U16_9= NAND(DATA_IN_2__9, REG4_REG_2__9)
ADD_77_U17_9= NAND(ADD_77_U15_9, ADD_77_U16_9, ADD_77_U14_9)
ADD_77_U18_9= OR(DATA_IN_3__9, REG4_REG_3__9)
ADD_77_U19_9= OR(DATA_IN_4__9, REG4_REG_4__9)
ADD_77_U20_9= NAND(ADD_77_U18_9, ADD_77_U19_9, ADD_77_U17_9)
ADD_77_U21_9= NAND(DATA_IN_4__9, REG4_REG_4__9)
ADD_77_U22_9= NAND(ADD_77_U20_9, ADD_77_U21_9)
ADD_77_U23_9= NAND(ADD_77_U22_9, ADD_77_U8_9)
ADD_77_U24_9= NAND(DATA_IN_5__9, REG4_REG_5__9)
ADD_77_U25_9= NOT(ADD_77_U7_9)
ADD_77_U26_9= OR(REG4_REG_6__9, ADD_77_U4_9)
ADD_77_U27_9= NAND(ADD_77_U25_9, ADD_77_U6_9)
ADD_77_U28_9= NAND(ADD_77_U27_9, ADD_77_U26_9)
ADD_77_U29_9= OR(REG4_REG_7__9, DATA_IN_7__9)
ADD_77_U30_9= NAND(REG4_REG_7__9, DATA_IN_7__9)
ADD_77_U31_9= NAND(ADD_77_U29_9, ADD_77_U28_9)
SUB_70_166_U6_9= AND(SUB_70_166_U31_9, SUB_70_166_U10_9)
SUB_70_166_U7_9= AND(SUB_70_166_U29_9, SUB_70_166_U11_9)
SUB_70_166_U8_9= AND(SUB_70_166_U27_9, SUB_70_166_U12_9)
SUB_70_166_U9_9= NAND(SUB_70_166_U21_9, SUB_70_166_U26_9)
SUB_70_166_U10_9= OR(SUB_70_U6_9, SUB_70_U15_9, SUB_70_U19_9)
SUB_70_166_U11_9= NAND(SUB_70_166_U23_9, SUB_70_166_U17_9, SUB_70_166_U15_9)
SUB_70_166_U12_9= NAND(SUB_70_166_U24_9, SUB_70_166_U14_9)
SUB_70_166_U13_9= NOT(SUB_70_U9_9)
SUB_70_166_U14_9= NOT(SUB_70_U17_9)
SUB_70_166_U15_9= NOT(SUB_70_U8_9)
SUB_70_166_U16_9= NAND(SUB_70_166_U35_9, SUB_70_166_U34_9)
SUB_70_166_U17_9= NOT(SUB_70_U7_9)
SUB_70_166_U18_9= AND(SUB_70_166_U33_9, SUB_70_166_U32_9)
SUB_70_166_U19_9= NOT(SUB_70_U6_9)
SUB_70_166_U20_9= NOT(SUB_70_U15_9)
SUB_70_166_U21_9= NAND(SUB_70_166_U12_9, SUB_70_166_U13_9)
SUB_70_166_U22_9= NOT(SUB_70_166_U21_9)
SUB_70_166_U23_9= NOT(SUB_70_166_U10_9)
SUB_70_166_U24_9= NOT(SUB_70_166_U11_9)
SUB_70_166_U25_9= NOT(SUB_70_166_U12_9)
SUB_70_166_U26_9= NAND(SUB_70_U9_9, SUB_70_166_U25_9)
SUB_70_166_U27_9= NAND(SUB_70_U17_9, SUB_70_166_U11_9)
SUB_70_166_U28_9= NAND(SUB_70_166_U23_9, SUB_70_166_U17_9)
SUB_70_166_U29_9= NAND(SUB_70_U8_9, SUB_70_166_U28_9)
SUB_70_166_U30_9= OR(SUB_70_U6_9, SUB_70_U15_9)
SUB_70_166_U31_9= NAND(SUB_70_U19_9, SUB_70_166_U30_9)
SUB_70_166_U32_9= NAND(SUB_70_U7_9, SUB_70_166_U10_9)
SUB_70_166_U33_9= NAND(SUB_70_166_U23_9, SUB_70_166_U17_9)
SUB_70_166_U34_9= NAND(SUB_70_U6_9, SUB_70_166_U20_9)
SUB_70_166_U35_9= NAND(SUB_70_U15_9, SUB_70_166_U19_9)
LT_90_U6_9= NAND(LT_90_U41_9, LT_90_U42_9)
LT_90_U7_9= NOT(DATA_IN_7__9)
LT_90_U8_9= NOT(DATA_IN_1__9)
LT_90_U9_9= NOT(RMIN_REG_1__9)
LT_90_U10_9= NOT(RMIN_REG_2__9)
LT_90_U11_9= NOT(DATA_IN_2__9)
LT_90_U12_9= NOT(DATA_IN_3__9)
LT_90_U13_9= NOT(RMIN_REG_3__9)
LT_90_U14_9= NOT(RMIN_REG_4__9)
LT_90_U15_9= NOT(DATA_IN_4__9)
LT_90_U16_9= NOT(DATA_IN_5__9)
LT_90_U17_9= NOT(RMIN_REG_5__9)
LT_90_U18_9= NOT(RMIN_REG_6__9)
LT_90_U19_9= NOT(DATA_IN_6__9)
LT_90_U20_9= NOT(RMIN_REG_7__9)
LT_90_U21_9= NOT(DATA_IN_0__9)
LT_90_U22_9= NAND(DATA_IN_1__9, LT_90_U9_9)
LT_90_U23_9= NAND(RMIN_REG_0__9, LT_90_U21_9, LT_90_U22_9)
LT_90_U24_9= NAND(RMIN_REG_1__9, LT_90_U8_9)
LT_90_U25_9= NAND(RMIN_REG_2__9, LT_90_U11_9)
LT_90_U26_9= NAND(LT_90_U24_9, LT_90_U25_9, LT_90_U23_9)
LT_90_U27_9= NAND(DATA_IN_2__9, LT_90_U10_9)
LT_90_U28_9= NAND(DATA_IN_3__9, LT_90_U13_9)
LT_90_U29_9= NAND(LT_90_U27_9, LT_90_U28_9, LT_90_U26_9)
LT_90_U30_9= NAND(RMIN_REG_3__9, LT_90_U12_9)
LT_90_U31_9= NAND(RMIN_REG_4__9, LT_90_U15_9)
LT_90_U32_9= NAND(LT_90_U30_9, LT_90_U31_9, LT_90_U29_9)
LT_90_U33_9= NAND(DATA_IN_4__9, LT_90_U14_9)
LT_90_U34_9= NAND(DATA_IN_5__9, LT_90_U17_9)
LT_90_U35_9= NAND(LT_90_U33_9, LT_90_U34_9, LT_90_U32_9)
LT_90_U36_9= NAND(RMIN_REG_5__9, LT_90_U16_9)
LT_90_U37_9= NAND(RMIN_REG_6__9, LT_90_U19_9)
LT_90_U38_9= NAND(LT_90_U36_9, LT_90_U37_9, LT_90_U35_9)
LT_90_U39_9= NAND(DATA_IN_6__9, LT_90_U18_9)
LT_90_U40_9= NAND(RMIN_REG_7__9, LT_90_U7_9)
LT_90_U41_9= NAND(LT_90_U39_9, LT_90_U40_9, LT_90_U38_9)
LT_90_U42_9= NAND(DATA_IN_7__9, LT_90_U20_9)
GT_88_U6_9= NAND(GT_88_U41_9, GT_88_U42_9)
GT_88_U7_9= NOT(RMAX_REG_7__9)
GT_88_U8_9= NOT(RMAX_REG_1__9)
GT_88_U9_9= NOT(DATA_IN_1__9)
GT_88_U10_9= NOT(DATA_IN_2__9)
GT_88_U11_9= NOT(RMAX_REG_2__9)
GT_88_U12_9= NOT(RMAX_REG_3__9)
GT_88_U13_9= NOT(DATA_IN_3__9)
GT_88_U14_9= NOT(DATA_IN_4__9)
GT_88_U15_9= NOT(RMAX_REG_4__9)
GT_88_U16_9= NOT(RMAX_REG_5__9)
GT_88_U17_9= NOT(DATA_IN_5__9)
GT_88_U18_9= NOT(DATA_IN_6__9)
GT_88_U19_9= NOT(RMAX_REG_6__9)
GT_88_U20_9= NOT(DATA_IN_7__9)
GT_88_U21_9= NOT(RMAX_REG_0__9)
GT_88_U22_9= NAND(RMAX_REG_1__9, GT_88_U9_9)
GT_88_U23_9= NAND(DATA_IN_0__9, GT_88_U21_9, GT_88_U22_9)
GT_88_U24_9= NAND(DATA_IN_1__9, GT_88_U8_9)
GT_88_U25_9= NAND(DATA_IN_2__9, GT_88_U11_9)
GT_88_U26_9= NAND(GT_88_U24_9, GT_88_U25_9, GT_88_U23_9)
GT_88_U27_9= NAND(RMAX_REG_2__9, GT_88_U10_9)
GT_88_U28_9= NAND(RMAX_REG_3__9, GT_88_U13_9)
GT_88_U29_9= NAND(GT_88_U27_9, GT_88_U28_9, GT_88_U26_9)
GT_88_U30_9= NAND(DATA_IN_3__9, GT_88_U12_9)
GT_88_U31_9= NAND(DATA_IN_4__9, GT_88_U15_9)
GT_88_U32_9= NAND(GT_88_U30_9, GT_88_U31_9, GT_88_U29_9)
GT_88_U33_9= NAND(RMAX_REG_4__9, GT_88_U14_9)
GT_88_U34_9= NAND(RMAX_REG_5__9, GT_88_U17_9)
GT_88_U35_9= NAND(GT_88_U33_9, GT_88_U34_9, GT_88_U32_9)
GT_88_U36_9= NAND(DATA_IN_5__9, GT_88_U16_9)
GT_88_U37_9= NAND(DATA_IN_6__9, GT_88_U19_9)
GT_88_U38_9= NAND(GT_88_U36_9, GT_88_U37_9, GT_88_U35_9)
GT_88_U39_9= NAND(RMAX_REG_6__9, GT_88_U18_9)
GT_88_U40_9= NAND(DATA_IN_7__9, GT_88_U7_9)
GT_88_U41_9= NAND(GT_88_U39_9, GT_88_U40_9, GT_88_U38_9)
GT_88_U42_9= NAND(RMAX_REG_7__9, GT_88_U20_9)
SUB_82_165_U6_9= AND(SUB_82_165_U31_9, SUB_82_165_U10_9)
SUB_82_165_U7_9= AND(SUB_82_165_U29_9, SUB_82_165_U11_9)
SUB_82_165_U8_9= AND(SUB_82_165_U27_9, SUB_82_165_U12_9)
SUB_82_165_U9_9= NAND(SUB_82_165_U21_9, SUB_82_165_U26_9)
SUB_82_165_U10_9= OR(SUB_82_U6_9, SUB_82_U15_9, SUB_82_U19_9)
SUB_82_165_U11_9= NAND(SUB_82_165_U23_9, SUB_82_165_U17_9, SUB_82_165_U15_9)
SUB_82_165_U12_9= NAND(SUB_82_165_U24_9, SUB_82_165_U14_9)
SUB_82_165_U13_9= NOT(SUB_82_U9_9)
SUB_82_165_U14_9= NOT(SUB_82_U17_9)
SUB_82_165_U15_9= NOT(SUB_82_U8_9)
SUB_82_165_U16_9= NAND(SUB_82_165_U35_9, SUB_82_165_U34_9)
SUB_82_165_U17_9= NOT(SUB_82_U7_9)
SUB_82_165_U18_9= AND(SUB_82_165_U33_9, SUB_82_165_U32_9)
SUB_82_165_U19_9= NOT(SUB_82_U6_9)
SUB_82_165_U20_9= NOT(SUB_82_U15_9)
SUB_82_165_U21_9= NAND(SUB_82_165_U12_9, SUB_82_165_U13_9)
SUB_82_165_U22_9= NOT(SUB_82_165_U21_9)
SUB_82_165_U23_9= NOT(SUB_82_165_U10_9)
SUB_82_165_U24_9= NOT(SUB_82_165_U11_9)
SUB_82_165_U25_9= NOT(SUB_82_165_U12_9)
SUB_82_165_U26_9= NAND(SUB_82_U9_9, SUB_82_165_U25_9)
SUB_82_165_U27_9= NAND(SUB_82_U17_9, SUB_82_165_U11_9)
SUB_82_165_U28_9= NAND(SUB_82_165_U23_9, SUB_82_165_U17_9)
SUB_82_165_U29_9= NAND(SUB_82_U8_9, SUB_82_165_U28_9)
SUB_82_165_U30_9= OR(SUB_82_U6_9, SUB_82_U15_9)
SUB_82_165_U31_9= NAND(SUB_82_U19_9, SUB_82_165_U30_9)
SUB_82_165_U32_9= NAND(SUB_82_U7_9, SUB_82_165_U10_9)
SUB_82_165_U33_9= NAND(SUB_82_165_U23_9, SUB_82_165_U17_9)
SUB_82_165_U34_9= NAND(SUB_82_U6_9, SUB_82_165_U20_9)
SUB_82_165_U35_9= NAND(SUB_82_U15_9, SUB_82_165_U19_9)
GTE_79_U6_9= NOT(ADD_77_U5_9)
R179_U4_9= AND(R179_U55_9, R179_U51_9)
R179_U5_9= NAND(R179_U94_9, R179_U93_9, R179_U56_9)
R179_U6_9= NOT(U359_9)
R179_U7_9= NOT(U366_9)
R179_U8_9= NOT(U365_9)
R179_U9_9= NAND(U366_9, U359_9)
R179_U10_9= NOT(U358_9)
R179_U11_9= NOT(U357_9)
R179_U12_9= NOT(U364_9)
R179_U13_9= NOT(U356_9)
R179_U14_9= NOT(U363_9)
R179_U15_9= NOT(U355_9)
R179_U16_9= NOT(U362_9)
R179_U17_9= NOT(U354_9)
R179_U18_9= NOT(U361_9)
R179_U19_9= NAND(R179_U46_9, R179_U45_9)
R179_U20_9= NAND(R179_U96_9, R179_U95_9)
R179_U21_9= NAND(R179_U68_9, R179_U67_9)
R179_U22_9= NAND(R179_U75_9, R179_U74_9)
R179_U23_9= NAND(R179_U82_9, R179_U81_9)
R179_U24_9= NAND(R179_U89_9, R179_U88_9)
R179_U25_9= NOT(U360_9)
R179_U26_9= NOT(U353_9)
R179_U27_9= NAND(R179_U42_9, R179_U41_9)
R179_U28_9= NAND(R179_U38_9, R179_U37_9)
R179_U29_9= NAND(R179_U30_9, R179_U34_9)
R179_U30_9= NAND(U358_9, R179_U32_9)
R179_U31_9= NOT(R179_U30_9)
R179_U32_9= NOT(R179_U9_9)
R179_U33_9= NAND(R179_U10_9, R179_U9_9)
R179_U34_9= NAND(U365_9, R179_U33_9)
R179_U35_9= NOT(R179_U29_9)
R179_U36_9= OR(U357_9, U364_9)
R179_U37_9= NAND(R179_U36_9, R179_U29_9)
R179_U38_9= NAND(U364_9, U357_9)
R179_U39_9= NOT(R179_U28_9)
R179_U40_9= OR(U356_9, U363_9)
R179_U41_9= NAND(R179_U40_9, R179_U28_9)
R179_U42_9= NAND(U363_9, U356_9)
R179_U43_9= NOT(R179_U27_9)
R179_U44_9= OR(U355_9, U362_9)
R179_U45_9= NAND(R179_U44_9, R179_U27_9)
R179_U46_9= NAND(U362_9, U355_9)
R179_U47_9= NOT(R179_U19_9)
R179_U48_9= OR(U354_9, U361_9)
R179_U49_9= NAND(R179_U48_9, R179_U19_9)
R179_U50_9= NAND(U361_9, U354_9)
R179_U51_9= NAND(R179_U58_9, R179_U57_9, R179_U50_9, R179_U49_9)
R179_U52_9= NAND(U361_9, U354_9)
R179_U53_9= NAND(R179_U47_9, R179_U52_9)
R179_U54_9= OR(U361_9, U354_9)
R179_U55_9= NAND(R179_U54_9, R179_U61_9, R179_U53_9)
R179_U56_9= NAND(R179_U92_9, R179_U10_9)
R179_U57_9= NAND(U360_9, R179_U26_9)
R179_U58_9= NAND(U353_9, R179_U25_9)
R179_U59_9= NAND(U360_9, R179_U26_9)
R179_U60_9= NAND(U353_9, R179_U25_9)
R179_U61_9= NAND(R179_U60_9, R179_U59_9)
R179_U62_9= NAND(U361_9, R179_U17_9)
R179_U63_9= NAND(U354_9, R179_U18_9)
R179_U64_9= NAND(U361_9, R179_U17_9)
R179_U65_9= NAND(U354_9, R179_U18_9)
R179_U66_9= NAND(R179_U65_9, R179_U64_9)
R179_U67_9= NAND(R179_U63_9, R179_U62_9, R179_U19_9)
R179_U68_9= NAND(R179_U66_9, R179_U47_9)
R179_U69_9= NAND(U362_9, R179_U15_9)
R179_U70_9= NAND(U355_9, R179_U16_9)
R179_U71_9= NAND(U362_9, R179_U15_9)
R179_U72_9= NAND(U355_9, R179_U16_9)
R179_U73_9= NAND(R179_U72_9, R179_U71_9)
R179_U74_9= NAND(R179_U70_9, R179_U69_9, R179_U27_9)
R179_U75_9= NAND(R179_U43_9, R179_U73_9)
R179_U76_9= NAND(U363_9, R179_U13_9)
R179_U77_9= NAND(U356_9, R179_U14_9)
R179_U78_9= NAND(U363_9, R179_U13_9)
R179_U79_9= NAND(U356_9, R179_U14_9)
R179_U80_9= NAND(R179_U79_9, R179_U78_9)
R179_U81_9= NAND(R179_U77_9, R179_U76_9, R179_U28_9)
R179_U82_9= NAND(R179_U39_9, R179_U80_9)
R179_U83_9= NAND(U364_9, R179_U11_9)
R179_U84_9= NAND(U357_9, R179_U12_9)
R179_U85_9= NAND(U364_9, R179_U11_9)
R179_U86_9= NAND(U357_9, R179_U12_9)
R179_U87_9= NAND(R179_U86_9, R179_U85_9)
R179_U88_9= NAND(R179_U84_9, R179_U83_9, R179_U29_9)
R179_U89_9= NAND(R179_U35_9, R179_U87_9)
R179_U90_9= NAND(U365_9, R179_U9_9)
R179_U91_9= NAND(R179_U32_9, R179_U8_9)
R179_U92_9= NAND(R179_U91_9, R179_U90_9)
R179_U93_9= NAND(U358_9, R179_U9_9, R179_U8_9)
R179_U94_9= NAND(R179_U31_9, U365_9)
R179_U95_9= NAND(U366_9, R179_U6_9)
R179_U96_9= NAND(U359_9, R179_U7_9)
SUB_70_U6_9= AND(SUB_70_U29_9, SUB_70_U10_9)
SUB_70_U7_9= AND(SUB_70_U27_9, SUB_70_U11_9)
SUB_70_U8_9= AND(SUB_70_U25_9, SUB_70_U12_9)
SUB_70_U9_9= NAND(SUB_70_U24_9, SUB_70_U16_9)
SUB_70_U10_9= OR(R179_U5_9, R179_U20_9, R179_U24_9)
SUB_70_U11_9= NAND(SUB_70_U22_9, SUB_70_U18_9, SUB_70_U14_9)
SUB_70_U12_9= NAND(SUB_70_U23_9, SUB_70_U13_9)
SUB_70_U13_9= NOT(R179_U21_9)
SUB_70_U14_9= NOT(R179_U22_9)
SUB_70_U15_9= NAND(SUB_70_U35_9, SUB_70_U34_9)
SUB_70_U16_9= NOT(R179_U4_9)
SUB_70_U17_9= AND(SUB_70_U31_9, SUB_70_U30_9)
SUB_70_U18_9= NOT(R179_U23_9)
SUB_70_U19_9= AND(SUB_70_U33_9, SUB_70_U32_9)
SUB_70_U20_9= NOT(R179_U5_9)
SUB_70_U21_9= NOT(R179_U20_9)
SUB_70_U22_9= NOT(SUB_70_U10_9)

RMAX_REG_7__11 = BUF(U344_10)
RMAX_REG_6__11 = BUF(U343_10)
RMAX_REG_5__11 = BUF(U342_10)
RMAX_REG_4__11 = BUF(U341_10)
RMAX_REG_3__11 = BUF(U340_10)
RMAX_REG_2__11 = BUF(U339_10)
RMAX_REG_1__11 = BUF(U338_10)
RMAX_REG_0__11 = BUF(U337_10)
RMIN_REG_7__11 = BUF(U336_10)
RMIN_REG_6__11 = BUF(U335_10)
RMIN_REG_5__11 = BUF(U334_10)
RMIN_REG_4__11 = BUF(U333_10)
RMIN_REG_3__11 = BUF(U332_10)
RMIN_REG_2__11 = BUF(U331_10)
RMIN_REG_1__11 = BUF(U330_10)
RMIN_REG_0__11 = BUF(U329_10)
RLAST_REG_7__11 = BUF(U328_10)
RLAST_REG_6__11 = BUF(U327_10)
RLAST_REG_5__11 = BUF(U326_10)
RLAST_REG_4__11 = BUF(U325_10)
RLAST_REG_3__11 = BUF(U324_10)
RLAST_REG_2__11 = BUF(U323_10)
RLAST_REG_1__11 = BUF(U322_10)
RLAST_REG_0__11 = BUF(U321_10)
REG1_REG_7__11 = BUF(U320_10)
REG1_REG_6__11 = BUF(U319_10)
REG1_REG_5__11 = BUF(U318_10)
REG1_REG_4__11 = BUF(U317_10)
REG1_REG_3__11 = BUF(U316_10)
REG1_REG_2__11 = BUF(U315_10)
REG1_REG_1__11 = BUF(U314_10)
REG1_REG_0__11 = BUF(U313_10)
REG2_REG_7__11 = BUF(U312_10)
REG2_REG_6__11 = BUF(U311_10)
REG2_REG_5__11 = BUF(U310_10)
REG2_REG_4__11 = BUF(U309_10)
REG2_REG_3__11 = BUF(U308_10)
REG2_REG_2__11 = BUF(U307_10)
REG2_REG_1__11 = BUF(U306_10)
REG2_REG_0__11 = BUF(U305_10)
REG3_REG_7__11 = BUF(U304_10)
REG3_REG_6__11 = BUF(U303_10)
REG3_REG_5__11 = BUF(U302_10)
REG3_REG_4__11 = BUF(U301_10)
REG3_REG_3__11 = BUF(U300_10)
REG3_REG_2__11 = BUF(U299_10)
REG3_REG_1__11 = BUF(U298_10)
REG3_REG_0__11 = BUF(U297_10)
REG4_REG_7__11 = BUF(U296_10)
REG4_REG_6__11 = BUF(U295_10)
REG4_REG_5__11 = BUF(U294_10)
REG4_REG_4__11 = BUF(U293_10)
REG4_REG_3__11 = BUF(U292_10)
REG4_REG_2__11 = BUF(U291_10)
REG4_REG_1__11 = BUF(U290_10)
REG4_REG_0__11 = BUF(U289_10)
DATA_OUT_REG_7__11 = BUF(U288_10)
DATA_OUT_REG_6__11 = BUF(U287_10)
DATA_OUT_REG_5__11 = BUF(U286_10)
DATA_OUT_REG_4__11 = BUF(U285_10)
DATA_OUT_REG_3__11 = BUF(U284_10)
DATA_OUT_REG_2__11 = BUF(U283_10)
DATA_OUT_REG_1__11 = BUF(U282_10)
DATA_OUT_REG_0__11 = BUF(U281_10)
STATO_REG_1__11 = BUF(U280_10)
STATO_REG_0__11 = BUF(U375_10)





SUB_70_U35_10= NAND(R179_U20_10, SUB_70_U20_10)
SUB_70_U34_10= NAND(R179_U5_10, SUB_70_U21_10)
U272_10= AND(U279_10, U351_10)
U273_10= AND(ENABLE_10, U272_10, U349_10, U352_10)
U274_10= AND(U279_10, RESTART_10, U373_10)
U275_10= AND(AVERAGE_10, ENABLE_10, U272_10)
U276_10= AND(U550_10, U549_10, U279_10)
U277_10= AND(U272_10, U350_10)
U278_10= AND(STATO_REG_1__10, U420_10)
U279_10= AND(STATO_REG_1__10, U280_10)
U280_10= NAND(U348_10, U377_10)
U281_10= NAND(U546_10, U545_10, U547_10, U372_10, U543_10)
U282_10= NAND(U540_10, U539_10, U541_10, U371_10, U537_10)
U283_10= NAND(U534_10, U533_10, U535_10, U370_10, U531_10)
U284_10= NAND(U528_10, U527_10, U529_10, U369_10)
U285_10= NAND(U522_10, U521_10, U368_10)
U286_10= NAND(U516_10, U515_10, U367_10)
U287_10= NAND(U508_10, U507_10, U509_10, U511_10, U510_10)
U288_10= NAND(U503_10, U502_10, U504_10, U506_10, U505_10)
U289_10= NAND(U501_10, U500_10)
U290_10= NAND(U499_10, U498_10)
U291_10= NAND(U497_10, U496_10)
U292_10= NAND(U495_10, U494_10)
U293_10= NAND(U493_10, U492_10)
U294_10= NAND(U491_10, U490_10)
U295_10= NAND(U489_10, U488_10)
U296_10= NAND(U487_10, U486_10)
U297_10= NAND(U485_10, U484_10)
U298_10= NAND(U483_10, U482_10)
U299_10= NAND(U481_10, U480_10)
U300_10= NAND(U479_10, U478_10)
U301_10= NAND(U477_10, U476_10)
U302_10= NAND(U475_10, U474_10)
U303_10= NAND(U473_10, U472_10)
U304_10= NAND(U471_10, U470_10)
U305_10= NAND(U469_10, U468_10)
U306_10= NAND(U467_10, U466_10)
U307_10= NAND(U465_10, U464_10)
U308_10= NAND(U463_10, U462_10)
U309_10= NAND(U461_10, U460_10)
U310_10= NAND(U459_10, U458_10)
U311_10= NAND(U457_10, U456_10)
U312_10= NAND(U455_10, U454_10)
U313_10= NAND(U453_10, U452_10)
U314_10= NAND(U451_10, U450_10)
U315_10= NAND(U449_10, U448_10)
U316_10= NAND(U447_10, U446_10)
U317_10= NAND(U445_10, U444_10)
U318_10= NAND(U443_10, U442_10)
U319_10= NAND(U441_10, U440_10)
U320_10= NAND(U439_10, U438_10)
U321_10= NAND(U437_10, U436_10)
U322_10= NAND(U435_10, U434_10)
U323_10= NAND(U433_10, U432_10)
U324_10= NAND(U431_10, U430_10)
U325_10= NAND(U429_10, U428_10)
U326_10= NAND(U427_10, U426_10)
U327_10= NAND(U425_10, U424_10)
U328_10= NAND(U423_10, U422_10)
U329_10= NAND(U419_10, U418_10)
U330_10= NAND(U417_10, U416_10)
U331_10= NAND(U415_10, U414_10)
U332_10= NAND(U413_10, U412_10)
U333_10= NAND(U411_10, U410_10)
U334_10= NAND(U409_10, U408_10)
U335_10= NAND(U407_10, U406_10)
U336_10= NAND(U405_10, U404_10)
U337_10= NAND(U398_10, U397_10)
U338_10= NAND(U396_10, U395_10)
U339_10= NAND(U394_10, U393_10)
U340_10= NAND(U392_10, U391_10)
U341_10= NAND(U390_10, U389_10)
U342_10= NAND(U388_10, U387_10)
U343_10= NAND(U386_10, U385_10)
U344_10= NAND(U384_10, U383_10)
U345_10= NOT(STATO_REG_0__10)
U346_10= NOT(STATO_REG_1__10)
U347_10= NOT(GT_88_U6_10)
U348_10= NAND(STATO_REG_1__10, U345_10)
U349_10= NOT(AVERAGE_10)
U350_10= NOT(ENABLE_10)
U351_10= NOT(RESTART_10)
U352_10= NOT(GTE_79_U6_10)
U353_10= NAND(U552_10, U551_10)
U354_10= NAND(U554_10, U553_10)
U355_10= NAND(U556_10, U555_10)
U356_10= NAND(U558_10, U557_10)
U357_10= NAND(U560_10, U559_10)
U358_10= NAND(U562_10, U561_10)
U359_10= NAND(U564_10, U563_10)
U360_10= NAND(U566_10, U565_10)
U361_10= NAND(U568_10, U567_10)
U362_10= NAND(U570_10, U569_10)
U363_10= NAND(U572_10, U571_10)
U364_10= NAND(U574_10, U573_10)
U365_10= NAND(U576_10, U575_10)
U366_10= NAND(U578_10, U577_10)
U367_10= AND(U514_10, U512_10, U513_10, U517_10)
U368_10= AND(U520_10, U518_10, U519_10, U523_10)
U369_10= AND(U526_10, U524_10, U525_10)
U370_10= AND(U532_10, U530_10)
U371_10= AND(U538_10, U536_10)
U372_10= AND(U544_10, U542_10)
U373_10= NOT(GTE_67_U6_10)
U374_10= OR(STATO_REG_1__10, STATO_REG_0__10)
U375_10= NOT(U374_10)
U376_10= NOT(U348_10)
U377_10= NAND(STATO_REG_0__10, U346_10)
U378_10= NOT(U280_10)
U379_10= NAND(GT_88_U6_10, STATO_REG_1__10)
U380_10= NAND(U345_10, U379_10)
U381_10= OR(STATO_REG_0__10, GT_88_U6_10)
U382_10= NAND(U374_10, U381_10)
U383_10= NAND(RMAX_REG_7__10, U382_10)
U384_10= NAND(DATA_IN_7__10, U380_10)
U385_10= NAND(RMAX_REG_6__10, U382_10)
U386_10= NAND(DATA_IN_6__10, U380_10)
U387_10= NAND(RMAX_REG_5__10, U382_10)
U388_10= NAND(DATA_IN_5__10, U380_10)
U389_10= NAND(RMAX_REG_4__10, U382_10)
U390_10= NAND(DATA_IN_4__10, U380_10)
U391_10= NAND(RMAX_REG_3__10, U382_10)
U392_10= NAND(DATA_IN_3__10, U380_10)
U393_10= NAND(RMAX_REG_2__10, U382_10)
U394_10= NAND(DATA_IN_2__10, U380_10)
U395_10= NAND(RMAX_REG_1__10, U382_10)
U396_10= NAND(DATA_IN_1__10, U380_10)
U397_10= NAND(RMAX_REG_0__10, U382_10)
U398_10= NAND(DATA_IN_0__10, U380_10)
U399_10= NAND(LT_90_U6_10, U347_10)
U400_10= NAND(U399_10, U345_10)
U401_10= NAND(U374_10, U400_10)
U402_10= NAND(STATO_REG_1__10, U347_10, LT_90_U6_10)
U403_10= NAND(U345_10, U402_10)
U404_10= NAND(DATA_IN_7__10, U403_10)
U405_10= NAND(RMIN_REG_7__10, U401_10)
U406_10= NAND(DATA_IN_6__10, U403_10)
U407_10= NAND(RMIN_REG_6__10, U401_10)
U408_10= NAND(DATA_IN_5__10, U403_10)
U409_10= NAND(RMIN_REG_5__10, U401_10)
U410_10= NAND(DATA_IN_4__10, U403_10)
U411_10= NAND(RMIN_REG_4__10, U401_10)
U412_10= NAND(DATA_IN_3__10, U403_10)
U413_10= NAND(RMIN_REG_3__10, U401_10)
U414_10= NAND(DATA_IN_2__10, U403_10)
U415_10= NAND(RMIN_REG_2__10, U401_10)
U416_10= NAND(DATA_IN_1__10, U403_10)
U417_10= NAND(RMIN_REG_1__10, U401_10)
U418_10= NAND(DATA_IN_0__10, U403_10)
U419_10= NAND(RMIN_REG_0__10, U401_10)
U420_10= OR(STATO_REG_0__10, ENABLE_10)
U421_10= NAND(U374_10, U420_10)
U422_10= NAND(U278_10, DATA_IN_7__10)
U423_10= NAND(RLAST_REG_7__10, U421_10)
U424_10= NAND(U278_10, DATA_IN_6__10)
U425_10= NAND(RLAST_REG_6__10, U421_10)
U426_10= NAND(U278_10, DATA_IN_5__10)
U427_10= NAND(RLAST_REG_5__10, U421_10)
U428_10= NAND(U278_10, DATA_IN_4__10)
U429_10= NAND(RLAST_REG_4__10, U421_10)
U430_10= NAND(U278_10, DATA_IN_3__10)
U431_10= NAND(RLAST_REG_3__10, U421_10)
U432_10= NAND(U278_10, DATA_IN_2__10)
U433_10= NAND(RLAST_REG_2__10, U421_10)
U434_10= NAND(U278_10, DATA_IN_1__10)
U435_10= NAND(RLAST_REG_1__10, U421_10)
U436_10= NAND(U278_10, DATA_IN_0__10)
U437_10= NAND(RLAST_REG_0__10, U421_10)
U438_10= NAND(U376_10, DATA_IN_7__10)
U439_10= NAND(REG1_REG_7__10, U378_10)
U440_10= NAND(U376_10, DATA_IN_6__10)
U441_10= NAND(REG1_REG_6__10, U378_10)
U442_10= NAND(U376_10, DATA_IN_5__10)
U443_10= NAND(REG1_REG_5__10, U378_10)
U444_10= NAND(U376_10, DATA_IN_4__10)
U445_10= NAND(REG1_REG_4__10, U378_10)
U446_10= NAND(U376_10, DATA_IN_3__10)
U447_10= NAND(REG1_REG_3__10, U378_10)
U448_10= NAND(U376_10, DATA_IN_2__10)
U449_10= NAND(REG1_REG_2__10, U378_10)
U450_10= NAND(U376_10, DATA_IN_1__10)
U451_10= NAND(REG1_REG_1__10, U378_10)
U452_10= NAND(U376_10, DATA_IN_0__10)
U453_10= NAND(REG1_REG_0__10, U378_10)
U454_10= NAND(REG1_REG_7__10, U376_10)
U455_10= NAND(REG2_REG_7__10, U378_10)
U456_10= NAND(REG1_REG_6__10, U376_10)
U457_10= NAND(REG2_REG_6__10, U378_10)
U458_10= NAND(REG1_REG_5__10, U376_10)
U459_10= NAND(REG2_REG_5__10, U378_10)
U460_10= NAND(REG1_REG_4__10, U376_10)
U461_10= NAND(REG2_REG_4__10, U378_10)
U462_10= NAND(REG1_REG_3__10, U376_10)
U463_10= NAND(REG2_REG_3__10, U378_10)
U464_10= NAND(REG1_REG_2__10, U376_10)
U465_10= NAND(REG2_REG_2__10, U378_10)
U466_10= NAND(REG1_REG_1__10, U376_10)
U467_10= NAND(REG2_REG_1__10, U378_10)
U468_10= NAND(REG1_REG_0__10, U376_10)
U469_10= NAND(REG2_REG_0__10, U378_10)
U470_10= NAND(REG2_REG_7__10, U376_10)
U471_10= NAND(REG3_REG_7__10, U378_10)
U472_10= NAND(REG2_REG_6__10, U376_10)
U473_10= NAND(REG3_REG_6__10, U378_10)
U474_10= NAND(REG2_REG_5__10, U376_10)
U475_10= NAND(REG3_REG_5__10, U378_10)
U476_10= NAND(REG2_REG_4__10, U376_10)
U477_10= NAND(REG3_REG_4__10, U378_10)
U478_10= NAND(REG2_REG_3__10, U376_10)
U479_10= NAND(REG3_REG_3__10, U378_10)
U480_10= NAND(REG2_REG_2__10, U376_10)
U481_10= NAND(REG3_REG_2__10, U378_10)
U482_10= NAND(REG2_REG_1__10, U376_10)
U483_10= NAND(REG3_REG_1__10, U378_10)
U484_10= NAND(REG2_REG_0__10, U376_10)
U485_10= NAND(REG3_REG_0__10, U378_10)
U486_10= NAND(REG3_REG_7__10, U376_10)
U487_10= NAND(REG4_REG_7__10, U378_10)
U488_10= NAND(REG3_REG_6__10, U376_10)
U489_10= NAND(REG4_REG_6__10, U378_10)
U490_10= NAND(REG3_REG_5__10, U376_10)
U491_10= NAND(REG4_REG_5__10, U378_10)
U492_10= NAND(REG3_REG_4__10, U376_10)
U493_10= NAND(REG4_REG_4__10, U378_10)
U494_10= NAND(REG3_REG_3__10, U376_10)
U495_10= NAND(REG4_REG_3__10, U378_10)
U496_10= NAND(REG3_REG_2__10, U376_10)
U497_10= NAND(REG4_REG_2__10, U378_10)
U498_10= NAND(REG3_REG_1__10, U376_10)
U499_10= NAND(REG4_REG_1__10, U378_10)
U500_10= NAND(REG3_REG_0__10, U376_10)
U501_10= NAND(REG4_REG_0__10, U378_10)
U502_10= NAND(U277_10, RLAST_REG_7__10)
U503_10= NAND(U275_10, REG4_REG_7__10)
U504_10= NAND(SUB_70_166_U22_10, U274_10)
U505_10= NAND(SUB_82_165_U22_10, U273_10)
U506_10= NAND(DATA_OUT_REG_7__10, U378_10)
U507_10= NAND(U277_10, RLAST_REG_6__10)
U508_10= NAND(U275_10, REG4_REG_6__10)
U509_10= NAND(SUB_70_166_U9_10, U274_10)
U510_10= NAND(SUB_82_165_U9_10, U273_10)
U511_10= NAND(DATA_OUT_REG_6__10, U378_10)
U512_10= NAND(U277_10, RLAST_REG_5__10)
U513_10= NAND(R179_U4_10, U276_10)
U514_10= NAND(U275_10, REG4_REG_5__10)
U515_10= NAND(SUB_70_166_U8_10, U274_10)
U516_10= NAND(SUB_82_165_U8_10, U273_10)
U517_10= NAND(DATA_OUT_REG_5__10, U378_10)
U518_10= NAND(U277_10, RLAST_REG_4__10)
U519_10= NAND(R179_U21_10, U276_10)
U520_10= NAND(U275_10, REG4_REG_4__10)
U521_10= NAND(SUB_70_166_U7_10, U274_10)
U522_10= NAND(SUB_82_165_U7_10, U273_10)
U523_10= NAND(DATA_OUT_REG_4__10, U378_10)
U524_10= NAND(U277_10, RLAST_REG_3__10)
U525_10= NAND(R179_U22_10, U276_10)
U526_10= NAND(U275_10, REG4_REG_3__10)
U527_10= NAND(SUB_70_166_U18_10, U274_10)
U528_10= NAND(SUB_82_165_U18_10, U273_10)
U529_10= NAND(DATA_OUT_REG_3__10, U378_10)
U530_10= NAND(U277_10, RLAST_REG_2__10)
U531_10= NAND(R179_U23_10, U276_10)
U532_10= NAND(U275_10, REG4_REG_2__10)
U533_10= NAND(SUB_70_166_U6_10, U274_10)
U534_10= NAND(SUB_82_165_U6_10, U273_10)
U535_10= NAND(DATA_OUT_REG_2__10, U378_10)
U536_10= NAND(U277_10, RLAST_REG_1__10)
U537_10= NAND(R179_U24_10, U276_10)
U538_10= NAND(U275_10, REG4_REG_1__10)
U539_10= NAND(SUB_70_166_U16_10, U274_10)
U540_10= NAND(SUB_82_165_U16_10, U273_10)
U541_10= NAND(DATA_OUT_REG_1__10, U378_10)
U542_10= NAND(U277_10, RLAST_REG_0__10)
U543_10= NAND(R179_U5_10, U276_10)
U544_10= NAND(U275_10, REG4_REG_0__10)
U545_10= NAND(SUB_70_U15_10, U274_10)
U546_10= NAND(SUB_82_U15_10, U273_10)
U547_10= NAND(DATA_OUT_REG_0__10, U378_10)
U548_10= NAND(ENABLE_10, U349_10, GTE_79_U6_10)
U549_10= NAND(RESTART_10, U373_10)
U550_10= NAND(U548_10, U351_10)
U551_10= NAND(DATA_IN_6__10, U351_10)
U552_10= NAND(RESTART_10, RMAX_REG_6__10)
U553_10= NAND(DATA_IN_5__10, U351_10)
U554_10= NAND(RESTART_10, RMAX_REG_5__10)
U555_10= NAND(DATA_IN_4__10, U351_10)
U556_10= NAND(RESTART_10, RMAX_REG_4__10)
U557_10= NAND(DATA_IN_3__10, U351_10)
U558_10= NAND(RESTART_10, RMAX_REG_3__10)
U559_10= NAND(DATA_IN_2__10, U351_10)
U560_10= NAND(RESTART_10, RMAX_REG_2__10)
U561_10= NAND(DATA_IN_1__10, U351_10)
U562_10= NAND(RESTART_10, RMAX_REG_1__10)
U563_10= NAND(DATA_IN_0__10, U351_10)
U564_10= NAND(RESTART_10, RMAX_REG_0__10)
U565_10= NAND(REG4_REG_6__10, U351_10)
U566_10= NAND(RESTART_10, RMIN_REG_6__10)
U567_10= NAND(REG4_REG_5__10, U351_10)
U568_10= NAND(RESTART_10, RMIN_REG_5__10)
U569_10= NAND(REG4_REG_4__10, U351_10)
U570_10= NAND(RESTART_10, RMIN_REG_4__10)
U571_10= NAND(REG4_REG_3__10, U351_10)
U572_10= NAND(RESTART_10, RMIN_REG_3__10)
U573_10= NAND(REG4_REG_2__10, U351_10)
U574_10= NAND(RESTART_10, RMIN_REG_2__10)
U575_10= NAND(REG4_REG_1__10, U351_10)
U576_10= NAND(RESTART_10, RMIN_REG_1__10)
U577_10= NAND(REG4_REG_0__10, U351_10)
U578_10= NAND(RESTART_10, RMIN_REG_0__10)
SUB_70_U33_10= NAND(SUB_70_U22_10, SUB_70_U18_10)
SUB_70_U32_10= NAND(R179_U23_10, SUB_70_U10_10)
SUB_70_U31_10= NAND(SUB_70_U24_10, SUB_70_U16_10)
SUB_70_U30_10= NAND(R179_U4_10, SUB_70_U12_10)
SUB_70_U29_10= NAND(R179_U24_10, SUB_70_U28_10)
SUB_70_U28_10= OR(R179_U5_10, R179_U20_10)
SUB_70_U27_10= NAND(R179_U22_10, SUB_70_U26_10)
SUB_70_U26_10= NAND(SUB_70_U22_10, SUB_70_U18_10)
SUB_70_U25_10= NAND(R179_U21_10, SUB_70_U11_10)
SUB_70_U24_10= NOT(SUB_70_U12_10)
SUB_70_U23_10= NOT(SUB_70_U11_10)
GTE_67_U6_10= NOT(ADD_65_U5_10)
SUB_82_U6_10= AND(SUB_82_U29_10, SUB_82_U10_10)
SUB_82_U7_10= AND(SUB_82_U27_10, SUB_82_U11_10)
SUB_82_U8_10= AND(SUB_82_U25_10, SUB_82_U12_10)
SUB_82_U9_10= NAND(SUB_82_U24_10, SUB_82_U16_10)
SUB_82_U10_10= OR(R179_U5_10, R179_U20_10, R179_U24_10)
SUB_82_U11_10= NAND(SUB_82_U22_10, SUB_82_U18_10, SUB_82_U14_10)
SUB_82_U12_10= NAND(SUB_82_U23_10, SUB_82_U13_10)
SUB_82_U13_10= NOT(R179_U21_10)
SUB_82_U14_10= NOT(R179_U22_10)
SUB_82_U15_10= NAND(SUB_82_U35_10, SUB_82_U34_10)
SUB_82_U16_10= NOT(R179_U4_10)
SUB_82_U17_10= AND(SUB_82_U31_10, SUB_82_U30_10)
SUB_82_U18_10= NOT(R179_U23_10)
SUB_82_U19_10= AND(SUB_82_U33_10, SUB_82_U32_10)
SUB_82_U20_10= NOT(R179_U5_10)
SUB_82_U21_10= NOT(R179_U20_10)
SUB_82_U22_10= NOT(SUB_82_U10_10)
SUB_82_U23_10= NOT(SUB_82_U11_10)
SUB_82_U24_10= NOT(SUB_82_U12_10)
SUB_82_U25_10= NAND(R179_U21_10, SUB_82_U11_10)
SUB_82_U26_10= NAND(SUB_82_U22_10, SUB_82_U18_10)
SUB_82_U27_10= NAND(R179_U22_10, SUB_82_U26_10)
SUB_82_U28_10= OR(R179_U5_10, R179_U20_10)
SUB_82_U29_10= NAND(R179_U24_10, SUB_82_U28_10)
SUB_82_U30_10= NAND(R179_U4_10, SUB_82_U12_10)
SUB_82_U31_10= NAND(SUB_82_U24_10, SUB_82_U16_10)
SUB_82_U32_10= NAND(R179_U23_10, SUB_82_U10_10)
SUB_82_U33_10= NAND(SUB_82_U22_10, SUB_82_U18_10)
SUB_82_U34_10= NAND(R179_U5_10, SUB_82_U21_10)
SUB_82_U35_10= NAND(R179_U20_10, SUB_82_U20_10)
ADD_65_U4_10= AND(RMAX_REG_6__10, ADD_65_U7_10)
ADD_65_U5_10= NAND(ADD_65_U31_10, ADD_65_U30_10)
ADD_65_U6_10= NOT(RMAX_REG_6__10)
ADD_65_U7_10= NAND(ADD_65_U24_10, ADD_65_U23_10)
ADD_65_U8_10= OR(RMIN_REG_5__10, RMAX_REG_5__10)
ADD_65_U9_10= NAND(RMAX_REG_1__10, RMIN_REG_1__10)
ADD_65_U10_10= NAND(RMAX_REG_0__10, RMIN_REG_0__10)
ADD_65_U11_10= NAND(ADD_65_U10_10, ADD_65_U9_10)
ADD_65_U12_10= OR(RMAX_REG_1__10, RMIN_REG_1__10)
ADD_65_U13_10= OR(RMAX_REG_2__10, RMIN_REG_2__10)
ADD_65_U14_10= NAND(ADD_65_U12_10, ADD_65_U13_10, ADD_65_U11_10)
ADD_65_U15_10= NAND(RMAX_REG_3__10, RMIN_REG_3__10)
ADD_65_U16_10= NAND(RMAX_REG_2__10, RMIN_REG_2__10)
ADD_65_U17_10= NAND(ADD_65_U15_10, ADD_65_U16_10, ADD_65_U14_10)
ADD_65_U18_10= OR(RMAX_REG_3__10, RMIN_REG_3__10)
ADD_65_U19_10= OR(RMAX_REG_4__10, RMIN_REG_4__10)
ADD_65_U20_10= NAND(ADD_65_U18_10, ADD_65_U19_10, ADD_65_U17_10)
ADD_65_U21_10= NAND(RMAX_REG_4__10, RMIN_REG_4__10)
ADD_65_U22_10= NAND(ADD_65_U20_10, ADD_65_U21_10)
ADD_65_U23_10= NAND(ADD_65_U22_10, ADD_65_U8_10)
ADD_65_U24_10= NAND(RMAX_REG_5__10, RMIN_REG_5__10)
ADD_65_U25_10= NOT(ADD_65_U7_10)
ADD_65_U26_10= OR(RMIN_REG_6__10, ADD_65_U4_10)
ADD_65_U27_10= NAND(ADD_65_U25_10, ADD_65_U6_10)
ADD_65_U28_10= NAND(ADD_65_U27_10, ADD_65_U26_10)
ADD_65_U29_10= OR(RMIN_REG_7__10, RMAX_REG_7__10)
ADD_65_U30_10= NAND(RMIN_REG_7__10, RMAX_REG_7__10)
ADD_65_U31_10= NAND(ADD_65_U29_10, ADD_65_U28_10)
ADD_77_U4_10= AND(DATA_IN_6__10, ADD_77_U7_10)
ADD_77_U5_10= NAND(ADD_77_U31_10, ADD_77_U30_10)
ADD_77_U6_10= NOT(DATA_IN_6__10)
ADD_77_U7_10= NAND(ADD_77_U24_10, ADD_77_U23_10)
ADD_77_U8_10= OR(REG4_REG_5__10, DATA_IN_5__10)
ADD_77_U9_10= NAND(DATA_IN_1__10, REG4_REG_1__10)
ADD_77_U10_10= NAND(DATA_IN_0__10, REG4_REG_0__10)
ADD_77_U11_10= NAND(ADD_77_U10_10, ADD_77_U9_10)
ADD_77_U12_10= OR(DATA_IN_1__10, REG4_REG_1__10)
ADD_77_U13_10= OR(DATA_IN_2__10, REG4_REG_2__10)
ADD_77_U14_10= NAND(ADD_77_U12_10, ADD_77_U13_10, ADD_77_U11_10)
ADD_77_U15_10= NAND(DATA_IN_3__10, REG4_REG_3__10)
ADD_77_U16_10= NAND(DATA_IN_2__10, REG4_REG_2__10)
ADD_77_U17_10= NAND(ADD_77_U15_10, ADD_77_U16_10, ADD_77_U14_10)
ADD_77_U18_10= OR(DATA_IN_3__10, REG4_REG_3__10)
ADD_77_U19_10= OR(DATA_IN_4__10, REG4_REG_4__10)
ADD_77_U20_10= NAND(ADD_77_U18_10, ADD_77_U19_10, ADD_77_U17_10)
ADD_77_U21_10= NAND(DATA_IN_4__10, REG4_REG_4__10)
ADD_77_U22_10= NAND(ADD_77_U20_10, ADD_77_U21_10)
ADD_77_U23_10= NAND(ADD_77_U22_10, ADD_77_U8_10)
ADD_77_U24_10= NAND(DATA_IN_5__10, REG4_REG_5__10)
ADD_77_U25_10= NOT(ADD_77_U7_10)
ADD_77_U26_10= OR(REG4_REG_6__10, ADD_77_U4_10)
ADD_77_U27_10= NAND(ADD_77_U25_10, ADD_77_U6_10)
ADD_77_U28_10= NAND(ADD_77_U27_10, ADD_77_U26_10)
ADD_77_U29_10= OR(REG4_REG_7__10, DATA_IN_7__10)
ADD_77_U30_10= NAND(REG4_REG_7__10, DATA_IN_7__10)
ADD_77_U31_10= NAND(ADD_77_U29_10, ADD_77_U28_10)
SUB_70_166_U6_10= AND(SUB_70_166_U31_10, SUB_70_166_U10_10)
SUB_70_166_U7_10= AND(SUB_70_166_U29_10, SUB_70_166_U11_10)
SUB_70_166_U8_10= AND(SUB_70_166_U27_10, SUB_70_166_U12_10)
SUB_70_166_U9_10= NAND(SUB_70_166_U21_10, SUB_70_166_U26_10)
SUB_70_166_U10_10= OR(SUB_70_U6_10, SUB_70_U15_10, SUB_70_U19_10)
SUB_70_166_U11_10= NAND(SUB_70_166_U23_10, SUB_70_166_U17_10, SUB_70_166_U15_10)
SUB_70_166_U12_10= NAND(SUB_70_166_U24_10, SUB_70_166_U14_10)
SUB_70_166_U13_10= NOT(SUB_70_U9_10)
SUB_70_166_U14_10= NOT(SUB_70_U17_10)
SUB_70_166_U15_10= NOT(SUB_70_U8_10)
SUB_70_166_U16_10= NAND(SUB_70_166_U35_10, SUB_70_166_U34_10)
SUB_70_166_U17_10= NOT(SUB_70_U7_10)
SUB_70_166_U18_10= AND(SUB_70_166_U33_10, SUB_70_166_U32_10)
SUB_70_166_U19_10= NOT(SUB_70_U6_10)
SUB_70_166_U20_10= NOT(SUB_70_U15_10)
SUB_70_166_U21_10= NAND(SUB_70_166_U12_10, SUB_70_166_U13_10)
SUB_70_166_U22_10= NOT(SUB_70_166_U21_10)
SUB_70_166_U23_10= NOT(SUB_70_166_U10_10)
SUB_70_166_U24_10= NOT(SUB_70_166_U11_10)
SUB_70_166_U25_10= NOT(SUB_70_166_U12_10)
SUB_70_166_U26_10= NAND(SUB_70_U9_10, SUB_70_166_U25_10)
SUB_70_166_U27_10= NAND(SUB_70_U17_10, SUB_70_166_U11_10)
SUB_70_166_U28_10= NAND(SUB_70_166_U23_10, SUB_70_166_U17_10)
SUB_70_166_U29_10= NAND(SUB_70_U8_10, SUB_70_166_U28_10)
SUB_70_166_U30_10= OR(SUB_70_U6_10, SUB_70_U15_10)
SUB_70_166_U31_10= NAND(SUB_70_U19_10, SUB_70_166_U30_10)
SUB_70_166_U32_10= NAND(SUB_70_U7_10, SUB_70_166_U10_10)
SUB_70_166_U33_10= NAND(SUB_70_166_U23_10, SUB_70_166_U17_10)
SUB_70_166_U34_10= NAND(SUB_70_U6_10, SUB_70_166_U20_10)
SUB_70_166_U35_10= NAND(SUB_70_U15_10, SUB_70_166_U19_10)
LT_90_U6_10= NAND(LT_90_U41_10, LT_90_U42_10)
LT_90_U7_10= NOT(DATA_IN_7__10)
LT_90_U8_10= NOT(DATA_IN_1__10)
LT_90_U9_10= NOT(RMIN_REG_1__10)
LT_90_U10_10= NOT(RMIN_REG_2__10)
LT_90_U11_10= NOT(DATA_IN_2__10)
LT_90_U12_10= NOT(DATA_IN_3__10)
LT_90_U13_10= NOT(RMIN_REG_3__10)
LT_90_U14_10= NOT(RMIN_REG_4__10)
LT_90_U15_10= NOT(DATA_IN_4__10)
LT_90_U16_10= NOT(DATA_IN_5__10)
LT_90_U17_10= NOT(RMIN_REG_5__10)
LT_90_U18_10= NOT(RMIN_REG_6__10)
LT_90_U19_10= NOT(DATA_IN_6__10)
LT_90_U20_10= NOT(RMIN_REG_7__10)
LT_90_U21_10= NOT(DATA_IN_0__10)
LT_90_U22_10= NAND(DATA_IN_1__10, LT_90_U9_10)
LT_90_U23_10= NAND(RMIN_REG_0__10, LT_90_U21_10, LT_90_U22_10)
LT_90_U24_10= NAND(RMIN_REG_1__10, LT_90_U8_10)
LT_90_U25_10= NAND(RMIN_REG_2__10, LT_90_U11_10)
LT_90_U26_10= NAND(LT_90_U24_10, LT_90_U25_10, LT_90_U23_10)
LT_90_U27_10= NAND(DATA_IN_2__10, LT_90_U10_10)
LT_90_U28_10= NAND(DATA_IN_3__10, LT_90_U13_10)
LT_90_U29_10= NAND(LT_90_U27_10, LT_90_U28_10, LT_90_U26_10)
LT_90_U30_10= NAND(RMIN_REG_3__10, LT_90_U12_10)
LT_90_U31_10= NAND(RMIN_REG_4__10, LT_90_U15_10)
LT_90_U32_10= NAND(LT_90_U30_10, LT_90_U31_10, LT_90_U29_10)
LT_90_U33_10= NAND(DATA_IN_4__10, LT_90_U14_10)
LT_90_U34_10= NAND(DATA_IN_5__10, LT_90_U17_10)
LT_90_U35_10= NAND(LT_90_U33_10, LT_90_U34_10, LT_90_U32_10)
LT_90_U36_10= NAND(RMIN_REG_5__10, LT_90_U16_10)
LT_90_U37_10= NAND(RMIN_REG_6__10, LT_90_U19_10)
LT_90_U38_10= NAND(LT_90_U36_10, LT_90_U37_10, LT_90_U35_10)
LT_90_U39_10= NAND(DATA_IN_6__10, LT_90_U18_10)
LT_90_U40_10= NAND(RMIN_REG_7__10, LT_90_U7_10)
LT_90_U41_10= NAND(LT_90_U39_10, LT_90_U40_10, LT_90_U38_10)
LT_90_U42_10= NAND(DATA_IN_7__10, LT_90_U20_10)
GT_88_U6_10= NAND(GT_88_U41_10, GT_88_U42_10)
GT_88_U7_10= NOT(RMAX_REG_7__10)
GT_88_U8_10= NOT(RMAX_REG_1__10)
GT_88_U9_10= NOT(DATA_IN_1__10)
GT_88_U10_10= NOT(DATA_IN_2__10)
GT_88_U11_10= NOT(RMAX_REG_2__10)
GT_88_U12_10= NOT(RMAX_REG_3__10)
GT_88_U13_10= NOT(DATA_IN_3__10)
GT_88_U14_10= NOT(DATA_IN_4__10)
GT_88_U15_10= NOT(RMAX_REG_4__10)
GT_88_U16_10= NOT(RMAX_REG_5__10)
GT_88_U17_10= NOT(DATA_IN_5__10)
GT_88_U18_10= NOT(DATA_IN_6__10)
GT_88_U19_10= NOT(RMAX_REG_6__10)
GT_88_U20_10= NOT(DATA_IN_7__10)
GT_88_U21_10= NOT(RMAX_REG_0__10)
GT_88_U22_10= NAND(RMAX_REG_1__10, GT_88_U9_10)
GT_88_U23_10= NAND(DATA_IN_0__10, GT_88_U21_10, GT_88_U22_10)
GT_88_U24_10= NAND(DATA_IN_1__10, GT_88_U8_10)
GT_88_U25_10= NAND(DATA_IN_2__10, GT_88_U11_10)
GT_88_U26_10= NAND(GT_88_U24_10, GT_88_U25_10, GT_88_U23_10)
GT_88_U27_10= NAND(RMAX_REG_2__10, GT_88_U10_10)
GT_88_U28_10= NAND(RMAX_REG_3__10, GT_88_U13_10)
GT_88_U29_10= NAND(GT_88_U27_10, GT_88_U28_10, GT_88_U26_10)
GT_88_U30_10= NAND(DATA_IN_3__10, GT_88_U12_10)
GT_88_U31_10= NAND(DATA_IN_4__10, GT_88_U15_10)
GT_88_U32_10= NAND(GT_88_U30_10, GT_88_U31_10, GT_88_U29_10)
GT_88_U33_10= NAND(RMAX_REG_4__10, GT_88_U14_10)
GT_88_U34_10= NAND(RMAX_REG_5__10, GT_88_U17_10)
GT_88_U35_10= NAND(GT_88_U33_10, GT_88_U34_10, GT_88_U32_10)
GT_88_U36_10= NAND(DATA_IN_5__10, GT_88_U16_10)
GT_88_U37_10= NAND(DATA_IN_6__10, GT_88_U19_10)
GT_88_U38_10= NAND(GT_88_U36_10, GT_88_U37_10, GT_88_U35_10)
GT_88_U39_10= NAND(RMAX_REG_6__10, GT_88_U18_10)
GT_88_U40_10= NAND(DATA_IN_7__10, GT_88_U7_10)
GT_88_U41_10= NAND(GT_88_U39_10, GT_88_U40_10, GT_88_U38_10)
GT_88_U42_10= NAND(RMAX_REG_7__10, GT_88_U20_10)
SUB_82_165_U6_10= AND(SUB_82_165_U31_10, SUB_82_165_U10_10)
SUB_82_165_U7_10= AND(SUB_82_165_U29_10, SUB_82_165_U11_10)
SUB_82_165_U8_10= AND(SUB_82_165_U27_10, SUB_82_165_U12_10)
SUB_82_165_U9_10= NAND(SUB_82_165_U21_10, SUB_82_165_U26_10)
SUB_82_165_U10_10= OR(SUB_82_U6_10, SUB_82_U15_10, SUB_82_U19_10)
SUB_82_165_U11_10= NAND(SUB_82_165_U23_10, SUB_82_165_U17_10, SUB_82_165_U15_10)
SUB_82_165_U12_10= NAND(SUB_82_165_U24_10, SUB_82_165_U14_10)
SUB_82_165_U13_10= NOT(SUB_82_U9_10)
SUB_82_165_U14_10= NOT(SUB_82_U17_10)
SUB_82_165_U15_10= NOT(SUB_82_U8_10)
SUB_82_165_U16_10= NAND(SUB_82_165_U35_10, SUB_82_165_U34_10)
SUB_82_165_U17_10= NOT(SUB_82_U7_10)
SUB_82_165_U18_10= AND(SUB_82_165_U33_10, SUB_82_165_U32_10)
SUB_82_165_U19_10= NOT(SUB_82_U6_10)
SUB_82_165_U20_10= NOT(SUB_82_U15_10)
SUB_82_165_U21_10= NAND(SUB_82_165_U12_10, SUB_82_165_U13_10)
SUB_82_165_U22_10= NOT(SUB_82_165_U21_10)
SUB_82_165_U23_10= NOT(SUB_82_165_U10_10)
SUB_82_165_U24_10= NOT(SUB_82_165_U11_10)
SUB_82_165_U25_10= NOT(SUB_82_165_U12_10)
SUB_82_165_U26_10= NAND(SUB_82_U9_10, SUB_82_165_U25_10)
SUB_82_165_U27_10= NAND(SUB_82_U17_10, SUB_82_165_U11_10)
SUB_82_165_U28_10= NAND(SUB_82_165_U23_10, SUB_82_165_U17_10)
SUB_82_165_U29_10= NAND(SUB_82_U8_10, SUB_82_165_U28_10)
SUB_82_165_U30_10= OR(SUB_82_U6_10, SUB_82_U15_10)
SUB_82_165_U31_10= NAND(SUB_82_U19_10, SUB_82_165_U30_10)
SUB_82_165_U32_10= NAND(SUB_82_U7_10, SUB_82_165_U10_10)
SUB_82_165_U33_10= NAND(SUB_82_165_U23_10, SUB_82_165_U17_10)
SUB_82_165_U34_10= NAND(SUB_82_U6_10, SUB_82_165_U20_10)
SUB_82_165_U35_10= NAND(SUB_82_U15_10, SUB_82_165_U19_10)
GTE_79_U6_10= NOT(ADD_77_U5_10)
R179_U4_10= AND(R179_U55_10, R179_U51_10)
R179_U5_10= NAND(R179_U94_10, R179_U93_10, R179_U56_10)
R179_U6_10= NOT(U359_10)
R179_U7_10= NOT(U366_10)
R179_U8_10= NOT(U365_10)
R179_U9_10= NAND(U366_10, U359_10)
R179_U10_10= NOT(U358_10)
R179_U11_10= NOT(U357_10)
R179_U12_10= NOT(U364_10)
R179_U13_10= NOT(U356_10)
R179_U14_10= NOT(U363_10)
R179_U15_10= NOT(U355_10)
R179_U16_10= NOT(U362_10)
R179_U17_10= NOT(U354_10)
R179_U18_10= NOT(U361_10)
R179_U19_10= NAND(R179_U46_10, R179_U45_10)
R179_U20_10= NAND(R179_U96_10, R179_U95_10)
R179_U21_10= NAND(R179_U68_10, R179_U67_10)
R179_U22_10= NAND(R179_U75_10, R179_U74_10)
R179_U23_10= NAND(R179_U82_10, R179_U81_10)
R179_U24_10= NAND(R179_U89_10, R179_U88_10)
R179_U25_10= NOT(U360_10)
R179_U26_10= NOT(U353_10)
R179_U27_10= NAND(R179_U42_10, R179_U41_10)
R179_U28_10= NAND(R179_U38_10, R179_U37_10)
R179_U29_10= NAND(R179_U30_10, R179_U34_10)
R179_U30_10= NAND(U358_10, R179_U32_10)
R179_U31_10= NOT(R179_U30_10)
R179_U32_10= NOT(R179_U9_10)
R179_U33_10= NAND(R179_U10_10, R179_U9_10)
R179_U34_10= NAND(U365_10, R179_U33_10)
R179_U35_10= NOT(R179_U29_10)
R179_U36_10= OR(U357_10, U364_10)
R179_U37_10= NAND(R179_U36_10, R179_U29_10)
R179_U38_10= NAND(U364_10, U357_10)
R179_U39_10= NOT(R179_U28_10)
R179_U40_10= OR(U356_10, U363_10)
R179_U41_10= NAND(R179_U40_10, R179_U28_10)
R179_U42_10= NAND(U363_10, U356_10)
R179_U43_10= NOT(R179_U27_10)
R179_U44_10= OR(U355_10, U362_10)
R179_U45_10= NAND(R179_U44_10, R179_U27_10)
R179_U46_10= NAND(U362_10, U355_10)
R179_U47_10= NOT(R179_U19_10)
R179_U48_10= OR(U354_10, U361_10)
R179_U49_10= NAND(R179_U48_10, R179_U19_10)
R179_U50_10= NAND(U361_10, U354_10)
R179_U51_10= NAND(R179_U58_10, R179_U57_10, R179_U50_10, R179_U49_10)
R179_U52_10= NAND(U361_10, U354_10)
R179_U53_10= NAND(R179_U47_10, R179_U52_10)
R179_U54_10= OR(U361_10, U354_10)
R179_U55_10= NAND(R179_U54_10, R179_U61_10, R179_U53_10)
R179_U56_10= NAND(R179_U92_10, R179_U10_10)
R179_U57_10= NAND(U360_10, R179_U26_10)
R179_U58_10= NAND(U353_10, R179_U25_10)
R179_U59_10= NAND(U360_10, R179_U26_10)
R179_U60_10= NAND(U353_10, R179_U25_10)
R179_U61_10= NAND(R179_U60_10, R179_U59_10)
R179_U62_10= NAND(U361_10, R179_U17_10)
R179_U63_10= NAND(U354_10, R179_U18_10)
R179_U64_10= NAND(U361_10, R179_U17_10)
R179_U65_10= NAND(U354_10, R179_U18_10)
R179_U66_10= NAND(R179_U65_10, R179_U64_10)
R179_U67_10= NAND(R179_U63_10, R179_U62_10, R179_U19_10)
R179_U68_10= NAND(R179_U66_10, R179_U47_10)
R179_U69_10= NAND(U362_10, R179_U15_10)
R179_U70_10= NAND(U355_10, R179_U16_10)
R179_U71_10= NAND(U362_10, R179_U15_10)
R179_U72_10= NAND(U355_10, R179_U16_10)
R179_U73_10= NAND(R179_U72_10, R179_U71_10)
R179_U74_10= NAND(R179_U70_10, R179_U69_10, R179_U27_10)
R179_U75_10= NAND(R179_U43_10, R179_U73_10)
R179_U76_10= NAND(U363_10, R179_U13_10)
R179_U77_10= NAND(U356_10, R179_U14_10)
R179_U78_10= NAND(U363_10, R179_U13_10)
R179_U79_10= NAND(U356_10, R179_U14_10)
R179_U80_10= NAND(R179_U79_10, R179_U78_10)
R179_U81_10= NAND(R179_U77_10, R179_U76_10, R179_U28_10)
R179_U82_10= NAND(R179_U39_10, R179_U80_10)
R179_U83_10= NAND(U364_10, R179_U11_10)
R179_U84_10= NAND(U357_10, R179_U12_10)
R179_U85_10= NAND(U364_10, R179_U11_10)
R179_U86_10= NAND(U357_10, R179_U12_10)
R179_U87_10= NAND(R179_U86_10, R179_U85_10)
R179_U88_10= NAND(R179_U84_10, R179_U83_10, R179_U29_10)
R179_U89_10= NAND(R179_U35_10, R179_U87_10)
R179_U90_10= NAND(U365_10, R179_U9_10)
R179_U91_10= NAND(R179_U32_10, R179_U8_10)
R179_U92_10= NAND(R179_U91_10, R179_U90_10)
R179_U93_10= NAND(U358_10, R179_U9_10, R179_U8_10)
R179_U94_10= NAND(R179_U31_10, U365_10)
R179_U95_10= NAND(U366_10, R179_U6_10)
R179_U96_10= NAND(U359_10, R179_U7_10)
SUB_70_U6_10= AND(SUB_70_U29_10, SUB_70_U10_10)
SUB_70_U7_10= AND(SUB_70_U27_10, SUB_70_U11_10)
SUB_70_U8_10= AND(SUB_70_U25_10, SUB_70_U12_10)
SUB_70_U9_10= NAND(SUB_70_U24_10, SUB_70_U16_10)
SUB_70_U10_10= OR(R179_U5_10, R179_U20_10, R179_U24_10)
SUB_70_U11_10= NAND(SUB_70_U22_10, SUB_70_U18_10, SUB_70_U14_10)
SUB_70_U12_10= NAND(SUB_70_U23_10, SUB_70_U13_10)
SUB_70_U13_10= NOT(R179_U21_10)
SUB_70_U14_10= NOT(R179_U22_10)
SUB_70_U15_10= NAND(SUB_70_U35_10, SUB_70_U34_10)
SUB_70_U16_10= NOT(R179_U4_10)
SUB_70_U17_10= AND(SUB_70_U31_10, SUB_70_U30_10)
SUB_70_U18_10= NOT(R179_U23_10)
SUB_70_U19_10= AND(SUB_70_U33_10, SUB_70_U32_10)
SUB_70_U20_10= NOT(R179_U5_10)
SUB_70_U21_10= NOT(R179_U20_10)
SUB_70_U22_10= NOT(SUB_70_U10_10)

RMAX_REG_7__12 = BUF(U344_11)
RMAX_REG_6__12 = BUF(U343_11)
RMAX_REG_5__12 = BUF(U342_11)
RMAX_REG_4__12 = BUF(U341_11)
RMAX_REG_3__12 = BUF(U340_11)
RMAX_REG_2__12 = BUF(U339_11)
RMAX_REG_1__12 = BUF(U338_11)
RMAX_REG_0__12 = BUF(U337_11)
RMIN_REG_7__12 = BUF(U336_11)
RMIN_REG_6__12 = BUF(U335_11)
RMIN_REG_5__12 = BUF(U334_11)
RMIN_REG_4__12 = BUF(U333_11)
RMIN_REG_3__12 = BUF(U332_11)
RMIN_REG_2__12 = BUF(U331_11)
RMIN_REG_1__12 = BUF(U330_11)
RMIN_REG_0__12 = BUF(U329_11)
RLAST_REG_7__12 = BUF(U328_11)
RLAST_REG_6__12 = BUF(U327_11)
RLAST_REG_5__12 = BUF(U326_11)
RLAST_REG_4__12 = BUF(U325_11)
RLAST_REG_3__12 = BUF(U324_11)
RLAST_REG_2__12 = BUF(U323_11)
RLAST_REG_1__12 = BUF(U322_11)
RLAST_REG_0__12 = BUF(U321_11)
REG1_REG_7__12 = BUF(U320_11)
REG1_REG_6__12 = BUF(U319_11)
REG1_REG_5__12 = BUF(U318_11)
REG1_REG_4__12 = BUF(U317_11)
REG1_REG_3__12 = BUF(U316_11)
REG1_REG_2__12 = BUF(U315_11)
REG1_REG_1__12 = BUF(U314_11)
REG1_REG_0__12 = BUF(U313_11)
REG2_REG_7__12 = BUF(U312_11)
REG2_REG_6__12 = BUF(U311_11)
REG2_REG_5__12 = BUF(U310_11)
REG2_REG_4__12 = BUF(U309_11)
REG2_REG_3__12 = BUF(U308_11)
REG2_REG_2__12 = BUF(U307_11)
REG2_REG_1__12 = BUF(U306_11)
REG2_REG_0__12 = BUF(U305_11)
REG3_REG_7__12 = BUF(U304_11)
REG3_REG_6__12 = BUF(U303_11)
REG3_REG_5__12 = BUF(U302_11)
REG3_REG_4__12 = BUF(U301_11)
REG3_REG_3__12 = BUF(U300_11)
REG3_REG_2__12 = BUF(U299_11)
REG3_REG_1__12 = BUF(U298_11)
REG3_REG_0__12 = BUF(U297_11)
REG4_REG_7__12 = BUF(U296_11)
REG4_REG_6__12 = BUF(U295_11)
REG4_REG_5__12 = BUF(U294_11)
REG4_REG_4__12 = BUF(U293_11)
REG4_REG_3__12 = BUF(U292_11)
REG4_REG_2__12 = BUF(U291_11)
REG4_REG_1__12 = BUF(U290_11)
REG4_REG_0__12 = BUF(U289_11)
DATA_OUT_REG_7__12 = BUF(U288_11)
DATA_OUT_REG_6__12 = BUF(U287_11)
DATA_OUT_REG_5__12 = BUF(U286_11)
DATA_OUT_REG_4__12 = BUF(U285_11)
DATA_OUT_REG_3__12 = BUF(U284_11)
DATA_OUT_REG_2__12 = BUF(U283_11)
DATA_OUT_REG_1__12 = BUF(U282_11)
DATA_OUT_REG_0__12 = BUF(U281_11)
STATO_REG_1__12 = BUF(U280_11)
STATO_REG_0__12 = BUF(U375_11)





SUB_70_U35_11= NAND(R179_U20_11, SUB_70_U20_11)
SUB_70_U34_11= NAND(R179_U5_11, SUB_70_U21_11)
U272_11= AND(U279_11, U351_11)
U273_11= AND(ENABLE_11, U272_11, U349_11, U352_11)
U274_11= AND(U279_11, RESTART_11, U373_11)
U275_11= AND(AVERAGE_11, ENABLE_11, U272_11)
U276_11= AND(U550_11, U549_11, U279_11)
U277_11= AND(U272_11, U350_11)
U278_11= AND(STATO_REG_1__11, U420_11)
U279_11= AND(STATO_REG_1__11, U280_11)
U280_11= NAND(U348_11, U377_11)
U281_11= NAND(U546_11, U545_11, U547_11, U372_11, U543_11)
U282_11= NAND(U540_11, U539_11, U541_11, U371_11, U537_11)
U283_11= NAND(U534_11, U533_11, U535_11, U370_11, U531_11)
U284_11= NAND(U528_11, U527_11, U529_11, U369_11)
U285_11= NAND(U522_11, U521_11, U368_11)
U286_11= NAND(U516_11, U515_11, U367_11)
U287_11= NAND(U508_11, U507_11, U509_11, U511_11, U510_11)
U288_11= NAND(U503_11, U502_11, U504_11, U506_11, U505_11)
U289_11= NAND(U501_11, U500_11)
U290_11= NAND(U499_11, U498_11)
U291_11= NAND(U497_11, U496_11)
U292_11= NAND(U495_11, U494_11)
U293_11= NAND(U493_11, U492_11)
U294_11= NAND(U491_11, U490_11)
U295_11= NAND(U489_11, U488_11)
U296_11= NAND(U487_11, U486_11)
U297_11= NAND(U485_11, U484_11)
U298_11= NAND(U483_11, U482_11)
U299_11= NAND(U481_11, U480_11)
U300_11= NAND(U479_11, U478_11)
U301_11= NAND(U477_11, U476_11)
U302_11= NAND(U475_11, U474_11)
U303_11= NAND(U473_11, U472_11)
U304_11= NAND(U471_11, U470_11)
U305_11= NAND(U469_11, U468_11)
U306_11= NAND(U467_11, U466_11)
U307_11= NAND(U465_11, U464_11)
U308_11= NAND(U463_11, U462_11)
U309_11= NAND(U461_11, U460_11)
U310_11= NAND(U459_11, U458_11)
U311_11= NAND(U457_11, U456_11)
U312_11= NAND(U455_11, U454_11)
U313_11= NAND(U453_11, U452_11)
U314_11= NAND(U451_11, U450_11)
U315_11= NAND(U449_11, U448_11)
U316_11= NAND(U447_11, U446_11)
U317_11= NAND(U445_11, U444_11)
U318_11= NAND(U443_11, U442_11)
U319_11= NAND(U441_11, U440_11)
U320_11= NAND(U439_11, U438_11)
U321_11= NAND(U437_11, U436_11)
U322_11= NAND(U435_11, U434_11)
U323_11= NAND(U433_11, U432_11)
U324_11= NAND(U431_11, U430_11)
U325_11= NAND(U429_11, U428_11)
U326_11= NAND(U427_11, U426_11)
U327_11= NAND(U425_11, U424_11)
U328_11= NAND(U423_11, U422_11)
U329_11= NAND(U419_11, U418_11)
U330_11= NAND(U417_11, U416_11)
U331_11= NAND(U415_11, U414_11)
U332_11= NAND(U413_11, U412_11)
U333_11= NAND(U411_11, U410_11)
U334_11= NAND(U409_11, U408_11)
U335_11= NAND(U407_11, U406_11)
U336_11= NAND(U405_11, U404_11)
U337_11= NAND(U398_11, U397_11)
U338_11= NAND(U396_11, U395_11)
U339_11= NAND(U394_11, U393_11)
U340_11= NAND(U392_11, U391_11)
U341_11= NAND(U390_11, U389_11)
U342_11= NAND(U388_11, U387_11)
U343_11= NAND(U386_11, U385_11)
U344_11= NAND(U384_11, U383_11)
U345_11= NOT(STATO_REG_0__11)
U346_11= NOT(STATO_REG_1__11)
U347_11= NOT(GT_88_U6_11)
U348_11= NAND(STATO_REG_1__11, U345_11)
U349_11= NOT(AVERAGE_11)
U350_11= NOT(ENABLE_11)
U351_11= NOT(RESTART_11)
U352_11= NOT(GTE_79_U6_11)
U353_11= NAND(U552_11, U551_11)
U354_11= NAND(U554_11, U553_11)
U355_11= NAND(U556_11, U555_11)
U356_11= NAND(U558_11, U557_11)
U357_11= NAND(U560_11, U559_11)
U358_11= NAND(U562_11, U561_11)
U359_11= NAND(U564_11, U563_11)
U360_11= NAND(U566_11, U565_11)
U361_11= NAND(U568_11, U567_11)
U362_11= NAND(U570_11, U569_11)
U363_11= NAND(U572_11, U571_11)
U364_11= NAND(U574_11, U573_11)
U365_11= NAND(U576_11, U575_11)
U366_11= NAND(U578_11, U577_11)
U367_11= AND(U514_11, U512_11, U513_11, U517_11)
U368_11= AND(U520_11, U518_11, U519_11, U523_11)
U369_11= AND(U526_11, U524_11, U525_11)
U370_11= AND(U532_11, U530_11)
U371_11= AND(U538_11, U536_11)
U372_11= AND(U544_11, U542_11)
U373_11= NOT(GTE_67_U6_11)
U374_11= OR(STATO_REG_1__11, STATO_REG_0__11)
U375_11= NOT(U374_11)
U376_11= NOT(U348_11)
U377_11= NAND(STATO_REG_0__11, U346_11)
U378_11= NOT(U280_11)
U379_11= NAND(GT_88_U6_11, STATO_REG_1__11)
U380_11= NAND(U345_11, U379_11)
U381_11= OR(STATO_REG_0__11, GT_88_U6_11)
U382_11= NAND(U374_11, U381_11)
U383_11= NAND(RMAX_REG_7__11, U382_11)
U384_11= NAND(DATA_IN_7__11, U380_11)
U385_11= NAND(RMAX_REG_6__11, U382_11)
U386_11= NAND(DATA_IN_6__11, U380_11)
U387_11= NAND(RMAX_REG_5__11, U382_11)
U388_11= NAND(DATA_IN_5__11, U380_11)
U389_11= NAND(RMAX_REG_4__11, U382_11)
U390_11= NAND(DATA_IN_4__11, U380_11)
U391_11= NAND(RMAX_REG_3__11, U382_11)
U392_11= NAND(DATA_IN_3__11, U380_11)
U393_11= NAND(RMAX_REG_2__11, U382_11)
U394_11= NAND(DATA_IN_2__11, U380_11)
U395_11= NAND(RMAX_REG_1__11, U382_11)
U396_11= NAND(DATA_IN_1__11, U380_11)
U397_11= NAND(RMAX_REG_0__11, U382_11)
U398_11= NAND(DATA_IN_0__11, U380_11)
U399_11= NAND(LT_90_U6_11, U347_11)
U400_11= NAND(U399_11, U345_11)
U401_11= NAND(U374_11, U400_11)
U402_11= NAND(STATO_REG_1__11, U347_11, LT_90_U6_11)
U403_11= NAND(U345_11, U402_11)
U404_11= NAND(DATA_IN_7__11, U403_11)
U405_11= NAND(RMIN_REG_7__11, U401_11)
U406_11= NAND(DATA_IN_6__11, U403_11)
U407_11= NAND(RMIN_REG_6__11, U401_11)
U408_11= NAND(DATA_IN_5__11, U403_11)
U409_11= NAND(RMIN_REG_5__11, U401_11)
U410_11= NAND(DATA_IN_4__11, U403_11)
U411_11= NAND(RMIN_REG_4__11, U401_11)
U412_11= NAND(DATA_IN_3__11, U403_11)
U413_11= NAND(RMIN_REG_3__11, U401_11)
U414_11= NAND(DATA_IN_2__11, U403_11)
U415_11= NAND(RMIN_REG_2__11, U401_11)
U416_11= NAND(DATA_IN_1__11, U403_11)
U417_11= NAND(RMIN_REG_1__11, U401_11)
U418_11= NAND(DATA_IN_0__11, U403_11)
U419_11= NAND(RMIN_REG_0__11, U401_11)
U420_11= OR(STATO_REG_0__11, ENABLE_11)
U421_11= NAND(U374_11, U420_11)
U422_11= NAND(U278_11, DATA_IN_7__11)
U423_11= NAND(RLAST_REG_7__11, U421_11)
U424_11= NAND(U278_11, DATA_IN_6__11)
U425_11= NAND(RLAST_REG_6__11, U421_11)
U426_11= NAND(U278_11, DATA_IN_5__11)
U427_11= NAND(RLAST_REG_5__11, U421_11)
U428_11= NAND(U278_11, DATA_IN_4__11)
U429_11= NAND(RLAST_REG_4__11, U421_11)
U430_11= NAND(U278_11, DATA_IN_3__11)
U431_11= NAND(RLAST_REG_3__11, U421_11)
U432_11= NAND(U278_11, DATA_IN_2__11)
U433_11= NAND(RLAST_REG_2__11, U421_11)
U434_11= NAND(U278_11, DATA_IN_1__11)
U435_11= NAND(RLAST_REG_1__11, U421_11)
U436_11= NAND(U278_11, DATA_IN_0__11)
U437_11= NAND(RLAST_REG_0__11, U421_11)
U438_11= NAND(U376_11, DATA_IN_7__11)
U439_11= NAND(REG1_REG_7__11, U378_11)
U440_11= NAND(U376_11, DATA_IN_6__11)
U441_11= NAND(REG1_REG_6__11, U378_11)
U442_11= NAND(U376_11, DATA_IN_5__11)
U443_11= NAND(REG1_REG_5__11, U378_11)
U444_11= NAND(U376_11, DATA_IN_4__11)
U445_11= NAND(REG1_REG_4__11, U378_11)
U446_11= NAND(U376_11, DATA_IN_3__11)
U447_11= NAND(REG1_REG_3__11, U378_11)
U448_11= NAND(U376_11, DATA_IN_2__11)
U449_11= NAND(REG1_REG_2__11, U378_11)
U450_11= NAND(U376_11, DATA_IN_1__11)
U451_11= NAND(REG1_REG_1__11, U378_11)
U452_11= NAND(U376_11, DATA_IN_0__11)
U453_11= NAND(REG1_REG_0__11, U378_11)
U454_11= NAND(REG1_REG_7__11, U376_11)
U455_11= NAND(REG2_REG_7__11, U378_11)
U456_11= NAND(REG1_REG_6__11, U376_11)
U457_11= NAND(REG2_REG_6__11, U378_11)
U458_11= NAND(REG1_REG_5__11, U376_11)
U459_11= NAND(REG2_REG_5__11, U378_11)
U460_11= NAND(REG1_REG_4__11, U376_11)
U461_11= NAND(REG2_REG_4__11, U378_11)
U462_11= NAND(REG1_REG_3__11, U376_11)
U463_11= NAND(REG2_REG_3__11, U378_11)
U464_11= NAND(REG1_REG_2__11, U376_11)
U465_11= NAND(REG2_REG_2__11, U378_11)
U466_11= NAND(REG1_REG_1__11, U376_11)
U467_11= NAND(REG2_REG_1__11, U378_11)
U468_11= NAND(REG1_REG_0__11, U376_11)
U469_11= NAND(REG2_REG_0__11, U378_11)
U470_11= NAND(REG2_REG_7__11, U376_11)
U471_11= NAND(REG3_REG_7__11, U378_11)
U472_11= NAND(REG2_REG_6__11, U376_11)
U473_11= NAND(REG3_REG_6__11, U378_11)
U474_11= NAND(REG2_REG_5__11, U376_11)
U475_11= NAND(REG3_REG_5__11, U378_11)
U476_11= NAND(REG2_REG_4__11, U376_11)
U477_11= NAND(REG3_REG_4__11, U378_11)
U478_11= NAND(REG2_REG_3__11, U376_11)
U479_11= NAND(REG3_REG_3__11, U378_11)
U480_11= NAND(REG2_REG_2__11, U376_11)
U481_11= NAND(REG3_REG_2__11, U378_11)
U482_11= NAND(REG2_REG_1__11, U376_11)
U483_11= NAND(REG3_REG_1__11, U378_11)
U484_11= NAND(REG2_REG_0__11, U376_11)
U485_11= NAND(REG3_REG_0__11, U378_11)
U486_11= NAND(REG3_REG_7__11, U376_11)
U487_11= NAND(REG4_REG_7__11, U378_11)
U488_11= NAND(REG3_REG_6__11, U376_11)
U489_11= NAND(REG4_REG_6__11, U378_11)
U490_11= NAND(REG3_REG_5__11, U376_11)
U491_11= NAND(REG4_REG_5__11, U378_11)
U492_11= NAND(REG3_REG_4__11, U376_11)
U493_11= NAND(REG4_REG_4__11, U378_11)
U494_11= NAND(REG3_REG_3__11, U376_11)
U495_11= NAND(REG4_REG_3__11, U378_11)
U496_11= NAND(REG3_REG_2__11, U376_11)
U497_11= NAND(REG4_REG_2__11, U378_11)
U498_11= NAND(REG3_REG_1__11, U376_11)
U499_11= NAND(REG4_REG_1__11, U378_11)
U500_11= NAND(REG3_REG_0__11, U376_11)
U501_11= NAND(REG4_REG_0__11, U378_11)
U502_11= NAND(U277_11, RLAST_REG_7__11)
U503_11= NAND(U275_11, REG4_REG_7__11)
U504_11= NAND(SUB_70_166_U22_11, U274_11)
U505_11= NAND(SUB_82_165_U22_11, U273_11)
U506_11= NAND(DATA_OUT_REG_7__11, U378_11)
U507_11= NAND(U277_11, RLAST_REG_6__11)
U508_11= NAND(U275_11, REG4_REG_6__11)
U509_11= NAND(SUB_70_166_U9_11, U274_11)
U510_11= NAND(SUB_82_165_U9_11, U273_11)
U511_11= NAND(DATA_OUT_REG_6__11, U378_11)
U512_11= NAND(U277_11, RLAST_REG_5__11)
U513_11= NAND(R179_U4_11, U276_11)
U514_11= NAND(U275_11, REG4_REG_5__11)
U515_11= NAND(SUB_70_166_U8_11, U274_11)
U516_11= NAND(SUB_82_165_U8_11, U273_11)
U517_11= NAND(DATA_OUT_REG_5__11, U378_11)
U518_11= NAND(U277_11, RLAST_REG_4__11)
U519_11= NAND(R179_U21_11, U276_11)
U520_11= NAND(U275_11, REG4_REG_4__11)
U521_11= NAND(SUB_70_166_U7_11, U274_11)
U522_11= NAND(SUB_82_165_U7_11, U273_11)
U523_11= NAND(DATA_OUT_REG_4__11, U378_11)
U524_11= NAND(U277_11, RLAST_REG_3__11)
U525_11= NAND(R179_U22_11, U276_11)
U526_11= NAND(U275_11, REG4_REG_3__11)
U527_11= NAND(SUB_70_166_U18_11, U274_11)
U528_11= NAND(SUB_82_165_U18_11, U273_11)
U529_11= NAND(DATA_OUT_REG_3__11, U378_11)
U530_11= NAND(U277_11, RLAST_REG_2__11)
U531_11= NAND(R179_U23_11, U276_11)
U532_11= NAND(U275_11, REG4_REG_2__11)
U533_11= NAND(SUB_70_166_U6_11, U274_11)
U534_11= NAND(SUB_82_165_U6_11, U273_11)
U535_11= NAND(DATA_OUT_REG_2__11, U378_11)
U536_11= NAND(U277_11, RLAST_REG_1__11)
U537_11= NAND(R179_U24_11, U276_11)
U538_11= NAND(U275_11, REG4_REG_1__11)
U539_11= NAND(SUB_70_166_U16_11, U274_11)
U540_11= NAND(SUB_82_165_U16_11, U273_11)
U541_11= NAND(DATA_OUT_REG_1__11, U378_11)
U542_11= NAND(U277_11, RLAST_REG_0__11)
U543_11= NAND(R179_U5_11, U276_11)
U544_11= NAND(U275_11, REG4_REG_0__11)
U545_11= NAND(SUB_70_U15_11, U274_11)
U546_11= NAND(SUB_82_U15_11, U273_11)
U547_11= NAND(DATA_OUT_REG_0__11, U378_11)
U548_11= NAND(ENABLE_11, U349_11, GTE_79_U6_11)
U549_11= NAND(RESTART_11, U373_11)
U550_11= NAND(U548_11, U351_11)
U551_11= NAND(DATA_IN_6__11, U351_11)
U552_11= NAND(RESTART_11, RMAX_REG_6__11)
U553_11= NAND(DATA_IN_5__11, U351_11)
U554_11= NAND(RESTART_11, RMAX_REG_5__11)
U555_11= NAND(DATA_IN_4__11, U351_11)
U556_11= NAND(RESTART_11, RMAX_REG_4__11)
U557_11= NAND(DATA_IN_3__11, U351_11)
U558_11= NAND(RESTART_11, RMAX_REG_3__11)
U559_11= NAND(DATA_IN_2__11, U351_11)
U560_11= NAND(RESTART_11, RMAX_REG_2__11)
U561_11= NAND(DATA_IN_1__11, U351_11)
U562_11= NAND(RESTART_11, RMAX_REG_1__11)
U563_11= NAND(DATA_IN_0__11, U351_11)
U564_11= NAND(RESTART_11, RMAX_REG_0__11)
U565_11= NAND(REG4_REG_6__11, U351_11)
U566_11= NAND(RESTART_11, RMIN_REG_6__11)
U567_11= NAND(REG4_REG_5__11, U351_11)
U568_11= NAND(RESTART_11, RMIN_REG_5__11)
U569_11= NAND(REG4_REG_4__11, U351_11)
U570_11= NAND(RESTART_11, RMIN_REG_4__11)
U571_11= NAND(REG4_REG_3__11, U351_11)
U572_11= NAND(RESTART_11, RMIN_REG_3__11)
U573_11= NAND(REG4_REG_2__11, U351_11)
U574_11= NAND(RESTART_11, RMIN_REG_2__11)
U575_11= NAND(REG4_REG_1__11, U351_11)
U576_11= NAND(RESTART_11, RMIN_REG_1__11)
U577_11= NAND(REG4_REG_0__11, U351_11)
U578_11= NAND(RESTART_11, RMIN_REG_0__11)
SUB_70_U33_11= NAND(SUB_70_U22_11, SUB_70_U18_11)
SUB_70_U32_11= NAND(R179_U23_11, SUB_70_U10_11)
SUB_70_U31_11= NAND(SUB_70_U24_11, SUB_70_U16_11)
SUB_70_U30_11= NAND(R179_U4_11, SUB_70_U12_11)
SUB_70_U29_11= NAND(R179_U24_11, SUB_70_U28_11)
SUB_70_U28_11= OR(R179_U5_11, R179_U20_11)
SUB_70_U27_11= NAND(R179_U22_11, SUB_70_U26_11)
SUB_70_U26_11= NAND(SUB_70_U22_11, SUB_70_U18_11)
SUB_70_U25_11= NAND(R179_U21_11, SUB_70_U11_11)
SUB_70_U24_11= NOT(SUB_70_U12_11)
SUB_70_U23_11= NOT(SUB_70_U11_11)
GTE_67_U6_11= NOT(ADD_65_U5_11)
SUB_82_U6_11= AND(SUB_82_U29_11, SUB_82_U10_11)
SUB_82_U7_11= AND(SUB_82_U27_11, SUB_82_U11_11)
SUB_82_U8_11= AND(SUB_82_U25_11, SUB_82_U12_11)
SUB_82_U9_11= NAND(SUB_82_U24_11, SUB_82_U16_11)
SUB_82_U10_11= OR(R179_U5_11, R179_U20_11, R179_U24_11)
SUB_82_U11_11= NAND(SUB_82_U22_11, SUB_82_U18_11, SUB_82_U14_11)
SUB_82_U12_11= NAND(SUB_82_U23_11, SUB_82_U13_11)
SUB_82_U13_11= NOT(R179_U21_11)
SUB_82_U14_11= NOT(R179_U22_11)
SUB_82_U15_11= NAND(SUB_82_U35_11, SUB_82_U34_11)
SUB_82_U16_11= NOT(R179_U4_11)
SUB_82_U17_11= AND(SUB_82_U31_11, SUB_82_U30_11)
SUB_82_U18_11= NOT(R179_U23_11)
SUB_82_U19_11= AND(SUB_82_U33_11, SUB_82_U32_11)
SUB_82_U20_11= NOT(R179_U5_11)
SUB_82_U21_11= NOT(R179_U20_11)
SUB_82_U22_11= NOT(SUB_82_U10_11)
SUB_82_U23_11= NOT(SUB_82_U11_11)
SUB_82_U24_11= NOT(SUB_82_U12_11)
SUB_82_U25_11= NAND(R179_U21_11, SUB_82_U11_11)
SUB_82_U26_11= NAND(SUB_82_U22_11, SUB_82_U18_11)
SUB_82_U27_11= NAND(R179_U22_11, SUB_82_U26_11)
SUB_82_U28_11= OR(R179_U5_11, R179_U20_11)
SUB_82_U29_11= NAND(R179_U24_11, SUB_82_U28_11)
SUB_82_U30_11= NAND(R179_U4_11, SUB_82_U12_11)
SUB_82_U31_11= NAND(SUB_82_U24_11, SUB_82_U16_11)
SUB_82_U32_11= NAND(R179_U23_11, SUB_82_U10_11)
SUB_82_U33_11= NAND(SUB_82_U22_11, SUB_82_U18_11)
SUB_82_U34_11= NAND(R179_U5_11, SUB_82_U21_11)
SUB_82_U35_11= NAND(R179_U20_11, SUB_82_U20_11)
ADD_65_U4_11= AND(RMAX_REG_6__11, ADD_65_U7_11)
ADD_65_U5_11= NAND(ADD_65_U31_11, ADD_65_U30_11)
ADD_65_U6_11= NOT(RMAX_REG_6__11)
ADD_65_U7_11= NAND(ADD_65_U24_11, ADD_65_U23_11)
ADD_65_U8_11= OR(RMIN_REG_5__11, RMAX_REG_5__11)
ADD_65_U9_11= NAND(RMAX_REG_1__11, RMIN_REG_1__11)
ADD_65_U10_11= NAND(RMAX_REG_0__11, RMIN_REG_0__11)
ADD_65_U11_11= NAND(ADD_65_U10_11, ADD_65_U9_11)
ADD_65_U12_11= OR(RMAX_REG_1__11, RMIN_REG_1__11)
ADD_65_U13_11= OR(RMAX_REG_2__11, RMIN_REG_2__11)
ADD_65_U14_11= NAND(ADD_65_U12_11, ADD_65_U13_11, ADD_65_U11_11)
ADD_65_U15_11= NAND(RMAX_REG_3__11, RMIN_REG_3__11)
ADD_65_U16_11= NAND(RMAX_REG_2__11, RMIN_REG_2__11)
ADD_65_U17_11= NAND(ADD_65_U15_11, ADD_65_U16_11, ADD_65_U14_11)
ADD_65_U18_11= OR(RMAX_REG_3__11, RMIN_REG_3__11)
ADD_65_U19_11= OR(RMAX_REG_4__11, RMIN_REG_4__11)
ADD_65_U20_11= NAND(ADD_65_U18_11, ADD_65_U19_11, ADD_65_U17_11)
ADD_65_U21_11= NAND(RMAX_REG_4__11, RMIN_REG_4__11)
ADD_65_U22_11= NAND(ADD_65_U20_11, ADD_65_U21_11)
ADD_65_U23_11= NAND(ADD_65_U22_11, ADD_65_U8_11)
ADD_65_U24_11= NAND(RMAX_REG_5__11, RMIN_REG_5__11)
ADD_65_U25_11= NOT(ADD_65_U7_11)
ADD_65_U26_11= OR(RMIN_REG_6__11, ADD_65_U4_11)
ADD_65_U27_11= NAND(ADD_65_U25_11, ADD_65_U6_11)
ADD_65_U28_11= NAND(ADD_65_U27_11, ADD_65_U26_11)
ADD_65_U29_11= OR(RMIN_REG_7__11, RMAX_REG_7__11)
ADD_65_U30_11= NAND(RMIN_REG_7__11, RMAX_REG_7__11)
ADD_65_U31_11= NAND(ADD_65_U29_11, ADD_65_U28_11)
ADD_77_U4_11= AND(DATA_IN_6__11, ADD_77_U7_11)
ADD_77_U5_11= NAND(ADD_77_U31_11, ADD_77_U30_11)
ADD_77_U6_11= NOT(DATA_IN_6__11)
ADD_77_U7_11= NAND(ADD_77_U24_11, ADD_77_U23_11)
ADD_77_U8_11= OR(REG4_REG_5__11, DATA_IN_5__11)
ADD_77_U9_11= NAND(DATA_IN_1__11, REG4_REG_1__11)
ADD_77_U10_11= NAND(DATA_IN_0__11, REG4_REG_0__11)
ADD_77_U11_11= NAND(ADD_77_U10_11, ADD_77_U9_11)
ADD_77_U12_11= OR(DATA_IN_1__11, REG4_REG_1__11)
ADD_77_U13_11= OR(DATA_IN_2__11, REG4_REG_2__11)
ADD_77_U14_11= NAND(ADD_77_U12_11, ADD_77_U13_11, ADD_77_U11_11)
ADD_77_U15_11= NAND(DATA_IN_3__11, REG4_REG_3__11)
ADD_77_U16_11= NAND(DATA_IN_2__11, REG4_REG_2__11)
ADD_77_U17_11= NAND(ADD_77_U15_11, ADD_77_U16_11, ADD_77_U14_11)
ADD_77_U18_11= OR(DATA_IN_3__11, REG4_REG_3__11)
ADD_77_U19_11= OR(DATA_IN_4__11, REG4_REG_4__11)
ADD_77_U20_11= NAND(ADD_77_U18_11, ADD_77_U19_11, ADD_77_U17_11)
ADD_77_U21_11= NAND(DATA_IN_4__11, REG4_REG_4__11)
ADD_77_U22_11= NAND(ADD_77_U20_11, ADD_77_U21_11)
ADD_77_U23_11= NAND(ADD_77_U22_11, ADD_77_U8_11)
ADD_77_U24_11= NAND(DATA_IN_5__11, REG4_REG_5__11)
ADD_77_U25_11= NOT(ADD_77_U7_11)
ADD_77_U26_11= OR(REG4_REG_6__11, ADD_77_U4_11)
ADD_77_U27_11= NAND(ADD_77_U25_11, ADD_77_U6_11)
ADD_77_U28_11= NAND(ADD_77_U27_11, ADD_77_U26_11)
ADD_77_U29_11= OR(REG4_REG_7__11, DATA_IN_7__11)
ADD_77_U30_11= NAND(REG4_REG_7__11, DATA_IN_7__11)
ADD_77_U31_11= NAND(ADD_77_U29_11, ADD_77_U28_11)
SUB_70_166_U6_11= AND(SUB_70_166_U31_11, SUB_70_166_U10_11)
SUB_70_166_U7_11= AND(SUB_70_166_U29_11, SUB_70_166_U11_11)
SUB_70_166_U8_11= AND(SUB_70_166_U27_11, SUB_70_166_U12_11)
SUB_70_166_U9_11= NAND(SUB_70_166_U21_11, SUB_70_166_U26_11)
SUB_70_166_U10_11= OR(SUB_70_U6_11, SUB_70_U15_11, SUB_70_U19_11)
SUB_70_166_U11_11= NAND(SUB_70_166_U23_11, SUB_70_166_U17_11, SUB_70_166_U15_11)
SUB_70_166_U12_11= NAND(SUB_70_166_U24_11, SUB_70_166_U14_11)
SUB_70_166_U13_11= NOT(SUB_70_U9_11)
SUB_70_166_U14_11= NOT(SUB_70_U17_11)
SUB_70_166_U15_11= NOT(SUB_70_U8_11)
SUB_70_166_U16_11= NAND(SUB_70_166_U35_11, SUB_70_166_U34_11)
SUB_70_166_U17_11= NOT(SUB_70_U7_11)
SUB_70_166_U18_11= AND(SUB_70_166_U33_11, SUB_70_166_U32_11)
SUB_70_166_U19_11= NOT(SUB_70_U6_11)
SUB_70_166_U20_11= NOT(SUB_70_U15_11)
SUB_70_166_U21_11= NAND(SUB_70_166_U12_11, SUB_70_166_U13_11)
SUB_70_166_U22_11= NOT(SUB_70_166_U21_11)
SUB_70_166_U23_11= NOT(SUB_70_166_U10_11)
SUB_70_166_U24_11= NOT(SUB_70_166_U11_11)
SUB_70_166_U25_11= NOT(SUB_70_166_U12_11)
SUB_70_166_U26_11= NAND(SUB_70_U9_11, SUB_70_166_U25_11)
SUB_70_166_U27_11= NAND(SUB_70_U17_11, SUB_70_166_U11_11)
SUB_70_166_U28_11= NAND(SUB_70_166_U23_11, SUB_70_166_U17_11)
SUB_70_166_U29_11= NAND(SUB_70_U8_11, SUB_70_166_U28_11)
SUB_70_166_U30_11= OR(SUB_70_U6_11, SUB_70_U15_11)
SUB_70_166_U31_11= NAND(SUB_70_U19_11, SUB_70_166_U30_11)
SUB_70_166_U32_11= NAND(SUB_70_U7_11, SUB_70_166_U10_11)
SUB_70_166_U33_11= NAND(SUB_70_166_U23_11, SUB_70_166_U17_11)
SUB_70_166_U34_11= NAND(SUB_70_U6_11, SUB_70_166_U20_11)
SUB_70_166_U35_11= NAND(SUB_70_U15_11, SUB_70_166_U19_11)
LT_90_U6_11= NAND(LT_90_U41_11, LT_90_U42_11)
LT_90_U7_11= NOT(DATA_IN_7__11)
LT_90_U8_11= NOT(DATA_IN_1__11)
LT_90_U9_11= NOT(RMIN_REG_1__11)
LT_90_U10_11= NOT(RMIN_REG_2__11)
LT_90_U11_11= NOT(DATA_IN_2__11)
LT_90_U12_11= NOT(DATA_IN_3__11)
LT_90_U13_11= NOT(RMIN_REG_3__11)
LT_90_U14_11= NOT(RMIN_REG_4__11)
LT_90_U15_11= NOT(DATA_IN_4__11)
LT_90_U16_11= NOT(DATA_IN_5__11)
LT_90_U17_11= NOT(RMIN_REG_5__11)
LT_90_U18_11= NOT(RMIN_REG_6__11)
LT_90_U19_11= NOT(DATA_IN_6__11)
LT_90_U20_11= NOT(RMIN_REG_7__11)
LT_90_U21_11= NOT(DATA_IN_0__11)
LT_90_U22_11= NAND(DATA_IN_1__11, LT_90_U9_11)
LT_90_U23_11= NAND(RMIN_REG_0__11, LT_90_U21_11, LT_90_U22_11)
LT_90_U24_11= NAND(RMIN_REG_1__11, LT_90_U8_11)
LT_90_U25_11= NAND(RMIN_REG_2__11, LT_90_U11_11)
LT_90_U26_11= NAND(LT_90_U24_11, LT_90_U25_11, LT_90_U23_11)
LT_90_U27_11= NAND(DATA_IN_2__11, LT_90_U10_11)
LT_90_U28_11= NAND(DATA_IN_3__11, LT_90_U13_11)
LT_90_U29_11= NAND(LT_90_U27_11, LT_90_U28_11, LT_90_U26_11)
LT_90_U30_11= NAND(RMIN_REG_3__11, LT_90_U12_11)
LT_90_U31_11= NAND(RMIN_REG_4__11, LT_90_U15_11)
LT_90_U32_11= NAND(LT_90_U30_11, LT_90_U31_11, LT_90_U29_11)
LT_90_U33_11= NAND(DATA_IN_4__11, LT_90_U14_11)
LT_90_U34_11= NAND(DATA_IN_5__11, LT_90_U17_11)
LT_90_U35_11= NAND(LT_90_U33_11, LT_90_U34_11, LT_90_U32_11)
LT_90_U36_11= NAND(RMIN_REG_5__11, LT_90_U16_11)
LT_90_U37_11= NAND(RMIN_REG_6__11, LT_90_U19_11)
LT_90_U38_11= NAND(LT_90_U36_11, LT_90_U37_11, LT_90_U35_11)
LT_90_U39_11= NAND(DATA_IN_6__11, LT_90_U18_11)
LT_90_U40_11= NAND(RMIN_REG_7__11, LT_90_U7_11)
LT_90_U41_11= NAND(LT_90_U39_11, LT_90_U40_11, LT_90_U38_11)
LT_90_U42_11= NAND(DATA_IN_7__11, LT_90_U20_11)
GT_88_U6_11= NAND(GT_88_U41_11, GT_88_U42_11)
GT_88_U7_11= NOT(RMAX_REG_7__11)
GT_88_U8_11= NOT(RMAX_REG_1__11)
GT_88_U9_11= NOT(DATA_IN_1__11)
GT_88_U10_11= NOT(DATA_IN_2__11)
GT_88_U11_11= NOT(RMAX_REG_2__11)
GT_88_U12_11= NOT(RMAX_REG_3__11)
GT_88_U13_11= NOT(DATA_IN_3__11)
GT_88_U14_11= NOT(DATA_IN_4__11)
GT_88_U15_11= NOT(RMAX_REG_4__11)
GT_88_U16_11= NOT(RMAX_REG_5__11)
GT_88_U17_11= NOT(DATA_IN_5__11)
GT_88_U18_11= NOT(DATA_IN_6__11)
GT_88_U19_11= NOT(RMAX_REG_6__11)
GT_88_U20_11= NOT(DATA_IN_7__11)
GT_88_U21_11= NOT(RMAX_REG_0__11)
GT_88_U22_11= NAND(RMAX_REG_1__11, GT_88_U9_11)
GT_88_U23_11= NAND(DATA_IN_0__11, GT_88_U21_11, GT_88_U22_11)
GT_88_U24_11= NAND(DATA_IN_1__11, GT_88_U8_11)
GT_88_U25_11= NAND(DATA_IN_2__11, GT_88_U11_11)
GT_88_U26_11= NAND(GT_88_U24_11, GT_88_U25_11, GT_88_U23_11)
GT_88_U27_11= NAND(RMAX_REG_2__11, GT_88_U10_11)
GT_88_U28_11= NAND(RMAX_REG_3__11, GT_88_U13_11)
GT_88_U29_11= NAND(GT_88_U27_11, GT_88_U28_11, GT_88_U26_11)
GT_88_U30_11= NAND(DATA_IN_3__11, GT_88_U12_11)
GT_88_U31_11= NAND(DATA_IN_4__11, GT_88_U15_11)
GT_88_U32_11= NAND(GT_88_U30_11, GT_88_U31_11, GT_88_U29_11)
GT_88_U33_11= NAND(RMAX_REG_4__11, GT_88_U14_11)
GT_88_U34_11= NAND(RMAX_REG_5__11, GT_88_U17_11)
GT_88_U35_11= NAND(GT_88_U33_11, GT_88_U34_11, GT_88_U32_11)
GT_88_U36_11= NAND(DATA_IN_5__11, GT_88_U16_11)
GT_88_U37_11= NAND(DATA_IN_6__11, GT_88_U19_11)
GT_88_U38_11= NAND(GT_88_U36_11, GT_88_U37_11, GT_88_U35_11)
GT_88_U39_11= NAND(RMAX_REG_6__11, GT_88_U18_11)
GT_88_U40_11= NAND(DATA_IN_7__11, GT_88_U7_11)
GT_88_U41_11= NAND(GT_88_U39_11, GT_88_U40_11, GT_88_U38_11)
GT_88_U42_11= NAND(RMAX_REG_7__11, GT_88_U20_11)
SUB_82_165_U6_11= AND(SUB_82_165_U31_11, SUB_82_165_U10_11)
SUB_82_165_U7_11= AND(SUB_82_165_U29_11, SUB_82_165_U11_11)
SUB_82_165_U8_11= AND(SUB_82_165_U27_11, SUB_82_165_U12_11)
SUB_82_165_U9_11= NAND(SUB_82_165_U21_11, SUB_82_165_U26_11)
SUB_82_165_U10_11= OR(SUB_82_U6_11, SUB_82_U15_11, SUB_82_U19_11)
SUB_82_165_U11_11= NAND(SUB_82_165_U23_11, SUB_82_165_U17_11, SUB_82_165_U15_11)
SUB_82_165_U12_11= NAND(SUB_82_165_U24_11, SUB_82_165_U14_11)
SUB_82_165_U13_11= NOT(SUB_82_U9_11)
SUB_82_165_U14_11= NOT(SUB_82_U17_11)
SUB_82_165_U15_11= NOT(SUB_82_U8_11)
SUB_82_165_U16_11= NAND(SUB_82_165_U35_11, SUB_82_165_U34_11)
SUB_82_165_U17_11= NOT(SUB_82_U7_11)
SUB_82_165_U18_11= AND(SUB_82_165_U33_11, SUB_82_165_U32_11)
SUB_82_165_U19_11= NOT(SUB_82_U6_11)
SUB_82_165_U20_11= NOT(SUB_82_U15_11)
SUB_82_165_U21_11= NAND(SUB_82_165_U12_11, SUB_82_165_U13_11)
SUB_82_165_U22_11= NOT(SUB_82_165_U21_11)
SUB_82_165_U23_11= NOT(SUB_82_165_U10_11)
SUB_82_165_U24_11= NOT(SUB_82_165_U11_11)
SUB_82_165_U25_11= NOT(SUB_82_165_U12_11)
SUB_82_165_U26_11= NAND(SUB_82_U9_11, SUB_82_165_U25_11)
SUB_82_165_U27_11= NAND(SUB_82_U17_11, SUB_82_165_U11_11)
SUB_82_165_U28_11= NAND(SUB_82_165_U23_11, SUB_82_165_U17_11)
SUB_82_165_U29_11= NAND(SUB_82_U8_11, SUB_82_165_U28_11)
SUB_82_165_U30_11= OR(SUB_82_U6_11, SUB_82_U15_11)
SUB_82_165_U31_11= NAND(SUB_82_U19_11, SUB_82_165_U30_11)
SUB_82_165_U32_11= NAND(SUB_82_U7_11, SUB_82_165_U10_11)
SUB_82_165_U33_11= NAND(SUB_82_165_U23_11, SUB_82_165_U17_11)
SUB_82_165_U34_11= NAND(SUB_82_U6_11, SUB_82_165_U20_11)
SUB_82_165_U35_11= NAND(SUB_82_U15_11, SUB_82_165_U19_11)
GTE_79_U6_11= NOT(ADD_77_U5_11)
R179_U4_11= AND(R179_U55_11, R179_U51_11)
R179_U5_11= NAND(R179_U94_11, R179_U93_11, R179_U56_11)
R179_U6_11= NOT(U359_11)
R179_U7_11= NOT(U366_11)
R179_U8_11= NOT(U365_11)
R179_U9_11= NAND(U366_11, U359_11)
R179_U10_11= NOT(U358_11)
R179_U11_11= NOT(U357_11)
R179_U12_11= NOT(U364_11)
R179_U13_11= NOT(U356_11)
R179_U14_11= NOT(U363_11)
R179_U15_11= NOT(U355_11)
R179_U16_11= NOT(U362_11)
R179_U17_11= NOT(U354_11)
R179_U18_11= NOT(U361_11)
R179_U19_11= NAND(R179_U46_11, R179_U45_11)
R179_U20_11= NAND(R179_U96_11, R179_U95_11)
R179_U21_11= NAND(R179_U68_11, R179_U67_11)
R179_U22_11= NAND(R179_U75_11, R179_U74_11)
R179_U23_11= NAND(R179_U82_11, R179_U81_11)
R179_U24_11= NAND(R179_U89_11, R179_U88_11)
R179_U25_11= NOT(U360_11)
R179_U26_11= NOT(U353_11)
R179_U27_11= NAND(R179_U42_11, R179_U41_11)
R179_U28_11= NAND(R179_U38_11, R179_U37_11)
R179_U29_11= NAND(R179_U30_11, R179_U34_11)
R179_U30_11= NAND(U358_11, R179_U32_11)
R179_U31_11= NOT(R179_U30_11)
R179_U32_11= NOT(R179_U9_11)
R179_U33_11= NAND(R179_U10_11, R179_U9_11)
R179_U34_11= NAND(U365_11, R179_U33_11)
R179_U35_11= NOT(R179_U29_11)
R179_U36_11= OR(U357_11, U364_11)
R179_U37_11= NAND(R179_U36_11, R179_U29_11)
R179_U38_11= NAND(U364_11, U357_11)
R179_U39_11= NOT(R179_U28_11)
R179_U40_11= OR(U356_11, U363_11)
R179_U41_11= NAND(R179_U40_11, R179_U28_11)
R179_U42_11= NAND(U363_11, U356_11)
R179_U43_11= NOT(R179_U27_11)
R179_U44_11= OR(U355_11, U362_11)
R179_U45_11= NAND(R179_U44_11, R179_U27_11)
R179_U46_11= NAND(U362_11, U355_11)
R179_U47_11= NOT(R179_U19_11)
R179_U48_11= OR(U354_11, U361_11)
R179_U49_11= NAND(R179_U48_11, R179_U19_11)
R179_U50_11= NAND(U361_11, U354_11)
R179_U51_11= NAND(R179_U58_11, R179_U57_11, R179_U50_11, R179_U49_11)
R179_U52_11= NAND(U361_11, U354_11)
R179_U53_11= NAND(R179_U47_11, R179_U52_11)
R179_U54_11= OR(U361_11, U354_11)
R179_U55_11= NAND(R179_U54_11, R179_U61_11, R179_U53_11)
R179_U56_11= NAND(R179_U92_11, R179_U10_11)
R179_U57_11= NAND(U360_11, R179_U26_11)
R179_U58_11= NAND(U353_11, R179_U25_11)
R179_U59_11= NAND(U360_11, R179_U26_11)
R179_U60_11= NAND(U353_11, R179_U25_11)
R179_U61_11= NAND(R179_U60_11, R179_U59_11)
R179_U62_11= NAND(U361_11, R179_U17_11)
R179_U63_11= NAND(U354_11, R179_U18_11)
R179_U64_11= NAND(U361_11, R179_U17_11)
R179_U65_11= NAND(U354_11, R179_U18_11)
R179_U66_11= NAND(R179_U65_11, R179_U64_11)
R179_U67_11= NAND(R179_U63_11, R179_U62_11, R179_U19_11)
R179_U68_11= NAND(R179_U66_11, R179_U47_11)
R179_U69_11= NAND(U362_11, R179_U15_11)
R179_U70_11= NAND(U355_11, R179_U16_11)
R179_U71_11= NAND(U362_11, R179_U15_11)
R179_U72_11= NAND(U355_11, R179_U16_11)
R179_U73_11= NAND(R179_U72_11, R179_U71_11)
R179_U74_11= NAND(R179_U70_11, R179_U69_11, R179_U27_11)
R179_U75_11= NAND(R179_U43_11, R179_U73_11)
R179_U76_11= NAND(U363_11, R179_U13_11)
R179_U77_11= NAND(U356_11, R179_U14_11)
R179_U78_11= NAND(U363_11, R179_U13_11)
R179_U79_11= NAND(U356_11, R179_U14_11)
R179_U80_11= NAND(R179_U79_11, R179_U78_11)
R179_U81_11= NAND(R179_U77_11, R179_U76_11, R179_U28_11)
R179_U82_11= NAND(R179_U39_11, R179_U80_11)
R179_U83_11= NAND(U364_11, R179_U11_11)
R179_U84_11= NAND(U357_11, R179_U12_11)
R179_U85_11= NAND(U364_11, R179_U11_11)
R179_U86_11= NAND(U357_11, R179_U12_11)
R179_U87_11= NAND(R179_U86_11, R179_U85_11)
R179_U88_11= NAND(R179_U84_11, R179_U83_11, R179_U29_11)
R179_U89_11= NAND(R179_U35_11, R179_U87_11)
R179_U90_11= NAND(U365_11, R179_U9_11)
R179_U91_11= NAND(R179_U32_11, R179_U8_11)
R179_U92_11= NAND(R179_U91_11, R179_U90_11)
R179_U93_11= NAND(U358_11, R179_U9_11, R179_U8_11)
R179_U94_11= NAND(R179_U31_11, U365_11)
R179_U95_11= NAND(U366_11, R179_U6_11)
R179_U96_11= NAND(U359_11, R179_U7_11)
SUB_70_U6_11= AND(SUB_70_U29_11, SUB_70_U10_11)
SUB_70_U7_11= AND(SUB_70_U27_11, SUB_70_U11_11)
SUB_70_U8_11= AND(SUB_70_U25_11, SUB_70_U12_11)
SUB_70_U9_11= NAND(SUB_70_U24_11, SUB_70_U16_11)
SUB_70_U10_11= OR(R179_U5_11, R179_U20_11, R179_U24_11)
SUB_70_U11_11= NAND(SUB_70_U22_11, SUB_70_U18_11, SUB_70_U14_11)
SUB_70_U12_11= NAND(SUB_70_U23_11, SUB_70_U13_11)
SUB_70_U13_11= NOT(R179_U21_11)
SUB_70_U14_11= NOT(R179_U22_11)
SUB_70_U15_11= NAND(SUB_70_U35_11, SUB_70_U34_11)
SUB_70_U16_11= NOT(R179_U4_11)
SUB_70_U17_11= AND(SUB_70_U31_11, SUB_70_U30_11)
SUB_70_U18_11= NOT(R179_U23_11)
SUB_70_U19_11= AND(SUB_70_U33_11, SUB_70_U32_11)
SUB_70_U20_11= NOT(R179_U5_11)
SUB_70_U21_11= NOT(R179_U20_11)
SUB_70_U22_11= NOT(SUB_70_U10_11)

RMAX_REG_7__13 = BUF(U344_12)
RMAX_REG_6__13 = BUF(U343_12)
RMAX_REG_5__13 = BUF(U342_12)
RMAX_REG_4__13 = BUF(U341_12)
RMAX_REG_3__13 = BUF(U340_12)
RMAX_REG_2__13 = BUF(U339_12)
RMAX_REG_1__13 = BUF(U338_12)
RMAX_REG_0__13 = BUF(U337_12)
RMIN_REG_7__13 = BUF(U336_12)
RMIN_REG_6__13 = BUF(U335_12)
RMIN_REG_5__13 = BUF(U334_12)
RMIN_REG_4__13 = BUF(U333_12)
RMIN_REG_3__13 = BUF(U332_12)
RMIN_REG_2__13 = BUF(U331_12)
RMIN_REG_1__13 = BUF(U330_12)
RMIN_REG_0__13 = BUF(U329_12)
RLAST_REG_7__13 = BUF(U328_12)
RLAST_REG_6__13 = BUF(U327_12)
RLAST_REG_5__13 = BUF(U326_12)
RLAST_REG_4__13 = BUF(U325_12)
RLAST_REG_3__13 = BUF(U324_12)
RLAST_REG_2__13 = BUF(U323_12)
RLAST_REG_1__13 = BUF(U322_12)
RLAST_REG_0__13 = BUF(U321_12)
REG1_REG_7__13 = BUF(U320_12)
REG1_REG_6__13 = BUF(U319_12)
REG1_REG_5__13 = BUF(U318_12)
REG1_REG_4__13 = BUF(U317_12)
REG1_REG_3__13 = BUF(U316_12)
REG1_REG_2__13 = BUF(U315_12)
REG1_REG_1__13 = BUF(U314_12)
REG1_REG_0__13 = BUF(U313_12)
REG2_REG_7__13 = BUF(U312_12)
REG2_REG_6__13 = BUF(U311_12)
REG2_REG_5__13 = BUF(U310_12)
REG2_REG_4__13 = BUF(U309_12)
REG2_REG_3__13 = BUF(U308_12)
REG2_REG_2__13 = BUF(U307_12)
REG2_REG_1__13 = BUF(U306_12)
REG2_REG_0__13 = BUF(U305_12)
REG3_REG_7__13 = BUF(U304_12)
REG3_REG_6__13 = BUF(U303_12)
REG3_REG_5__13 = BUF(U302_12)
REG3_REG_4__13 = BUF(U301_12)
REG3_REG_3__13 = BUF(U300_12)
REG3_REG_2__13 = BUF(U299_12)
REG3_REG_1__13 = BUF(U298_12)
REG3_REG_0__13 = BUF(U297_12)
REG4_REG_7__13 = BUF(U296_12)
REG4_REG_6__13 = BUF(U295_12)
REG4_REG_5__13 = BUF(U294_12)
REG4_REG_4__13 = BUF(U293_12)
REG4_REG_3__13 = BUF(U292_12)
REG4_REG_2__13 = BUF(U291_12)
REG4_REG_1__13 = BUF(U290_12)
REG4_REG_0__13 = BUF(U289_12)
DATA_OUT_REG_7__13 = BUF(U288_12)
DATA_OUT_REG_6__13 = BUF(U287_12)
DATA_OUT_REG_5__13 = BUF(U286_12)
DATA_OUT_REG_4__13 = BUF(U285_12)
DATA_OUT_REG_3__13 = BUF(U284_12)
DATA_OUT_REG_2__13 = BUF(U283_12)
DATA_OUT_REG_1__13 = BUF(U282_12)
DATA_OUT_REG_0__13 = BUF(U281_12)
STATO_REG_1__13 = BUF(U280_12)
STATO_REG_0__13 = BUF(U375_12)





SUB_70_U35_12= NAND(R179_U20_12, SUB_70_U20_12)
SUB_70_U34_12= NAND(R179_U5_12, SUB_70_U21_12)
U272_12= AND(U279_12, U351_12)
U273_12= AND(ENABLE_12, U272_12, U349_12, U352_12)
U274_12= AND(U279_12, RESTART_12, U373_12)
U275_12= AND(AVERAGE_12, ENABLE_12, U272_12)
U276_12= AND(U550_12, U549_12, U279_12)
U277_12= AND(U272_12, U350_12)
U278_12= AND(STATO_REG_1__12, U420_12)
U279_12= AND(STATO_REG_1__12, U280_12)
U280_12= NAND(U348_12, U377_12)
U281_12= NAND(U546_12, U545_12, U547_12, U372_12, U543_12)
U282_12= NAND(U540_12, U539_12, U541_12, U371_12, U537_12)
U283_12= NAND(U534_12, U533_12, U535_12, U370_12, U531_12)
U284_12= NAND(U528_12, U527_12, U529_12, U369_12)
U285_12= NAND(U522_12, U521_12, U368_12)
U286_12= NAND(U516_12, U515_12, U367_12)
U287_12= NAND(U508_12, U507_12, U509_12, U511_12, U510_12)
U288_12= NAND(U503_12, U502_12, U504_12, U506_12, U505_12)
U289_12= NAND(U501_12, U500_12)
U290_12= NAND(U499_12, U498_12)
U291_12= NAND(U497_12, U496_12)
U292_12= NAND(U495_12, U494_12)
U293_12= NAND(U493_12, U492_12)
U294_12= NAND(U491_12, U490_12)
U295_12= NAND(U489_12, U488_12)
U296_12= NAND(U487_12, U486_12)
U297_12= NAND(U485_12, U484_12)
U298_12= NAND(U483_12, U482_12)
U299_12= NAND(U481_12, U480_12)
U300_12= NAND(U479_12, U478_12)
U301_12= NAND(U477_12, U476_12)
U302_12= NAND(U475_12, U474_12)
U303_12= NAND(U473_12, U472_12)
U304_12= NAND(U471_12, U470_12)
U305_12= NAND(U469_12, U468_12)
U306_12= NAND(U467_12, U466_12)
U307_12= NAND(U465_12, U464_12)
U308_12= NAND(U463_12, U462_12)
U309_12= NAND(U461_12, U460_12)
U310_12= NAND(U459_12, U458_12)
U311_12= NAND(U457_12, U456_12)
U312_12= NAND(U455_12, U454_12)
U313_12= NAND(U453_12, U452_12)
U314_12= NAND(U451_12, U450_12)
U315_12= NAND(U449_12, U448_12)
U316_12= NAND(U447_12, U446_12)
U317_12= NAND(U445_12, U444_12)
U318_12= NAND(U443_12, U442_12)
U319_12= NAND(U441_12, U440_12)
U320_12= NAND(U439_12, U438_12)
U321_12= NAND(U437_12, U436_12)
U322_12= NAND(U435_12, U434_12)
U323_12= NAND(U433_12, U432_12)
U324_12= NAND(U431_12, U430_12)
U325_12= NAND(U429_12, U428_12)
U326_12= NAND(U427_12, U426_12)
U327_12= NAND(U425_12, U424_12)
U328_12= NAND(U423_12, U422_12)
U329_12= NAND(U419_12, U418_12)
U330_12= NAND(U417_12, U416_12)
U331_12= NAND(U415_12, U414_12)
U332_12= NAND(U413_12, U412_12)
U333_12= NAND(U411_12, U410_12)
U334_12= NAND(U409_12, U408_12)
U335_12= NAND(U407_12, U406_12)
U336_12= NAND(U405_12, U404_12)
U337_12= NAND(U398_12, U397_12)
U338_12= NAND(U396_12, U395_12)
U339_12= NAND(U394_12, U393_12)
U340_12= NAND(U392_12, U391_12)
U341_12= NAND(U390_12, U389_12)
U342_12= NAND(U388_12, U387_12)
U343_12= NAND(U386_12, U385_12)
U344_12= NAND(U384_12, U383_12)
U345_12= NOT(STATO_REG_0__12)
U346_12= NOT(STATO_REG_1__12)
U347_12= NOT(GT_88_U6_12)
U348_12= NAND(STATO_REG_1__12, U345_12)
U349_12= NOT(AVERAGE_12)
U350_12= NOT(ENABLE_12)
U351_12= NOT(RESTART_12)
U352_12= NOT(GTE_79_U6_12)
U353_12= NAND(U552_12, U551_12)
U354_12= NAND(U554_12, U553_12)
U355_12= NAND(U556_12, U555_12)
U356_12= NAND(U558_12, U557_12)
U357_12= NAND(U560_12, U559_12)
U358_12= NAND(U562_12, U561_12)
U359_12= NAND(U564_12, U563_12)
U360_12= NAND(U566_12, U565_12)
U361_12= NAND(U568_12, U567_12)
U362_12= NAND(U570_12, U569_12)
U363_12= NAND(U572_12, U571_12)
U364_12= NAND(U574_12, U573_12)
U365_12= NAND(U576_12, U575_12)
U366_12= NAND(U578_12, U577_12)
U367_12= AND(U514_12, U512_12, U513_12, U517_12)
U368_12= AND(U520_12, U518_12, U519_12, U523_12)
U369_12= AND(U526_12, U524_12, U525_12)
U370_12= AND(U532_12, U530_12)
U371_12= AND(U538_12, U536_12)
U372_12= AND(U544_12, U542_12)
U373_12= NOT(GTE_67_U6_12)
U374_12= OR(STATO_REG_1__12, STATO_REG_0__12)
U375_12= NOT(U374_12)
U376_12= NOT(U348_12)
U377_12= NAND(STATO_REG_0__12, U346_12)
U378_12= NOT(U280_12)
U379_12= NAND(GT_88_U6_12, STATO_REG_1__12)
U380_12= NAND(U345_12, U379_12)
U381_12= OR(STATO_REG_0__12, GT_88_U6_12)
U382_12= NAND(U374_12, U381_12)
U383_12= NAND(RMAX_REG_7__12, U382_12)
U384_12= NAND(DATA_IN_7__12, U380_12)
U385_12= NAND(RMAX_REG_6__12, U382_12)
U386_12= NAND(DATA_IN_6__12, U380_12)
U387_12= NAND(RMAX_REG_5__12, U382_12)
U388_12= NAND(DATA_IN_5__12, U380_12)
U389_12= NAND(RMAX_REG_4__12, U382_12)
U390_12= NAND(DATA_IN_4__12, U380_12)
U391_12= NAND(RMAX_REG_3__12, U382_12)
U392_12= NAND(DATA_IN_3__12, U380_12)
U393_12= NAND(RMAX_REG_2__12, U382_12)
U394_12= NAND(DATA_IN_2__12, U380_12)
U395_12= NAND(RMAX_REG_1__12, U382_12)
U396_12= NAND(DATA_IN_1__12, U380_12)
U397_12= NAND(RMAX_REG_0__12, U382_12)
U398_12= NAND(DATA_IN_0__12, U380_12)
U399_12= NAND(LT_90_U6_12, U347_12)
U400_12= NAND(U399_12, U345_12)
U401_12= NAND(U374_12, U400_12)
U402_12= NAND(STATO_REG_1__12, U347_12, LT_90_U6_12)
U403_12= NAND(U345_12, U402_12)
U404_12= NAND(DATA_IN_7__12, U403_12)
U405_12= NAND(RMIN_REG_7__12, U401_12)
U406_12= NAND(DATA_IN_6__12, U403_12)
U407_12= NAND(RMIN_REG_6__12, U401_12)
U408_12= NAND(DATA_IN_5__12, U403_12)
U409_12= NAND(RMIN_REG_5__12, U401_12)
U410_12= NAND(DATA_IN_4__12, U403_12)
U411_12= NAND(RMIN_REG_4__12, U401_12)
U412_12= NAND(DATA_IN_3__12, U403_12)
U413_12= NAND(RMIN_REG_3__12, U401_12)
U414_12= NAND(DATA_IN_2__12, U403_12)
U415_12= NAND(RMIN_REG_2__12, U401_12)
U416_12= NAND(DATA_IN_1__12, U403_12)
U417_12= NAND(RMIN_REG_1__12, U401_12)
U418_12= NAND(DATA_IN_0__12, U403_12)
U419_12= NAND(RMIN_REG_0__12, U401_12)
U420_12= OR(STATO_REG_0__12, ENABLE_12)
U421_12= NAND(U374_12, U420_12)
U422_12= NAND(U278_12, DATA_IN_7__12)
U423_12= NAND(RLAST_REG_7__12, U421_12)
U424_12= NAND(U278_12, DATA_IN_6__12)
U425_12= NAND(RLAST_REG_6__12, U421_12)
U426_12= NAND(U278_12, DATA_IN_5__12)
U427_12= NAND(RLAST_REG_5__12, U421_12)
U428_12= NAND(U278_12, DATA_IN_4__12)
U429_12= NAND(RLAST_REG_4__12, U421_12)
U430_12= NAND(U278_12, DATA_IN_3__12)
U431_12= NAND(RLAST_REG_3__12, U421_12)
U432_12= NAND(U278_12, DATA_IN_2__12)
U433_12= NAND(RLAST_REG_2__12, U421_12)
U434_12= NAND(U278_12, DATA_IN_1__12)
U435_12= NAND(RLAST_REG_1__12, U421_12)
U436_12= NAND(U278_12, DATA_IN_0__12)
U437_12= NAND(RLAST_REG_0__12, U421_12)
U438_12= NAND(U376_12, DATA_IN_7__12)
U439_12= NAND(REG1_REG_7__12, U378_12)
U440_12= NAND(U376_12, DATA_IN_6__12)
U441_12= NAND(REG1_REG_6__12, U378_12)
U442_12= NAND(U376_12, DATA_IN_5__12)
U443_12= NAND(REG1_REG_5__12, U378_12)
U444_12= NAND(U376_12, DATA_IN_4__12)
U445_12= NAND(REG1_REG_4__12, U378_12)
U446_12= NAND(U376_12, DATA_IN_3__12)
U447_12= NAND(REG1_REG_3__12, U378_12)
U448_12= NAND(U376_12, DATA_IN_2__12)
U449_12= NAND(REG1_REG_2__12, U378_12)
U450_12= NAND(U376_12, DATA_IN_1__12)
U451_12= NAND(REG1_REG_1__12, U378_12)
U452_12= NAND(U376_12, DATA_IN_0__12)
U453_12= NAND(REG1_REG_0__12, U378_12)
U454_12= NAND(REG1_REG_7__12, U376_12)
U455_12= NAND(REG2_REG_7__12, U378_12)
U456_12= NAND(REG1_REG_6__12, U376_12)
U457_12= NAND(REG2_REG_6__12, U378_12)
U458_12= NAND(REG1_REG_5__12, U376_12)
U459_12= NAND(REG2_REG_5__12, U378_12)
U460_12= NAND(REG1_REG_4__12, U376_12)
U461_12= NAND(REG2_REG_4__12, U378_12)
U462_12= NAND(REG1_REG_3__12, U376_12)
U463_12= NAND(REG2_REG_3__12, U378_12)
U464_12= NAND(REG1_REG_2__12, U376_12)
U465_12= NAND(REG2_REG_2__12, U378_12)
U466_12= NAND(REG1_REG_1__12, U376_12)
U467_12= NAND(REG2_REG_1__12, U378_12)
U468_12= NAND(REG1_REG_0__12, U376_12)
U469_12= NAND(REG2_REG_0__12, U378_12)
U470_12= NAND(REG2_REG_7__12, U376_12)
U471_12= NAND(REG3_REG_7__12, U378_12)
U472_12= NAND(REG2_REG_6__12, U376_12)
U473_12= NAND(REG3_REG_6__12, U378_12)
U474_12= NAND(REG2_REG_5__12, U376_12)
U475_12= NAND(REG3_REG_5__12, U378_12)
U476_12= NAND(REG2_REG_4__12, U376_12)
U477_12= NAND(REG3_REG_4__12, U378_12)
U478_12= NAND(REG2_REG_3__12, U376_12)
U479_12= NAND(REG3_REG_3__12, U378_12)
U480_12= NAND(REG2_REG_2__12, U376_12)
U481_12= NAND(REG3_REG_2__12, U378_12)
U482_12= NAND(REG2_REG_1__12, U376_12)
U483_12= NAND(REG3_REG_1__12, U378_12)
U484_12= NAND(REG2_REG_0__12, U376_12)
U485_12= NAND(REG3_REG_0__12, U378_12)
U486_12= NAND(REG3_REG_7__12, U376_12)
U487_12= NAND(REG4_REG_7__12, U378_12)
U488_12= NAND(REG3_REG_6__12, U376_12)
U489_12= NAND(REG4_REG_6__12, U378_12)
U490_12= NAND(REG3_REG_5__12, U376_12)
U491_12= NAND(REG4_REG_5__12, U378_12)
U492_12= NAND(REG3_REG_4__12, U376_12)
U493_12= NAND(REG4_REG_4__12, U378_12)
U494_12= NAND(REG3_REG_3__12, U376_12)
U495_12= NAND(REG4_REG_3__12, U378_12)
U496_12= NAND(REG3_REG_2__12, U376_12)
U497_12= NAND(REG4_REG_2__12, U378_12)
U498_12= NAND(REG3_REG_1__12, U376_12)
U499_12= NAND(REG4_REG_1__12, U378_12)
U500_12= NAND(REG3_REG_0__12, U376_12)
U501_12= NAND(REG4_REG_0__12, U378_12)
U502_12= NAND(U277_12, RLAST_REG_7__12)
U503_12= NAND(U275_12, REG4_REG_7__12)
U504_12= NAND(SUB_70_166_U22_12, U274_12)
U505_12= NAND(SUB_82_165_U22_12, U273_12)
U506_12= NAND(DATA_OUT_REG_7__12, U378_12)
U507_12= NAND(U277_12, RLAST_REG_6__12)
U508_12= NAND(U275_12, REG4_REG_6__12)
U509_12= NAND(SUB_70_166_U9_12, U274_12)
U510_12= NAND(SUB_82_165_U9_12, U273_12)
U511_12= NAND(DATA_OUT_REG_6__12, U378_12)
U512_12= NAND(U277_12, RLAST_REG_5__12)
U513_12= NAND(R179_U4_12, U276_12)
U514_12= NAND(U275_12, REG4_REG_5__12)
U515_12= NAND(SUB_70_166_U8_12, U274_12)
U516_12= NAND(SUB_82_165_U8_12, U273_12)
U517_12= NAND(DATA_OUT_REG_5__12, U378_12)
U518_12= NAND(U277_12, RLAST_REG_4__12)
U519_12= NAND(R179_U21_12, U276_12)
U520_12= NAND(U275_12, REG4_REG_4__12)
U521_12= NAND(SUB_70_166_U7_12, U274_12)
U522_12= NAND(SUB_82_165_U7_12, U273_12)
U523_12= NAND(DATA_OUT_REG_4__12, U378_12)
U524_12= NAND(U277_12, RLAST_REG_3__12)
U525_12= NAND(R179_U22_12, U276_12)
U526_12= NAND(U275_12, REG4_REG_3__12)
U527_12= NAND(SUB_70_166_U18_12, U274_12)
U528_12= NAND(SUB_82_165_U18_12, U273_12)
U529_12= NAND(DATA_OUT_REG_3__12, U378_12)
U530_12= NAND(U277_12, RLAST_REG_2__12)
U531_12= NAND(R179_U23_12, U276_12)
U532_12= NAND(U275_12, REG4_REG_2__12)
U533_12= NAND(SUB_70_166_U6_12, U274_12)
U534_12= NAND(SUB_82_165_U6_12, U273_12)
U535_12= NAND(DATA_OUT_REG_2__12, U378_12)
U536_12= NAND(U277_12, RLAST_REG_1__12)
U537_12= NAND(R179_U24_12, U276_12)
U538_12= NAND(U275_12, REG4_REG_1__12)
U539_12= NAND(SUB_70_166_U16_12, U274_12)
U540_12= NAND(SUB_82_165_U16_12, U273_12)
U541_12= NAND(DATA_OUT_REG_1__12, U378_12)
U542_12= NAND(U277_12, RLAST_REG_0__12)
U543_12= NAND(R179_U5_12, U276_12)
U544_12= NAND(U275_12, REG4_REG_0__12)
U545_12= NAND(SUB_70_U15_12, U274_12)
U546_12= NAND(SUB_82_U15_12, U273_12)
U547_12= NAND(DATA_OUT_REG_0__12, U378_12)
U548_12= NAND(ENABLE_12, U349_12, GTE_79_U6_12)
U549_12= NAND(RESTART_12, U373_12)
U550_12= NAND(U548_12, U351_12)
U551_12= NAND(DATA_IN_6__12, U351_12)
U552_12= NAND(RESTART_12, RMAX_REG_6__12)
U553_12= NAND(DATA_IN_5__12, U351_12)
U554_12= NAND(RESTART_12, RMAX_REG_5__12)
U555_12= NAND(DATA_IN_4__12, U351_12)
U556_12= NAND(RESTART_12, RMAX_REG_4__12)
U557_12= NAND(DATA_IN_3__12, U351_12)
U558_12= NAND(RESTART_12, RMAX_REG_3__12)
U559_12= NAND(DATA_IN_2__12, U351_12)
U560_12= NAND(RESTART_12, RMAX_REG_2__12)
U561_12= NAND(DATA_IN_1__12, U351_12)
U562_12= NAND(RESTART_12, RMAX_REG_1__12)
U563_12= NAND(DATA_IN_0__12, U351_12)
U564_12= NAND(RESTART_12, RMAX_REG_0__12)
U565_12= NAND(REG4_REG_6__12, U351_12)
U566_12= NAND(RESTART_12, RMIN_REG_6__12)
U567_12= NAND(REG4_REG_5__12, U351_12)
U568_12= NAND(RESTART_12, RMIN_REG_5__12)
U569_12= NAND(REG4_REG_4__12, U351_12)
U570_12= NAND(RESTART_12, RMIN_REG_4__12)
U571_12= NAND(REG4_REG_3__12, U351_12)
U572_12= NAND(RESTART_12, RMIN_REG_3__12)
U573_12= NAND(REG4_REG_2__12, U351_12)
U574_12= NAND(RESTART_12, RMIN_REG_2__12)
U575_12= NAND(REG4_REG_1__12, U351_12)
U576_12= NAND(RESTART_12, RMIN_REG_1__12)
U577_12= NAND(REG4_REG_0__12, U351_12)
U578_12= NAND(RESTART_12, RMIN_REG_0__12)
SUB_70_U33_12= NAND(SUB_70_U22_12, SUB_70_U18_12)
SUB_70_U32_12= NAND(R179_U23_12, SUB_70_U10_12)
SUB_70_U31_12= NAND(SUB_70_U24_12, SUB_70_U16_12)
SUB_70_U30_12= NAND(R179_U4_12, SUB_70_U12_12)
SUB_70_U29_12= NAND(R179_U24_12, SUB_70_U28_12)
SUB_70_U28_12= OR(R179_U5_12, R179_U20_12)
SUB_70_U27_12= NAND(R179_U22_12, SUB_70_U26_12)
SUB_70_U26_12= NAND(SUB_70_U22_12, SUB_70_U18_12)
SUB_70_U25_12= NAND(R179_U21_12, SUB_70_U11_12)
SUB_70_U24_12= NOT(SUB_70_U12_12)
SUB_70_U23_12= NOT(SUB_70_U11_12)
GTE_67_U6_12= NOT(ADD_65_U5_12)
SUB_82_U6_12= AND(SUB_82_U29_12, SUB_82_U10_12)
SUB_82_U7_12= AND(SUB_82_U27_12, SUB_82_U11_12)
SUB_82_U8_12= AND(SUB_82_U25_12, SUB_82_U12_12)
SUB_82_U9_12= NAND(SUB_82_U24_12, SUB_82_U16_12)
SUB_82_U10_12= OR(R179_U5_12, R179_U20_12, R179_U24_12)
SUB_82_U11_12= NAND(SUB_82_U22_12, SUB_82_U18_12, SUB_82_U14_12)
SUB_82_U12_12= NAND(SUB_82_U23_12, SUB_82_U13_12)
SUB_82_U13_12= NOT(R179_U21_12)
SUB_82_U14_12= NOT(R179_U22_12)
SUB_82_U15_12= NAND(SUB_82_U35_12, SUB_82_U34_12)
SUB_82_U16_12= NOT(R179_U4_12)
SUB_82_U17_12= AND(SUB_82_U31_12, SUB_82_U30_12)
SUB_82_U18_12= NOT(R179_U23_12)
SUB_82_U19_12= AND(SUB_82_U33_12, SUB_82_U32_12)
SUB_82_U20_12= NOT(R179_U5_12)
SUB_82_U21_12= NOT(R179_U20_12)
SUB_82_U22_12= NOT(SUB_82_U10_12)
SUB_82_U23_12= NOT(SUB_82_U11_12)
SUB_82_U24_12= NOT(SUB_82_U12_12)
SUB_82_U25_12= NAND(R179_U21_12, SUB_82_U11_12)
SUB_82_U26_12= NAND(SUB_82_U22_12, SUB_82_U18_12)
SUB_82_U27_12= NAND(R179_U22_12, SUB_82_U26_12)
SUB_82_U28_12= OR(R179_U5_12, R179_U20_12)
SUB_82_U29_12= NAND(R179_U24_12, SUB_82_U28_12)
SUB_82_U30_12= NAND(R179_U4_12, SUB_82_U12_12)
SUB_82_U31_12= NAND(SUB_82_U24_12, SUB_82_U16_12)
SUB_82_U32_12= NAND(R179_U23_12, SUB_82_U10_12)
SUB_82_U33_12= NAND(SUB_82_U22_12, SUB_82_U18_12)
SUB_82_U34_12= NAND(R179_U5_12, SUB_82_U21_12)
SUB_82_U35_12= NAND(R179_U20_12, SUB_82_U20_12)
ADD_65_U4_12= AND(RMAX_REG_6__12, ADD_65_U7_12)
ADD_65_U5_12= NAND(ADD_65_U31_12, ADD_65_U30_12)
ADD_65_U6_12= NOT(RMAX_REG_6__12)
ADD_65_U7_12= NAND(ADD_65_U24_12, ADD_65_U23_12)
ADD_65_U8_12= OR(RMIN_REG_5__12, RMAX_REG_5__12)
ADD_65_U9_12= NAND(RMAX_REG_1__12, RMIN_REG_1__12)
ADD_65_U10_12= NAND(RMAX_REG_0__12, RMIN_REG_0__12)
ADD_65_U11_12= NAND(ADD_65_U10_12, ADD_65_U9_12)
ADD_65_U12_12= OR(RMAX_REG_1__12, RMIN_REG_1__12)
ADD_65_U13_12= OR(RMAX_REG_2__12, RMIN_REG_2__12)
ADD_65_U14_12= NAND(ADD_65_U12_12, ADD_65_U13_12, ADD_65_U11_12)
ADD_65_U15_12= NAND(RMAX_REG_3__12, RMIN_REG_3__12)
ADD_65_U16_12= NAND(RMAX_REG_2__12, RMIN_REG_2__12)
ADD_65_U17_12= NAND(ADD_65_U15_12, ADD_65_U16_12, ADD_65_U14_12)
ADD_65_U18_12= OR(RMAX_REG_3__12, RMIN_REG_3__12)
ADD_65_U19_12= OR(RMAX_REG_4__12, RMIN_REG_4__12)
ADD_65_U20_12= NAND(ADD_65_U18_12, ADD_65_U19_12, ADD_65_U17_12)
ADD_65_U21_12= NAND(RMAX_REG_4__12, RMIN_REG_4__12)
ADD_65_U22_12= NAND(ADD_65_U20_12, ADD_65_U21_12)
ADD_65_U23_12= NAND(ADD_65_U22_12, ADD_65_U8_12)
ADD_65_U24_12= NAND(RMAX_REG_5__12, RMIN_REG_5__12)
ADD_65_U25_12= NOT(ADD_65_U7_12)
ADD_65_U26_12= OR(RMIN_REG_6__12, ADD_65_U4_12)
ADD_65_U27_12= NAND(ADD_65_U25_12, ADD_65_U6_12)
ADD_65_U28_12= NAND(ADD_65_U27_12, ADD_65_U26_12)
ADD_65_U29_12= OR(RMIN_REG_7__12, RMAX_REG_7__12)
ADD_65_U30_12= NAND(RMIN_REG_7__12, RMAX_REG_7__12)
ADD_65_U31_12= NAND(ADD_65_U29_12, ADD_65_U28_12)
ADD_77_U4_12= AND(DATA_IN_6__12, ADD_77_U7_12)
ADD_77_U5_12= NAND(ADD_77_U31_12, ADD_77_U30_12)
ADD_77_U6_12= NOT(DATA_IN_6__12)
ADD_77_U7_12= NAND(ADD_77_U24_12, ADD_77_U23_12)
ADD_77_U8_12= OR(REG4_REG_5__12, DATA_IN_5__12)
ADD_77_U9_12= NAND(DATA_IN_1__12, REG4_REG_1__12)
ADD_77_U10_12= NAND(DATA_IN_0__12, REG4_REG_0__12)
ADD_77_U11_12= NAND(ADD_77_U10_12, ADD_77_U9_12)
ADD_77_U12_12= OR(DATA_IN_1__12, REG4_REG_1__12)
ADD_77_U13_12= OR(DATA_IN_2__12, REG4_REG_2__12)
ADD_77_U14_12= NAND(ADD_77_U12_12, ADD_77_U13_12, ADD_77_U11_12)
ADD_77_U15_12= NAND(DATA_IN_3__12, REG4_REG_3__12)
ADD_77_U16_12= NAND(DATA_IN_2__12, REG4_REG_2__12)
ADD_77_U17_12= NAND(ADD_77_U15_12, ADD_77_U16_12, ADD_77_U14_12)
ADD_77_U18_12= OR(DATA_IN_3__12, REG4_REG_3__12)
ADD_77_U19_12= OR(DATA_IN_4__12, REG4_REG_4__12)
ADD_77_U20_12= NAND(ADD_77_U18_12, ADD_77_U19_12, ADD_77_U17_12)
ADD_77_U21_12= NAND(DATA_IN_4__12, REG4_REG_4__12)
ADD_77_U22_12= NAND(ADD_77_U20_12, ADD_77_U21_12)
ADD_77_U23_12= NAND(ADD_77_U22_12, ADD_77_U8_12)
ADD_77_U24_12= NAND(DATA_IN_5__12, REG4_REG_5__12)
ADD_77_U25_12= NOT(ADD_77_U7_12)
ADD_77_U26_12= OR(REG4_REG_6__12, ADD_77_U4_12)
ADD_77_U27_12= NAND(ADD_77_U25_12, ADD_77_U6_12)
ADD_77_U28_12= NAND(ADD_77_U27_12, ADD_77_U26_12)
ADD_77_U29_12= OR(REG4_REG_7__12, DATA_IN_7__12)
ADD_77_U30_12= NAND(REG4_REG_7__12, DATA_IN_7__12)
ADD_77_U31_12= NAND(ADD_77_U29_12, ADD_77_U28_12)
SUB_70_166_U6_12= AND(SUB_70_166_U31_12, SUB_70_166_U10_12)
SUB_70_166_U7_12= AND(SUB_70_166_U29_12, SUB_70_166_U11_12)
SUB_70_166_U8_12= AND(SUB_70_166_U27_12, SUB_70_166_U12_12)
SUB_70_166_U9_12= NAND(SUB_70_166_U21_12, SUB_70_166_U26_12)
SUB_70_166_U10_12= OR(SUB_70_U6_12, SUB_70_U15_12, SUB_70_U19_12)
SUB_70_166_U11_12= NAND(SUB_70_166_U23_12, SUB_70_166_U17_12, SUB_70_166_U15_12)
SUB_70_166_U12_12= NAND(SUB_70_166_U24_12, SUB_70_166_U14_12)
SUB_70_166_U13_12= NOT(SUB_70_U9_12)
SUB_70_166_U14_12= NOT(SUB_70_U17_12)
SUB_70_166_U15_12= NOT(SUB_70_U8_12)
SUB_70_166_U16_12= NAND(SUB_70_166_U35_12, SUB_70_166_U34_12)
SUB_70_166_U17_12= NOT(SUB_70_U7_12)
SUB_70_166_U18_12= AND(SUB_70_166_U33_12, SUB_70_166_U32_12)
SUB_70_166_U19_12= NOT(SUB_70_U6_12)
SUB_70_166_U20_12= NOT(SUB_70_U15_12)
SUB_70_166_U21_12= NAND(SUB_70_166_U12_12, SUB_70_166_U13_12)
SUB_70_166_U22_12= NOT(SUB_70_166_U21_12)
SUB_70_166_U23_12= NOT(SUB_70_166_U10_12)
SUB_70_166_U24_12= NOT(SUB_70_166_U11_12)
SUB_70_166_U25_12= NOT(SUB_70_166_U12_12)
SUB_70_166_U26_12= NAND(SUB_70_U9_12, SUB_70_166_U25_12)
SUB_70_166_U27_12= NAND(SUB_70_U17_12, SUB_70_166_U11_12)
SUB_70_166_U28_12= NAND(SUB_70_166_U23_12, SUB_70_166_U17_12)
SUB_70_166_U29_12= NAND(SUB_70_U8_12, SUB_70_166_U28_12)
SUB_70_166_U30_12= OR(SUB_70_U6_12, SUB_70_U15_12)
SUB_70_166_U31_12= NAND(SUB_70_U19_12, SUB_70_166_U30_12)
SUB_70_166_U32_12= NAND(SUB_70_U7_12, SUB_70_166_U10_12)
SUB_70_166_U33_12= NAND(SUB_70_166_U23_12, SUB_70_166_U17_12)
SUB_70_166_U34_12= NAND(SUB_70_U6_12, SUB_70_166_U20_12)
SUB_70_166_U35_12= NAND(SUB_70_U15_12, SUB_70_166_U19_12)
LT_90_U6_12= NAND(LT_90_U41_12, LT_90_U42_12)
LT_90_U7_12= NOT(DATA_IN_7__12)
LT_90_U8_12= NOT(DATA_IN_1__12)
LT_90_U9_12= NOT(RMIN_REG_1__12)
LT_90_U10_12= NOT(RMIN_REG_2__12)
LT_90_U11_12= NOT(DATA_IN_2__12)
LT_90_U12_12= NOT(DATA_IN_3__12)
LT_90_U13_12= NOT(RMIN_REG_3__12)
LT_90_U14_12= NOT(RMIN_REG_4__12)
LT_90_U15_12= NOT(DATA_IN_4__12)
LT_90_U16_12= NOT(DATA_IN_5__12)
LT_90_U17_12= NOT(RMIN_REG_5__12)
LT_90_U18_12= NOT(RMIN_REG_6__12)
LT_90_U19_12= NOT(DATA_IN_6__12)
LT_90_U20_12= NOT(RMIN_REG_7__12)
LT_90_U21_12= NOT(DATA_IN_0__12)
LT_90_U22_12= NAND(DATA_IN_1__12, LT_90_U9_12)
LT_90_U23_12= NAND(RMIN_REG_0__12, LT_90_U21_12, LT_90_U22_12)
LT_90_U24_12= NAND(RMIN_REG_1__12, LT_90_U8_12)
LT_90_U25_12= NAND(RMIN_REG_2__12, LT_90_U11_12)
LT_90_U26_12= NAND(LT_90_U24_12, LT_90_U25_12, LT_90_U23_12)
LT_90_U27_12= NAND(DATA_IN_2__12, LT_90_U10_12)
LT_90_U28_12= NAND(DATA_IN_3__12, LT_90_U13_12)
LT_90_U29_12= NAND(LT_90_U27_12, LT_90_U28_12, LT_90_U26_12)
LT_90_U30_12= NAND(RMIN_REG_3__12, LT_90_U12_12)
LT_90_U31_12= NAND(RMIN_REG_4__12, LT_90_U15_12)
LT_90_U32_12= NAND(LT_90_U30_12, LT_90_U31_12, LT_90_U29_12)
LT_90_U33_12= NAND(DATA_IN_4__12, LT_90_U14_12)
LT_90_U34_12= NAND(DATA_IN_5__12, LT_90_U17_12)
LT_90_U35_12= NAND(LT_90_U33_12, LT_90_U34_12, LT_90_U32_12)
LT_90_U36_12= NAND(RMIN_REG_5__12, LT_90_U16_12)
LT_90_U37_12= NAND(RMIN_REG_6__12, LT_90_U19_12)
LT_90_U38_12= NAND(LT_90_U36_12, LT_90_U37_12, LT_90_U35_12)
LT_90_U39_12= NAND(DATA_IN_6__12, LT_90_U18_12)
LT_90_U40_12= NAND(RMIN_REG_7__12, LT_90_U7_12)
LT_90_U41_12= NAND(LT_90_U39_12, LT_90_U40_12, LT_90_U38_12)
LT_90_U42_12= NAND(DATA_IN_7__12, LT_90_U20_12)
GT_88_U6_12= NAND(GT_88_U41_12, GT_88_U42_12)
GT_88_U7_12= NOT(RMAX_REG_7__12)
GT_88_U8_12= NOT(RMAX_REG_1__12)
GT_88_U9_12= NOT(DATA_IN_1__12)
GT_88_U10_12= NOT(DATA_IN_2__12)
GT_88_U11_12= NOT(RMAX_REG_2__12)
GT_88_U12_12= NOT(RMAX_REG_3__12)
GT_88_U13_12= NOT(DATA_IN_3__12)
GT_88_U14_12= NOT(DATA_IN_4__12)
GT_88_U15_12= NOT(RMAX_REG_4__12)
GT_88_U16_12= NOT(RMAX_REG_5__12)
GT_88_U17_12= NOT(DATA_IN_5__12)
GT_88_U18_12= NOT(DATA_IN_6__12)
GT_88_U19_12= NOT(RMAX_REG_6__12)
GT_88_U20_12= NOT(DATA_IN_7__12)
GT_88_U21_12= NOT(RMAX_REG_0__12)
GT_88_U22_12= NAND(RMAX_REG_1__12, GT_88_U9_12)
GT_88_U23_12= NAND(DATA_IN_0__12, GT_88_U21_12, GT_88_U22_12)
GT_88_U24_12= NAND(DATA_IN_1__12, GT_88_U8_12)
GT_88_U25_12= NAND(DATA_IN_2__12, GT_88_U11_12)
GT_88_U26_12= NAND(GT_88_U24_12, GT_88_U25_12, GT_88_U23_12)
GT_88_U27_12= NAND(RMAX_REG_2__12, GT_88_U10_12)
GT_88_U28_12= NAND(RMAX_REG_3__12, GT_88_U13_12)
GT_88_U29_12= NAND(GT_88_U27_12, GT_88_U28_12, GT_88_U26_12)
GT_88_U30_12= NAND(DATA_IN_3__12, GT_88_U12_12)
GT_88_U31_12= NAND(DATA_IN_4__12, GT_88_U15_12)
GT_88_U32_12= NAND(GT_88_U30_12, GT_88_U31_12, GT_88_U29_12)
GT_88_U33_12= NAND(RMAX_REG_4__12, GT_88_U14_12)
GT_88_U34_12= NAND(RMAX_REG_5__12, GT_88_U17_12)
GT_88_U35_12= NAND(GT_88_U33_12, GT_88_U34_12, GT_88_U32_12)
GT_88_U36_12= NAND(DATA_IN_5__12, GT_88_U16_12)
GT_88_U37_12= NAND(DATA_IN_6__12, GT_88_U19_12)
GT_88_U38_12= NAND(GT_88_U36_12, GT_88_U37_12, GT_88_U35_12)
GT_88_U39_12= NAND(RMAX_REG_6__12, GT_88_U18_12)
GT_88_U40_12= NAND(DATA_IN_7__12, GT_88_U7_12)
GT_88_U41_12= NAND(GT_88_U39_12, GT_88_U40_12, GT_88_U38_12)
GT_88_U42_12= NAND(RMAX_REG_7__12, GT_88_U20_12)
SUB_82_165_U6_12= AND(SUB_82_165_U31_12, SUB_82_165_U10_12)
SUB_82_165_U7_12= AND(SUB_82_165_U29_12, SUB_82_165_U11_12)
SUB_82_165_U8_12= AND(SUB_82_165_U27_12, SUB_82_165_U12_12)
SUB_82_165_U9_12= NAND(SUB_82_165_U21_12, SUB_82_165_U26_12)
SUB_82_165_U10_12= OR(SUB_82_U6_12, SUB_82_U15_12, SUB_82_U19_12)
SUB_82_165_U11_12= NAND(SUB_82_165_U23_12, SUB_82_165_U17_12, SUB_82_165_U15_12)
SUB_82_165_U12_12= NAND(SUB_82_165_U24_12, SUB_82_165_U14_12)
SUB_82_165_U13_12= NOT(SUB_82_U9_12)
SUB_82_165_U14_12= NOT(SUB_82_U17_12)
SUB_82_165_U15_12= NOT(SUB_82_U8_12)
SUB_82_165_U16_12= NAND(SUB_82_165_U35_12, SUB_82_165_U34_12)
SUB_82_165_U17_12= NOT(SUB_82_U7_12)
SUB_82_165_U18_12= AND(SUB_82_165_U33_12, SUB_82_165_U32_12)
SUB_82_165_U19_12= NOT(SUB_82_U6_12)
SUB_82_165_U20_12= NOT(SUB_82_U15_12)
SUB_82_165_U21_12= NAND(SUB_82_165_U12_12, SUB_82_165_U13_12)
SUB_82_165_U22_12= NOT(SUB_82_165_U21_12)
SUB_82_165_U23_12= NOT(SUB_82_165_U10_12)
SUB_82_165_U24_12= NOT(SUB_82_165_U11_12)
SUB_82_165_U25_12= NOT(SUB_82_165_U12_12)
SUB_82_165_U26_12= NAND(SUB_82_U9_12, SUB_82_165_U25_12)
SUB_82_165_U27_12= NAND(SUB_82_U17_12, SUB_82_165_U11_12)
SUB_82_165_U28_12= NAND(SUB_82_165_U23_12, SUB_82_165_U17_12)
SUB_82_165_U29_12= NAND(SUB_82_U8_12, SUB_82_165_U28_12)
SUB_82_165_U30_12= OR(SUB_82_U6_12, SUB_82_U15_12)
SUB_82_165_U31_12= NAND(SUB_82_U19_12, SUB_82_165_U30_12)
SUB_82_165_U32_12= NAND(SUB_82_U7_12, SUB_82_165_U10_12)
SUB_82_165_U33_12= NAND(SUB_82_165_U23_12, SUB_82_165_U17_12)
SUB_82_165_U34_12= NAND(SUB_82_U6_12, SUB_82_165_U20_12)
SUB_82_165_U35_12= NAND(SUB_82_U15_12, SUB_82_165_U19_12)
GTE_79_U6_12= NOT(ADD_77_U5_12)
R179_U4_12= AND(R179_U55_12, R179_U51_12)
R179_U5_12= NAND(R179_U94_12, R179_U93_12, R179_U56_12)
R179_U6_12= NOT(U359_12)
R179_U7_12= NOT(U366_12)
R179_U8_12= NOT(U365_12)
R179_U9_12= NAND(U366_12, U359_12)
R179_U10_12= NOT(U358_12)
R179_U11_12= NOT(U357_12)
R179_U12_12= NOT(U364_12)
R179_U13_12= NOT(U356_12)
R179_U14_12= NOT(U363_12)
R179_U15_12= NOT(U355_12)
R179_U16_12= NOT(U362_12)
R179_U17_12= NOT(U354_12)
R179_U18_12= NOT(U361_12)
R179_U19_12= NAND(R179_U46_12, R179_U45_12)
R179_U20_12= NAND(R179_U96_12, R179_U95_12)
R179_U21_12= NAND(R179_U68_12, R179_U67_12)
R179_U22_12= NAND(R179_U75_12, R179_U74_12)
R179_U23_12= NAND(R179_U82_12, R179_U81_12)
R179_U24_12= NAND(R179_U89_12, R179_U88_12)
R179_U25_12= NOT(U360_12)
R179_U26_12= NOT(U353_12)
R179_U27_12= NAND(R179_U42_12, R179_U41_12)
R179_U28_12= NAND(R179_U38_12, R179_U37_12)
R179_U29_12= NAND(R179_U30_12, R179_U34_12)
R179_U30_12= NAND(U358_12, R179_U32_12)
R179_U31_12= NOT(R179_U30_12)
R179_U32_12= NOT(R179_U9_12)
R179_U33_12= NAND(R179_U10_12, R179_U9_12)
R179_U34_12= NAND(U365_12, R179_U33_12)
R179_U35_12= NOT(R179_U29_12)
R179_U36_12= OR(U357_12, U364_12)
R179_U37_12= NAND(R179_U36_12, R179_U29_12)
R179_U38_12= NAND(U364_12, U357_12)
R179_U39_12= NOT(R179_U28_12)
R179_U40_12= OR(U356_12, U363_12)
R179_U41_12= NAND(R179_U40_12, R179_U28_12)
R179_U42_12= NAND(U363_12, U356_12)
R179_U43_12= NOT(R179_U27_12)
R179_U44_12= OR(U355_12, U362_12)
R179_U45_12= NAND(R179_U44_12, R179_U27_12)
R179_U46_12= NAND(U362_12, U355_12)
R179_U47_12= NOT(R179_U19_12)
R179_U48_12= OR(U354_12, U361_12)
R179_U49_12= NAND(R179_U48_12, R179_U19_12)
R179_U50_12= NAND(U361_12, U354_12)
R179_U51_12= NAND(R179_U58_12, R179_U57_12, R179_U50_12, R179_U49_12)
R179_U52_12= NAND(U361_12, U354_12)
R179_U53_12= NAND(R179_U47_12, R179_U52_12)
R179_U54_12= OR(U361_12, U354_12)
R179_U55_12= NAND(R179_U54_12, R179_U61_12, R179_U53_12)
R179_U56_12= NAND(R179_U92_12, R179_U10_12)
R179_U57_12= NAND(U360_12, R179_U26_12)
R179_U58_12= NAND(U353_12, R179_U25_12)
R179_U59_12= NAND(U360_12, R179_U26_12)
R179_U60_12= NAND(U353_12, R179_U25_12)
R179_U61_12= NAND(R179_U60_12, R179_U59_12)
R179_U62_12= NAND(U361_12, R179_U17_12)
R179_U63_12= NAND(U354_12, R179_U18_12)
R179_U64_12= NAND(U361_12, R179_U17_12)
R179_U65_12= NAND(U354_12, R179_U18_12)
R179_U66_12= NAND(R179_U65_12, R179_U64_12)
R179_U67_12= NAND(R179_U63_12, R179_U62_12, R179_U19_12)
R179_U68_12= NAND(R179_U66_12, R179_U47_12)
R179_U69_12= NAND(U362_12, R179_U15_12)
R179_U70_12= NAND(U355_12, R179_U16_12)
R179_U71_12= NAND(U362_12, R179_U15_12)
R179_U72_12= NAND(U355_12, R179_U16_12)
R179_U73_12= NAND(R179_U72_12, R179_U71_12)
R179_U74_12= NAND(R179_U70_12, R179_U69_12, R179_U27_12)
R179_U75_12= NAND(R179_U43_12, R179_U73_12)
R179_U76_12= NAND(U363_12, R179_U13_12)
R179_U77_12= NAND(U356_12, R179_U14_12)
R179_U78_12= NAND(U363_12, R179_U13_12)
R179_U79_12= NAND(U356_12, R179_U14_12)
R179_U80_12= NAND(R179_U79_12, R179_U78_12)
R179_U81_12= NAND(R179_U77_12, R179_U76_12, R179_U28_12)
R179_U82_12= NAND(R179_U39_12, R179_U80_12)
R179_U83_12= NAND(U364_12, R179_U11_12)
R179_U84_12= NAND(U357_12, R179_U12_12)
R179_U85_12= NAND(U364_12, R179_U11_12)
R179_U86_12= NAND(U357_12, R179_U12_12)
R179_U87_12= NAND(R179_U86_12, R179_U85_12)
R179_U88_12= NAND(R179_U84_12, R179_U83_12, R179_U29_12)
R179_U89_12= NAND(R179_U35_12, R179_U87_12)
R179_U90_12= NAND(U365_12, R179_U9_12)
R179_U91_12= NAND(R179_U32_12, R179_U8_12)
R179_U92_12= NAND(R179_U91_12, R179_U90_12)
R179_U93_12= NAND(U358_12, R179_U9_12, R179_U8_12)
R179_U94_12= NAND(R179_U31_12, U365_12)
R179_U95_12= NAND(U366_12, R179_U6_12)
R179_U96_12= NAND(U359_12, R179_U7_12)
SUB_70_U6_12= AND(SUB_70_U29_12, SUB_70_U10_12)
SUB_70_U7_12= AND(SUB_70_U27_12, SUB_70_U11_12)
SUB_70_U8_12= AND(SUB_70_U25_12, SUB_70_U12_12)
SUB_70_U9_12= NAND(SUB_70_U24_12, SUB_70_U16_12)
SUB_70_U10_12= OR(R179_U5_12, R179_U20_12, R179_U24_12)
SUB_70_U11_12= NAND(SUB_70_U22_12, SUB_70_U18_12, SUB_70_U14_12)
SUB_70_U12_12= NAND(SUB_70_U23_12, SUB_70_U13_12)
SUB_70_U13_12= NOT(R179_U21_12)
SUB_70_U14_12= NOT(R179_U22_12)
SUB_70_U15_12= NAND(SUB_70_U35_12, SUB_70_U34_12)
SUB_70_U16_12= NOT(R179_U4_12)
SUB_70_U17_12= AND(SUB_70_U31_12, SUB_70_U30_12)
SUB_70_U18_12= NOT(R179_U23_12)
SUB_70_U19_12= AND(SUB_70_U33_12, SUB_70_U32_12)
SUB_70_U20_12= NOT(R179_U5_12)
SUB_70_U21_12= NOT(R179_U20_12)
SUB_70_U22_12= NOT(SUB_70_U10_12)

RMAX_REG_7__14 = BUF(U344_13)
RMAX_REG_6__14 = BUF(U343_13)
RMAX_REG_5__14 = BUF(U342_13)
RMAX_REG_4__14 = BUF(U341_13)
RMAX_REG_3__14 = BUF(U340_13)
RMAX_REG_2__14 = BUF(U339_13)
RMAX_REG_1__14 = BUF(U338_13)
RMAX_REG_0__14 = BUF(U337_13)
RMIN_REG_7__14 = BUF(U336_13)
RMIN_REG_6__14 = BUF(U335_13)
RMIN_REG_5__14 = BUF(U334_13)
RMIN_REG_4__14 = BUF(U333_13)
RMIN_REG_3__14 = BUF(U332_13)
RMIN_REG_2__14 = BUF(U331_13)
RMIN_REG_1__14 = BUF(U330_13)
RMIN_REG_0__14 = BUF(U329_13)
RLAST_REG_7__14 = BUF(U328_13)
RLAST_REG_6__14 = BUF(U327_13)
RLAST_REG_5__14 = BUF(U326_13)
RLAST_REG_4__14 = BUF(U325_13)
RLAST_REG_3__14 = BUF(U324_13)
RLAST_REG_2__14 = BUF(U323_13)
RLAST_REG_1__14 = BUF(U322_13)
RLAST_REG_0__14 = BUF(U321_13)
REG1_REG_7__14 = BUF(U320_13)
REG1_REG_6__14 = BUF(U319_13)
REG1_REG_5__14 = BUF(U318_13)
REG1_REG_4__14 = BUF(U317_13)
REG1_REG_3__14 = BUF(U316_13)
REG1_REG_2__14 = BUF(U315_13)
REG1_REG_1__14 = BUF(U314_13)
REG1_REG_0__14 = BUF(U313_13)
REG2_REG_7__14 = BUF(U312_13)
REG2_REG_6__14 = BUF(U311_13)
REG2_REG_5__14 = BUF(U310_13)
REG2_REG_4__14 = BUF(U309_13)
REG2_REG_3__14 = BUF(U308_13)
REG2_REG_2__14 = BUF(U307_13)
REG2_REG_1__14 = BUF(U306_13)
REG2_REG_0__14 = BUF(U305_13)
REG3_REG_7__14 = BUF(U304_13)
REG3_REG_6__14 = BUF(U303_13)
REG3_REG_5__14 = BUF(U302_13)
REG3_REG_4__14 = BUF(U301_13)
REG3_REG_3__14 = BUF(U300_13)
REG3_REG_2__14 = BUF(U299_13)
REG3_REG_1__14 = BUF(U298_13)
REG3_REG_0__14 = BUF(U297_13)
REG4_REG_7__14 = BUF(U296_13)
REG4_REG_6__14 = BUF(U295_13)
REG4_REG_5__14 = BUF(U294_13)
REG4_REG_4__14 = BUF(U293_13)
REG4_REG_3__14 = BUF(U292_13)
REG4_REG_2__14 = BUF(U291_13)
REG4_REG_1__14 = BUF(U290_13)
REG4_REG_0__14 = BUF(U289_13)
DATA_OUT_REG_7__14 = BUF(U288_13)
DATA_OUT_REG_6__14 = BUF(U287_13)
DATA_OUT_REG_5__14 = BUF(U286_13)
DATA_OUT_REG_4__14 = BUF(U285_13)
DATA_OUT_REG_3__14 = BUF(U284_13)
DATA_OUT_REG_2__14 = BUF(U283_13)
DATA_OUT_REG_1__14 = BUF(U282_13)
DATA_OUT_REG_0__14 = BUF(U281_13)
STATO_REG_1__14 = BUF(U280_13)
STATO_REG_0__14 = BUF(U375_13)





SUB_70_U35_13= NAND(R179_U20_13, SUB_70_U20_13)
SUB_70_U34_13= NAND(R179_U5_13, SUB_70_U21_13)
U272_13= AND(U279_13, U351_13)
U273_13= AND(ENABLE_13, U272_13, U349_13, U352_13)
U274_13= AND(U279_13, RESTART_13, U373_13)
U275_13= AND(AVERAGE_13, ENABLE_13, U272_13)
U276_13= AND(U550_13, U549_13, U279_13)
U277_13= AND(U272_13, U350_13)
U278_13= AND(STATO_REG_1__13, U420_13)
U279_13= AND(STATO_REG_1__13, U280_13)
U280_13= NAND(U348_13, U377_13)
U281_13= NAND(U546_13, U545_13, U547_13, U372_13, U543_13)
U282_13= NAND(U540_13, U539_13, U541_13, U371_13, U537_13)
U283_13= NAND(U534_13, U533_13, U535_13, U370_13, U531_13)
U284_13= NAND(U528_13, U527_13, U529_13, U369_13)
U285_13= NAND(U522_13, U521_13, U368_13)
U286_13= NAND(U516_13, U515_13, U367_13)
U287_13= NAND(U508_13, U507_13, U509_13, U511_13, U510_13)
U288_13= NAND(U503_13, U502_13, U504_13, U506_13, U505_13)
U289_13= NAND(U501_13, U500_13)
U290_13= NAND(U499_13, U498_13)
U291_13= NAND(U497_13, U496_13)
U292_13= NAND(U495_13, U494_13)
U293_13= NAND(U493_13, U492_13)
U294_13= NAND(U491_13, U490_13)
U295_13= NAND(U489_13, U488_13)
U296_13= NAND(U487_13, U486_13)
U297_13= NAND(U485_13, U484_13)
U298_13= NAND(U483_13, U482_13)
U299_13= NAND(U481_13, U480_13)
U300_13= NAND(U479_13, U478_13)
U301_13= NAND(U477_13, U476_13)
U302_13= NAND(U475_13, U474_13)
U303_13= NAND(U473_13, U472_13)
U304_13= NAND(U471_13, U470_13)
U305_13= NAND(U469_13, U468_13)
U306_13= NAND(U467_13, U466_13)
U307_13= NAND(U465_13, U464_13)
U308_13= NAND(U463_13, U462_13)
U309_13= NAND(U461_13, U460_13)
U310_13= NAND(U459_13, U458_13)
U311_13= NAND(U457_13, U456_13)
U312_13= NAND(U455_13, U454_13)
U313_13= NAND(U453_13, U452_13)
U314_13= NAND(U451_13, U450_13)
U315_13= NAND(U449_13, U448_13)
U316_13= NAND(U447_13, U446_13)
U317_13= NAND(U445_13, U444_13)
U318_13= NAND(U443_13, U442_13)
U319_13= NAND(U441_13, U440_13)
U320_13= NAND(U439_13, U438_13)
U321_13= NAND(U437_13, U436_13)
U322_13= NAND(U435_13, U434_13)
U323_13= NAND(U433_13, U432_13)
U324_13= NAND(U431_13, U430_13)
U325_13= NAND(U429_13, U428_13)
U326_13= NAND(U427_13, U426_13)
U327_13= NAND(U425_13, U424_13)
U328_13= NAND(U423_13, U422_13)
U329_13= NAND(U419_13, U418_13)
U330_13= NAND(U417_13, U416_13)
U331_13= NAND(U415_13, U414_13)
U332_13= NAND(U413_13, U412_13)
U333_13= NAND(U411_13, U410_13)
U334_13= NAND(U409_13, U408_13)
U335_13= NAND(U407_13, U406_13)
U336_13= NAND(U405_13, U404_13)
U337_13= NAND(U398_13, U397_13)
U338_13= NAND(U396_13, U395_13)
U339_13= NAND(U394_13, U393_13)
U340_13= NAND(U392_13, U391_13)
U341_13= NAND(U390_13, U389_13)
U342_13= NAND(U388_13, U387_13)
U343_13= NAND(U386_13, U385_13)
U344_13= NAND(U384_13, U383_13)
U345_13= NOT(STATO_REG_0__13)
U346_13= NOT(STATO_REG_1__13)
U347_13= NOT(GT_88_U6_13)
U348_13= NAND(STATO_REG_1__13, U345_13)
U349_13= NOT(AVERAGE_13)
U350_13= NOT(ENABLE_13)
U351_13= NOT(RESTART_13)
U352_13= NOT(GTE_79_U6_13)
U353_13= NAND(U552_13, U551_13)
U354_13= NAND(U554_13, U553_13)
U355_13= NAND(U556_13, U555_13)
U356_13= NAND(U558_13, U557_13)
U357_13= NAND(U560_13, U559_13)
U358_13= NAND(U562_13, U561_13)
U359_13= NAND(U564_13, U563_13)
U360_13= NAND(U566_13, U565_13)
U361_13= NAND(U568_13, U567_13)
U362_13= NAND(U570_13, U569_13)
U363_13= NAND(U572_13, U571_13)
U364_13= NAND(U574_13, U573_13)
U365_13= NAND(U576_13, U575_13)
U366_13= NAND(U578_13, U577_13)
U367_13= AND(U514_13, U512_13, U513_13, U517_13)
U368_13= AND(U520_13, U518_13, U519_13, U523_13)
U369_13= AND(U526_13, U524_13, U525_13)
U370_13= AND(U532_13, U530_13)
U371_13= AND(U538_13, U536_13)
U372_13= AND(U544_13, U542_13)
U373_13= NOT(GTE_67_U6_13)
U374_13= OR(STATO_REG_1__13, STATO_REG_0__13)
U375_13= NOT(U374_13)
U376_13= NOT(U348_13)
U377_13= NAND(STATO_REG_0__13, U346_13)
U378_13= NOT(U280_13)
U379_13= NAND(GT_88_U6_13, STATO_REG_1__13)
U380_13= NAND(U345_13, U379_13)
U381_13= OR(STATO_REG_0__13, GT_88_U6_13)
U382_13= NAND(U374_13, U381_13)
U383_13= NAND(RMAX_REG_7__13, U382_13)
U384_13= NAND(DATA_IN_7__13, U380_13)
U385_13= NAND(RMAX_REG_6__13, U382_13)
U386_13= NAND(DATA_IN_6__13, U380_13)
U387_13= NAND(RMAX_REG_5__13, U382_13)
U388_13= NAND(DATA_IN_5__13, U380_13)
U389_13= NAND(RMAX_REG_4__13, U382_13)
U390_13= NAND(DATA_IN_4__13, U380_13)
U391_13= NAND(RMAX_REG_3__13, U382_13)
U392_13= NAND(DATA_IN_3__13, U380_13)
U393_13= NAND(RMAX_REG_2__13, U382_13)
U394_13= NAND(DATA_IN_2__13, U380_13)
U395_13= NAND(RMAX_REG_1__13, U382_13)
U396_13= NAND(DATA_IN_1__13, U380_13)
U397_13= NAND(RMAX_REG_0__13, U382_13)
U398_13= NAND(DATA_IN_0__13, U380_13)
U399_13= NAND(LT_90_U6_13, U347_13)
U400_13= NAND(U399_13, U345_13)
U401_13= NAND(U374_13, U400_13)
U402_13= NAND(STATO_REG_1__13, U347_13, LT_90_U6_13)
U403_13= NAND(U345_13, U402_13)
U404_13= NAND(DATA_IN_7__13, U403_13)
U405_13= NAND(RMIN_REG_7__13, U401_13)
U406_13= NAND(DATA_IN_6__13, U403_13)
U407_13= NAND(RMIN_REG_6__13, U401_13)
U408_13= NAND(DATA_IN_5__13, U403_13)
U409_13= NAND(RMIN_REG_5__13, U401_13)
U410_13= NAND(DATA_IN_4__13, U403_13)
U411_13= NAND(RMIN_REG_4__13, U401_13)
U412_13= NAND(DATA_IN_3__13, U403_13)
U413_13= NAND(RMIN_REG_3__13, U401_13)
U414_13= NAND(DATA_IN_2__13, U403_13)
U415_13= NAND(RMIN_REG_2__13, U401_13)
U416_13= NAND(DATA_IN_1__13, U403_13)
U417_13= NAND(RMIN_REG_1__13, U401_13)
U418_13= NAND(DATA_IN_0__13, U403_13)
U419_13= NAND(RMIN_REG_0__13, U401_13)
U420_13= OR(STATO_REG_0__13, ENABLE_13)
U421_13= NAND(U374_13, U420_13)
U422_13= NAND(U278_13, DATA_IN_7__13)
U423_13= NAND(RLAST_REG_7__13, U421_13)
U424_13= NAND(U278_13, DATA_IN_6__13)
U425_13= NAND(RLAST_REG_6__13, U421_13)
U426_13= NAND(U278_13, DATA_IN_5__13)
U427_13= NAND(RLAST_REG_5__13, U421_13)
U428_13= NAND(U278_13, DATA_IN_4__13)
U429_13= NAND(RLAST_REG_4__13, U421_13)
U430_13= NAND(U278_13, DATA_IN_3__13)
U431_13= NAND(RLAST_REG_3__13, U421_13)
U432_13= NAND(U278_13, DATA_IN_2__13)
U433_13= NAND(RLAST_REG_2__13, U421_13)
U434_13= NAND(U278_13, DATA_IN_1__13)
U435_13= NAND(RLAST_REG_1__13, U421_13)
U436_13= NAND(U278_13, DATA_IN_0__13)
U437_13= NAND(RLAST_REG_0__13, U421_13)
U438_13= NAND(U376_13, DATA_IN_7__13)
U439_13= NAND(REG1_REG_7__13, U378_13)
U440_13= NAND(U376_13, DATA_IN_6__13)
U441_13= NAND(REG1_REG_6__13, U378_13)
U442_13= NAND(U376_13, DATA_IN_5__13)
U443_13= NAND(REG1_REG_5__13, U378_13)
U444_13= NAND(U376_13, DATA_IN_4__13)
U445_13= NAND(REG1_REG_4__13, U378_13)
U446_13= NAND(U376_13, DATA_IN_3__13)
U447_13= NAND(REG1_REG_3__13, U378_13)
U448_13= NAND(U376_13, DATA_IN_2__13)
U449_13= NAND(REG1_REG_2__13, U378_13)
U450_13= NAND(U376_13, DATA_IN_1__13)
U451_13= NAND(REG1_REG_1__13, U378_13)
U452_13= NAND(U376_13, DATA_IN_0__13)
U453_13= NAND(REG1_REG_0__13, U378_13)
U454_13= NAND(REG1_REG_7__13, U376_13)
U455_13= NAND(REG2_REG_7__13, U378_13)
U456_13= NAND(REG1_REG_6__13, U376_13)
U457_13= NAND(REG2_REG_6__13, U378_13)
U458_13= NAND(REG1_REG_5__13, U376_13)
U459_13= NAND(REG2_REG_5__13, U378_13)
U460_13= NAND(REG1_REG_4__13, U376_13)
U461_13= NAND(REG2_REG_4__13, U378_13)
U462_13= NAND(REG1_REG_3__13, U376_13)
U463_13= NAND(REG2_REG_3__13, U378_13)
U464_13= NAND(REG1_REG_2__13, U376_13)
U465_13= NAND(REG2_REG_2__13, U378_13)
U466_13= NAND(REG1_REG_1__13, U376_13)
U467_13= NAND(REG2_REG_1__13, U378_13)
U468_13= NAND(REG1_REG_0__13, U376_13)
U469_13= NAND(REG2_REG_0__13, U378_13)
U470_13= NAND(REG2_REG_7__13, U376_13)
U471_13= NAND(REG3_REG_7__13, U378_13)
U472_13= NAND(REG2_REG_6__13, U376_13)
U473_13= NAND(REG3_REG_6__13, U378_13)
U474_13= NAND(REG2_REG_5__13, U376_13)
U475_13= NAND(REG3_REG_5__13, U378_13)
U476_13= NAND(REG2_REG_4__13, U376_13)
U477_13= NAND(REG3_REG_4__13, U378_13)
U478_13= NAND(REG2_REG_3__13, U376_13)
U479_13= NAND(REG3_REG_3__13, U378_13)
U480_13= NAND(REG2_REG_2__13, U376_13)
U481_13= NAND(REG3_REG_2__13, U378_13)
U482_13= NAND(REG2_REG_1__13, U376_13)
U483_13= NAND(REG3_REG_1__13, U378_13)
U484_13= NAND(REG2_REG_0__13, U376_13)
U485_13= NAND(REG3_REG_0__13, U378_13)
U486_13= NAND(REG3_REG_7__13, U376_13)
U487_13= NAND(REG4_REG_7__13, U378_13)
U488_13= NAND(REG3_REG_6__13, U376_13)
U489_13= NAND(REG4_REG_6__13, U378_13)
U490_13= NAND(REG3_REG_5__13, U376_13)
U491_13= NAND(REG4_REG_5__13, U378_13)
U492_13= NAND(REG3_REG_4__13, U376_13)
U493_13= NAND(REG4_REG_4__13, U378_13)
U494_13= NAND(REG3_REG_3__13, U376_13)
U495_13= NAND(REG4_REG_3__13, U378_13)
U496_13= NAND(REG3_REG_2__13, U376_13)
U497_13= NAND(REG4_REG_2__13, U378_13)
U498_13= NAND(REG3_REG_1__13, U376_13)
U499_13= NAND(REG4_REG_1__13, U378_13)
U500_13= NAND(REG3_REG_0__13, U376_13)
U501_13= NAND(REG4_REG_0__13, U378_13)
U502_13= NAND(U277_13, RLAST_REG_7__13)
U503_13= NAND(U275_13, REG4_REG_7__13)
U504_13= NAND(SUB_70_166_U22_13, U274_13)
U505_13= NAND(SUB_82_165_U22_13, U273_13)
U506_13= NAND(DATA_OUT_REG_7__13, U378_13)
U507_13= NAND(U277_13, RLAST_REG_6__13)
U508_13= NAND(U275_13, REG4_REG_6__13)
U509_13= NAND(SUB_70_166_U9_13, U274_13)
U510_13= NAND(SUB_82_165_U9_13, U273_13)
U511_13= NAND(DATA_OUT_REG_6__13, U378_13)
U512_13= NAND(U277_13, RLAST_REG_5__13)
U513_13= NAND(R179_U4_13, U276_13)
U514_13= NAND(U275_13, REG4_REG_5__13)
U515_13= NAND(SUB_70_166_U8_13, U274_13)
U516_13= NAND(SUB_82_165_U8_13, U273_13)
U517_13= NAND(DATA_OUT_REG_5__13, U378_13)
U518_13= NAND(U277_13, RLAST_REG_4__13)
U519_13= NAND(R179_U21_13, U276_13)
U520_13= NAND(U275_13, REG4_REG_4__13)
U521_13= NAND(SUB_70_166_U7_13, U274_13)
U522_13= NAND(SUB_82_165_U7_13, U273_13)
U523_13= NAND(DATA_OUT_REG_4__13, U378_13)
U524_13= NAND(U277_13, RLAST_REG_3__13)
U525_13= NAND(R179_U22_13, U276_13)
U526_13= NAND(U275_13, REG4_REG_3__13)
U527_13= NAND(SUB_70_166_U18_13, U274_13)
U528_13= NAND(SUB_82_165_U18_13, U273_13)
U529_13= NAND(DATA_OUT_REG_3__13, U378_13)
U530_13= NAND(U277_13, RLAST_REG_2__13)
U531_13= NAND(R179_U23_13, U276_13)
U532_13= NAND(U275_13, REG4_REG_2__13)
U533_13= NAND(SUB_70_166_U6_13, U274_13)
U534_13= NAND(SUB_82_165_U6_13, U273_13)
U535_13= NAND(DATA_OUT_REG_2__13, U378_13)
U536_13= NAND(U277_13, RLAST_REG_1__13)
U537_13= NAND(R179_U24_13, U276_13)
U538_13= NAND(U275_13, REG4_REG_1__13)
U539_13= NAND(SUB_70_166_U16_13, U274_13)
U540_13= NAND(SUB_82_165_U16_13, U273_13)
U541_13= NAND(DATA_OUT_REG_1__13, U378_13)
U542_13= NAND(U277_13, RLAST_REG_0__13)
U543_13= NAND(R179_U5_13, U276_13)
U544_13= NAND(U275_13, REG4_REG_0__13)
U545_13= NAND(SUB_70_U15_13, U274_13)
U546_13= NAND(SUB_82_U15_13, U273_13)
U547_13= NAND(DATA_OUT_REG_0__13, U378_13)
U548_13= NAND(ENABLE_13, U349_13, GTE_79_U6_13)
U549_13= NAND(RESTART_13, U373_13)
U550_13= NAND(U548_13, U351_13)
U551_13= NAND(DATA_IN_6__13, U351_13)
U552_13= NAND(RESTART_13, RMAX_REG_6__13)
U553_13= NAND(DATA_IN_5__13, U351_13)
U554_13= NAND(RESTART_13, RMAX_REG_5__13)
U555_13= NAND(DATA_IN_4__13, U351_13)
U556_13= NAND(RESTART_13, RMAX_REG_4__13)
U557_13= NAND(DATA_IN_3__13, U351_13)
U558_13= NAND(RESTART_13, RMAX_REG_3__13)
U559_13= NAND(DATA_IN_2__13, U351_13)
U560_13= NAND(RESTART_13, RMAX_REG_2__13)
U561_13= NAND(DATA_IN_1__13, U351_13)
U562_13= NAND(RESTART_13, RMAX_REG_1__13)
U563_13= NAND(DATA_IN_0__13, U351_13)
U564_13= NAND(RESTART_13, RMAX_REG_0__13)
U565_13= NAND(REG4_REG_6__13, U351_13)
U566_13= NAND(RESTART_13, RMIN_REG_6__13)
U567_13= NAND(REG4_REG_5__13, U351_13)
U568_13= NAND(RESTART_13, RMIN_REG_5__13)
U569_13= NAND(REG4_REG_4__13, U351_13)
U570_13= NAND(RESTART_13, RMIN_REG_4__13)
U571_13= NAND(REG4_REG_3__13, U351_13)
U572_13= NAND(RESTART_13, RMIN_REG_3__13)
U573_13= NAND(REG4_REG_2__13, U351_13)
U574_13= NAND(RESTART_13, RMIN_REG_2__13)
U575_13= NAND(REG4_REG_1__13, U351_13)
U576_13= NAND(RESTART_13, RMIN_REG_1__13)
U577_13= NAND(REG4_REG_0__13, U351_13)
U578_13= NAND(RESTART_13, RMIN_REG_0__13)
SUB_70_U33_13= NAND(SUB_70_U22_13, SUB_70_U18_13)
SUB_70_U32_13= NAND(R179_U23_13, SUB_70_U10_13)
SUB_70_U31_13= NAND(SUB_70_U24_13, SUB_70_U16_13)
SUB_70_U30_13= NAND(R179_U4_13, SUB_70_U12_13)
SUB_70_U29_13= NAND(R179_U24_13, SUB_70_U28_13)
SUB_70_U28_13= OR(R179_U5_13, R179_U20_13)
SUB_70_U27_13= NAND(R179_U22_13, SUB_70_U26_13)
SUB_70_U26_13= NAND(SUB_70_U22_13, SUB_70_U18_13)
SUB_70_U25_13= NAND(R179_U21_13, SUB_70_U11_13)
SUB_70_U24_13= NOT(SUB_70_U12_13)
SUB_70_U23_13= NOT(SUB_70_U11_13)
GTE_67_U6_13= NOT(ADD_65_U5_13)
SUB_82_U6_13= AND(SUB_82_U29_13, SUB_82_U10_13)
SUB_82_U7_13= AND(SUB_82_U27_13, SUB_82_U11_13)
SUB_82_U8_13= AND(SUB_82_U25_13, SUB_82_U12_13)
SUB_82_U9_13= NAND(SUB_82_U24_13, SUB_82_U16_13)
SUB_82_U10_13= OR(R179_U5_13, R179_U20_13, R179_U24_13)
SUB_82_U11_13= NAND(SUB_82_U22_13, SUB_82_U18_13, SUB_82_U14_13)
SUB_82_U12_13= NAND(SUB_82_U23_13, SUB_82_U13_13)
SUB_82_U13_13= NOT(R179_U21_13)
SUB_82_U14_13= NOT(R179_U22_13)
SUB_82_U15_13= NAND(SUB_82_U35_13, SUB_82_U34_13)
SUB_82_U16_13= NOT(R179_U4_13)
SUB_82_U17_13= AND(SUB_82_U31_13, SUB_82_U30_13)
SUB_82_U18_13= NOT(R179_U23_13)
SUB_82_U19_13= AND(SUB_82_U33_13, SUB_82_U32_13)
SUB_82_U20_13= NOT(R179_U5_13)
SUB_82_U21_13= NOT(R179_U20_13)
SUB_82_U22_13= NOT(SUB_82_U10_13)
SUB_82_U23_13= NOT(SUB_82_U11_13)
SUB_82_U24_13= NOT(SUB_82_U12_13)
SUB_82_U25_13= NAND(R179_U21_13, SUB_82_U11_13)
SUB_82_U26_13= NAND(SUB_82_U22_13, SUB_82_U18_13)
SUB_82_U27_13= NAND(R179_U22_13, SUB_82_U26_13)
SUB_82_U28_13= OR(R179_U5_13, R179_U20_13)
SUB_82_U29_13= NAND(R179_U24_13, SUB_82_U28_13)
SUB_82_U30_13= NAND(R179_U4_13, SUB_82_U12_13)
SUB_82_U31_13= NAND(SUB_82_U24_13, SUB_82_U16_13)
SUB_82_U32_13= NAND(R179_U23_13, SUB_82_U10_13)
SUB_82_U33_13= NAND(SUB_82_U22_13, SUB_82_U18_13)
SUB_82_U34_13= NAND(R179_U5_13, SUB_82_U21_13)
SUB_82_U35_13= NAND(R179_U20_13, SUB_82_U20_13)
ADD_65_U4_13= AND(RMAX_REG_6__13, ADD_65_U7_13)
ADD_65_U5_13= NAND(ADD_65_U31_13, ADD_65_U30_13)
ADD_65_U6_13= NOT(RMAX_REG_6__13)
ADD_65_U7_13= NAND(ADD_65_U24_13, ADD_65_U23_13)
ADD_65_U8_13= OR(RMIN_REG_5__13, RMAX_REG_5__13)
ADD_65_U9_13= NAND(RMAX_REG_1__13, RMIN_REG_1__13)
ADD_65_U10_13= NAND(RMAX_REG_0__13, RMIN_REG_0__13)
ADD_65_U11_13= NAND(ADD_65_U10_13, ADD_65_U9_13)
ADD_65_U12_13= OR(RMAX_REG_1__13, RMIN_REG_1__13)
ADD_65_U13_13= OR(RMAX_REG_2__13, RMIN_REG_2__13)
ADD_65_U14_13= NAND(ADD_65_U12_13, ADD_65_U13_13, ADD_65_U11_13)
ADD_65_U15_13= NAND(RMAX_REG_3__13, RMIN_REG_3__13)
ADD_65_U16_13= NAND(RMAX_REG_2__13, RMIN_REG_2__13)
ADD_65_U17_13= NAND(ADD_65_U15_13, ADD_65_U16_13, ADD_65_U14_13)
ADD_65_U18_13= OR(RMAX_REG_3__13, RMIN_REG_3__13)
ADD_65_U19_13= OR(RMAX_REG_4__13, RMIN_REG_4__13)
ADD_65_U20_13= NAND(ADD_65_U18_13, ADD_65_U19_13, ADD_65_U17_13)
ADD_65_U21_13= NAND(RMAX_REG_4__13, RMIN_REG_4__13)
ADD_65_U22_13= NAND(ADD_65_U20_13, ADD_65_U21_13)
ADD_65_U23_13= NAND(ADD_65_U22_13, ADD_65_U8_13)
ADD_65_U24_13= NAND(RMAX_REG_5__13, RMIN_REG_5__13)
ADD_65_U25_13= NOT(ADD_65_U7_13)
ADD_65_U26_13= OR(RMIN_REG_6__13, ADD_65_U4_13)
ADD_65_U27_13= NAND(ADD_65_U25_13, ADD_65_U6_13)
ADD_65_U28_13= NAND(ADD_65_U27_13, ADD_65_U26_13)
ADD_65_U29_13= OR(RMIN_REG_7__13, RMAX_REG_7__13)
ADD_65_U30_13= NAND(RMIN_REG_7__13, RMAX_REG_7__13)
ADD_65_U31_13= NAND(ADD_65_U29_13, ADD_65_U28_13)
ADD_77_U4_13= AND(DATA_IN_6__13, ADD_77_U7_13)
ADD_77_U5_13= NAND(ADD_77_U31_13, ADD_77_U30_13)
ADD_77_U6_13= NOT(DATA_IN_6__13)
ADD_77_U7_13= NAND(ADD_77_U24_13, ADD_77_U23_13)
ADD_77_U8_13= OR(REG4_REG_5__13, DATA_IN_5__13)
ADD_77_U9_13= NAND(DATA_IN_1__13, REG4_REG_1__13)
ADD_77_U10_13= NAND(DATA_IN_0__13, REG4_REG_0__13)
ADD_77_U11_13= NAND(ADD_77_U10_13, ADD_77_U9_13)
ADD_77_U12_13= OR(DATA_IN_1__13, REG4_REG_1__13)
ADD_77_U13_13= OR(DATA_IN_2__13, REG4_REG_2__13)
ADD_77_U14_13= NAND(ADD_77_U12_13, ADD_77_U13_13, ADD_77_U11_13)
ADD_77_U15_13= NAND(DATA_IN_3__13, REG4_REG_3__13)
ADD_77_U16_13= NAND(DATA_IN_2__13, REG4_REG_2__13)
ADD_77_U17_13= NAND(ADD_77_U15_13, ADD_77_U16_13, ADD_77_U14_13)
ADD_77_U18_13= OR(DATA_IN_3__13, REG4_REG_3__13)
ADD_77_U19_13= OR(DATA_IN_4__13, REG4_REG_4__13)
ADD_77_U20_13= NAND(ADD_77_U18_13, ADD_77_U19_13, ADD_77_U17_13)
ADD_77_U21_13= NAND(DATA_IN_4__13, REG4_REG_4__13)
ADD_77_U22_13= NAND(ADD_77_U20_13, ADD_77_U21_13)
ADD_77_U23_13= NAND(ADD_77_U22_13, ADD_77_U8_13)
ADD_77_U24_13= NAND(DATA_IN_5__13, REG4_REG_5__13)
ADD_77_U25_13= NOT(ADD_77_U7_13)
ADD_77_U26_13= OR(REG4_REG_6__13, ADD_77_U4_13)
ADD_77_U27_13= NAND(ADD_77_U25_13, ADD_77_U6_13)
ADD_77_U28_13= NAND(ADD_77_U27_13, ADD_77_U26_13)
ADD_77_U29_13= OR(REG4_REG_7__13, DATA_IN_7__13)
ADD_77_U30_13= NAND(REG4_REG_7__13, DATA_IN_7__13)
ADD_77_U31_13= NAND(ADD_77_U29_13, ADD_77_U28_13)
SUB_70_166_U6_13= AND(SUB_70_166_U31_13, SUB_70_166_U10_13)
SUB_70_166_U7_13= AND(SUB_70_166_U29_13, SUB_70_166_U11_13)
SUB_70_166_U8_13= AND(SUB_70_166_U27_13, SUB_70_166_U12_13)
SUB_70_166_U9_13= NAND(SUB_70_166_U21_13, SUB_70_166_U26_13)
SUB_70_166_U10_13= OR(SUB_70_U6_13, SUB_70_U15_13, SUB_70_U19_13)
SUB_70_166_U11_13= NAND(SUB_70_166_U23_13, SUB_70_166_U17_13, SUB_70_166_U15_13)
SUB_70_166_U12_13= NAND(SUB_70_166_U24_13, SUB_70_166_U14_13)
SUB_70_166_U13_13= NOT(SUB_70_U9_13)
SUB_70_166_U14_13= NOT(SUB_70_U17_13)
SUB_70_166_U15_13= NOT(SUB_70_U8_13)
SUB_70_166_U16_13= NAND(SUB_70_166_U35_13, SUB_70_166_U34_13)
SUB_70_166_U17_13= NOT(SUB_70_U7_13)
SUB_70_166_U18_13= AND(SUB_70_166_U33_13, SUB_70_166_U32_13)
SUB_70_166_U19_13= NOT(SUB_70_U6_13)
SUB_70_166_U20_13= NOT(SUB_70_U15_13)
SUB_70_166_U21_13= NAND(SUB_70_166_U12_13, SUB_70_166_U13_13)
SUB_70_166_U22_13= NOT(SUB_70_166_U21_13)
SUB_70_166_U23_13= NOT(SUB_70_166_U10_13)
SUB_70_166_U24_13= NOT(SUB_70_166_U11_13)
SUB_70_166_U25_13= NOT(SUB_70_166_U12_13)
SUB_70_166_U26_13= NAND(SUB_70_U9_13, SUB_70_166_U25_13)
SUB_70_166_U27_13= NAND(SUB_70_U17_13, SUB_70_166_U11_13)
SUB_70_166_U28_13= NAND(SUB_70_166_U23_13, SUB_70_166_U17_13)
SUB_70_166_U29_13= NAND(SUB_70_U8_13, SUB_70_166_U28_13)
SUB_70_166_U30_13= OR(SUB_70_U6_13, SUB_70_U15_13)
SUB_70_166_U31_13= NAND(SUB_70_U19_13, SUB_70_166_U30_13)
SUB_70_166_U32_13= NAND(SUB_70_U7_13, SUB_70_166_U10_13)
SUB_70_166_U33_13= NAND(SUB_70_166_U23_13, SUB_70_166_U17_13)
SUB_70_166_U34_13= NAND(SUB_70_U6_13, SUB_70_166_U20_13)
SUB_70_166_U35_13= NAND(SUB_70_U15_13, SUB_70_166_U19_13)
LT_90_U6_13= NAND(LT_90_U41_13, LT_90_U42_13)
LT_90_U7_13= NOT(DATA_IN_7__13)
LT_90_U8_13= NOT(DATA_IN_1__13)
LT_90_U9_13= NOT(RMIN_REG_1__13)
LT_90_U10_13= NOT(RMIN_REG_2__13)
LT_90_U11_13= NOT(DATA_IN_2__13)
LT_90_U12_13= NOT(DATA_IN_3__13)
LT_90_U13_13= NOT(RMIN_REG_3__13)
LT_90_U14_13= NOT(RMIN_REG_4__13)
LT_90_U15_13= NOT(DATA_IN_4__13)
LT_90_U16_13= NOT(DATA_IN_5__13)
LT_90_U17_13= NOT(RMIN_REG_5__13)
LT_90_U18_13= NOT(RMIN_REG_6__13)
LT_90_U19_13= NOT(DATA_IN_6__13)
LT_90_U20_13= NOT(RMIN_REG_7__13)
LT_90_U21_13= NOT(DATA_IN_0__13)
LT_90_U22_13= NAND(DATA_IN_1__13, LT_90_U9_13)
LT_90_U23_13= NAND(RMIN_REG_0__13, LT_90_U21_13, LT_90_U22_13)
LT_90_U24_13= NAND(RMIN_REG_1__13, LT_90_U8_13)
LT_90_U25_13= NAND(RMIN_REG_2__13, LT_90_U11_13)
LT_90_U26_13= NAND(LT_90_U24_13, LT_90_U25_13, LT_90_U23_13)
LT_90_U27_13= NAND(DATA_IN_2__13, LT_90_U10_13)
LT_90_U28_13= NAND(DATA_IN_3__13, LT_90_U13_13)
LT_90_U29_13= NAND(LT_90_U27_13, LT_90_U28_13, LT_90_U26_13)
LT_90_U30_13= NAND(RMIN_REG_3__13, LT_90_U12_13)
LT_90_U31_13= NAND(RMIN_REG_4__13, LT_90_U15_13)
LT_90_U32_13= NAND(LT_90_U30_13, LT_90_U31_13, LT_90_U29_13)
LT_90_U33_13= NAND(DATA_IN_4__13, LT_90_U14_13)
LT_90_U34_13= NAND(DATA_IN_5__13, LT_90_U17_13)
LT_90_U35_13= NAND(LT_90_U33_13, LT_90_U34_13, LT_90_U32_13)
LT_90_U36_13= NAND(RMIN_REG_5__13, LT_90_U16_13)
LT_90_U37_13= NAND(RMIN_REG_6__13, LT_90_U19_13)
LT_90_U38_13= NAND(LT_90_U36_13, LT_90_U37_13, LT_90_U35_13)
LT_90_U39_13= NAND(DATA_IN_6__13, LT_90_U18_13)
LT_90_U40_13= NAND(RMIN_REG_7__13, LT_90_U7_13)
LT_90_U41_13= NAND(LT_90_U39_13, LT_90_U40_13, LT_90_U38_13)
LT_90_U42_13= NAND(DATA_IN_7__13, LT_90_U20_13)
GT_88_U6_13= NAND(GT_88_U41_13, GT_88_U42_13)
GT_88_U7_13= NOT(RMAX_REG_7__13)
GT_88_U8_13= NOT(RMAX_REG_1__13)
GT_88_U9_13= NOT(DATA_IN_1__13)
GT_88_U10_13= NOT(DATA_IN_2__13)
GT_88_U11_13= NOT(RMAX_REG_2__13)
GT_88_U12_13= NOT(RMAX_REG_3__13)
GT_88_U13_13= NOT(DATA_IN_3__13)
GT_88_U14_13= NOT(DATA_IN_4__13)
GT_88_U15_13= NOT(RMAX_REG_4__13)
GT_88_U16_13= NOT(RMAX_REG_5__13)
GT_88_U17_13= NOT(DATA_IN_5__13)
GT_88_U18_13= NOT(DATA_IN_6__13)
GT_88_U19_13= NOT(RMAX_REG_6__13)
GT_88_U20_13= NOT(DATA_IN_7__13)
GT_88_U21_13= NOT(RMAX_REG_0__13)
GT_88_U22_13= NAND(RMAX_REG_1__13, GT_88_U9_13)
GT_88_U23_13= NAND(DATA_IN_0__13, GT_88_U21_13, GT_88_U22_13)
GT_88_U24_13= NAND(DATA_IN_1__13, GT_88_U8_13)
GT_88_U25_13= NAND(DATA_IN_2__13, GT_88_U11_13)
GT_88_U26_13= NAND(GT_88_U24_13, GT_88_U25_13, GT_88_U23_13)
GT_88_U27_13= NAND(RMAX_REG_2__13, GT_88_U10_13)
GT_88_U28_13= NAND(RMAX_REG_3__13, GT_88_U13_13)
GT_88_U29_13= NAND(GT_88_U27_13, GT_88_U28_13, GT_88_U26_13)
GT_88_U30_13= NAND(DATA_IN_3__13, GT_88_U12_13)
GT_88_U31_13= NAND(DATA_IN_4__13, GT_88_U15_13)
GT_88_U32_13= NAND(GT_88_U30_13, GT_88_U31_13, GT_88_U29_13)
GT_88_U33_13= NAND(RMAX_REG_4__13, GT_88_U14_13)
GT_88_U34_13= NAND(RMAX_REG_5__13, GT_88_U17_13)
GT_88_U35_13= NAND(GT_88_U33_13, GT_88_U34_13, GT_88_U32_13)
GT_88_U36_13= NAND(DATA_IN_5__13, GT_88_U16_13)
GT_88_U37_13= NAND(DATA_IN_6__13, GT_88_U19_13)
GT_88_U38_13= NAND(GT_88_U36_13, GT_88_U37_13, GT_88_U35_13)
GT_88_U39_13= NAND(RMAX_REG_6__13, GT_88_U18_13)
GT_88_U40_13= NAND(DATA_IN_7__13, GT_88_U7_13)
GT_88_U41_13= NAND(GT_88_U39_13, GT_88_U40_13, GT_88_U38_13)
GT_88_U42_13= NAND(RMAX_REG_7__13, GT_88_U20_13)
SUB_82_165_U6_13= AND(SUB_82_165_U31_13, SUB_82_165_U10_13)
SUB_82_165_U7_13= AND(SUB_82_165_U29_13, SUB_82_165_U11_13)
SUB_82_165_U8_13= AND(SUB_82_165_U27_13, SUB_82_165_U12_13)
SUB_82_165_U9_13= NAND(SUB_82_165_U21_13, SUB_82_165_U26_13)
SUB_82_165_U10_13= OR(SUB_82_U6_13, SUB_82_U15_13, SUB_82_U19_13)
SUB_82_165_U11_13= NAND(SUB_82_165_U23_13, SUB_82_165_U17_13, SUB_82_165_U15_13)
SUB_82_165_U12_13= NAND(SUB_82_165_U24_13, SUB_82_165_U14_13)
SUB_82_165_U13_13= NOT(SUB_82_U9_13)
SUB_82_165_U14_13= NOT(SUB_82_U17_13)
SUB_82_165_U15_13= NOT(SUB_82_U8_13)
SUB_82_165_U16_13= NAND(SUB_82_165_U35_13, SUB_82_165_U34_13)
SUB_82_165_U17_13= NOT(SUB_82_U7_13)
SUB_82_165_U18_13= AND(SUB_82_165_U33_13, SUB_82_165_U32_13)
SUB_82_165_U19_13= NOT(SUB_82_U6_13)
SUB_82_165_U20_13= NOT(SUB_82_U15_13)
SUB_82_165_U21_13= NAND(SUB_82_165_U12_13, SUB_82_165_U13_13)
SUB_82_165_U22_13= NOT(SUB_82_165_U21_13)
SUB_82_165_U23_13= NOT(SUB_82_165_U10_13)
SUB_82_165_U24_13= NOT(SUB_82_165_U11_13)
SUB_82_165_U25_13= NOT(SUB_82_165_U12_13)
SUB_82_165_U26_13= NAND(SUB_82_U9_13, SUB_82_165_U25_13)
SUB_82_165_U27_13= NAND(SUB_82_U17_13, SUB_82_165_U11_13)
SUB_82_165_U28_13= NAND(SUB_82_165_U23_13, SUB_82_165_U17_13)
SUB_82_165_U29_13= NAND(SUB_82_U8_13, SUB_82_165_U28_13)
SUB_82_165_U30_13= OR(SUB_82_U6_13, SUB_82_U15_13)
SUB_82_165_U31_13= NAND(SUB_82_U19_13, SUB_82_165_U30_13)
SUB_82_165_U32_13= NAND(SUB_82_U7_13, SUB_82_165_U10_13)
SUB_82_165_U33_13= NAND(SUB_82_165_U23_13, SUB_82_165_U17_13)
SUB_82_165_U34_13= NAND(SUB_82_U6_13, SUB_82_165_U20_13)
SUB_82_165_U35_13= NAND(SUB_82_U15_13, SUB_82_165_U19_13)
GTE_79_U6_13= NOT(ADD_77_U5_13)
R179_U4_13= AND(R179_U55_13, R179_U51_13)
R179_U5_13= NAND(R179_U94_13, R179_U93_13, R179_U56_13)
R179_U6_13= NOT(U359_13)
R179_U7_13= NOT(U366_13)
R179_U8_13= NOT(U365_13)
R179_U9_13= NAND(U366_13, U359_13)
R179_U10_13= NOT(U358_13)
R179_U11_13= NOT(U357_13)
R179_U12_13= NOT(U364_13)
R179_U13_13= NOT(U356_13)
R179_U14_13= NOT(U363_13)
R179_U15_13= NOT(U355_13)
R179_U16_13= NOT(U362_13)
R179_U17_13= NOT(U354_13)
R179_U18_13= NOT(U361_13)
R179_U19_13= NAND(R179_U46_13, R179_U45_13)
R179_U20_13= NAND(R179_U96_13, R179_U95_13)
R179_U21_13= NAND(R179_U68_13, R179_U67_13)
R179_U22_13= NAND(R179_U75_13, R179_U74_13)
R179_U23_13= NAND(R179_U82_13, R179_U81_13)
R179_U24_13= NAND(R179_U89_13, R179_U88_13)
R179_U25_13= NOT(U360_13)
R179_U26_13= NOT(U353_13)
R179_U27_13= NAND(R179_U42_13, R179_U41_13)
R179_U28_13= NAND(R179_U38_13, R179_U37_13)
R179_U29_13= NAND(R179_U30_13, R179_U34_13)
R179_U30_13= NAND(U358_13, R179_U32_13)
R179_U31_13= NOT(R179_U30_13)
R179_U32_13= NOT(R179_U9_13)
R179_U33_13= NAND(R179_U10_13, R179_U9_13)
R179_U34_13= NAND(U365_13, R179_U33_13)
R179_U35_13= NOT(R179_U29_13)
R179_U36_13= OR(U357_13, U364_13)
R179_U37_13= NAND(R179_U36_13, R179_U29_13)
R179_U38_13= NAND(U364_13, U357_13)
R179_U39_13= NOT(R179_U28_13)
R179_U40_13= OR(U356_13, U363_13)
R179_U41_13= NAND(R179_U40_13, R179_U28_13)
R179_U42_13= NAND(U363_13, U356_13)
R179_U43_13= NOT(R179_U27_13)
R179_U44_13= OR(U355_13, U362_13)
R179_U45_13= NAND(R179_U44_13, R179_U27_13)
R179_U46_13= NAND(U362_13, U355_13)
R179_U47_13= NOT(R179_U19_13)
R179_U48_13= OR(U354_13, U361_13)
R179_U49_13= NAND(R179_U48_13, R179_U19_13)
R179_U50_13= NAND(U361_13, U354_13)
R179_U51_13= NAND(R179_U58_13, R179_U57_13, R179_U50_13, R179_U49_13)
R179_U52_13= NAND(U361_13, U354_13)
R179_U53_13= NAND(R179_U47_13, R179_U52_13)
R179_U54_13= OR(U361_13, U354_13)
R179_U55_13= NAND(R179_U54_13, R179_U61_13, R179_U53_13)
R179_U56_13= NAND(R179_U92_13, R179_U10_13)
R179_U57_13= NAND(U360_13, R179_U26_13)
R179_U58_13= NAND(U353_13, R179_U25_13)
R179_U59_13= NAND(U360_13, R179_U26_13)
R179_U60_13= NAND(U353_13, R179_U25_13)
R179_U61_13= NAND(R179_U60_13, R179_U59_13)
R179_U62_13= NAND(U361_13, R179_U17_13)
R179_U63_13= NAND(U354_13, R179_U18_13)
R179_U64_13= NAND(U361_13, R179_U17_13)
R179_U65_13= NAND(U354_13, R179_U18_13)
R179_U66_13= NAND(R179_U65_13, R179_U64_13)
R179_U67_13= NAND(R179_U63_13, R179_U62_13, R179_U19_13)
R179_U68_13= NAND(R179_U66_13, R179_U47_13)
R179_U69_13= NAND(U362_13, R179_U15_13)
R179_U70_13= NAND(U355_13, R179_U16_13)
R179_U71_13= NAND(U362_13, R179_U15_13)
R179_U72_13= NAND(U355_13, R179_U16_13)
R179_U73_13= NAND(R179_U72_13, R179_U71_13)
R179_U74_13= NAND(R179_U70_13, R179_U69_13, R179_U27_13)
R179_U75_13= NAND(R179_U43_13, R179_U73_13)
R179_U76_13= NAND(U363_13, R179_U13_13)
R179_U77_13= NAND(U356_13, R179_U14_13)
R179_U78_13= NAND(U363_13, R179_U13_13)
R179_U79_13= NAND(U356_13, R179_U14_13)
R179_U80_13= NAND(R179_U79_13, R179_U78_13)
R179_U81_13= NAND(R179_U77_13, R179_U76_13, R179_U28_13)
R179_U82_13= NAND(R179_U39_13, R179_U80_13)
R179_U83_13= NAND(U364_13, R179_U11_13)
R179_U84_13= NAND(U357_13, R179_U12_13)
R179_U85_13= NAND(U364_13, R179_U11_13)
R179_U86_13= NAND(U357_13, R179_U12_13)
R179_U87_13= NAND(R179_U86_13, R179_U85_13)
R179_U88_13= NAND(R179_U84_13, R179_U83_13, R179_U29_13)
R179_U89_13= NAND(R179_U35_13, R179_U87_13)
R179_U90_13= NAND(U365_13, R179_U9_13)
R179_U91_13= NAND(R179_U32_13, R179_U8_13)
R179_U92_13= NAND(R179_U91_13, R179_U90_13)
R179_U93_13= NAND(U358_13, R179_U9_13, R179_U8_13)
R179_U94_13= NAND(R179_U31_13, U365_13)
R179_U95_13= NAND(U366_13, R179_U6_13)
R179_U96_13= NAND(U359_13, R179_U7_13)
SUB_70_U6_13= AND(SUB_70_U29_13, SUB_70_U10_13)
SUB_70_U7_13= AND(SUB_70_U27_13, SUB_70_U11_13)
SUB_70_U8_13= AND(SUB_70_U25_13, SUB_70_U12_13)
SUB_70_U9_13= NAND(SUB_70_U24_13, SUB_70_U16_13)
SUB_70_U10_13= OR(R179_U5_13, R179_U20_13, R179_U24_13)
SUB_70_U11_13= NAND(SUB_70_U22_13, SUB_70_U18_13, SUB_70_U14_13)
SUB_70_U12_13= NAND(SUB_70_U23_13, SUB_70_U13_13)
SUB_70_U13_13= NOT(R179_U21_13)
SUB_70_U14_13= NOT(R179_U22_13)
SUB_70_U15_13= NAND(SUB_70_U35_13, SUB_70_U34_13)
SUB_70_U16_13= NOT(R179_U4_13)
SUB_70_U17_13= AND(SUB_70_U31_13, SUB_70_U30_13)
SUB_70_U18_13= NOT(R179_U23_13)
SUB_70_U19_13= AND(SUB_70_U33_13, SUB_70_U32_13)
SUB_70_U20_13= NOT(R179_U5_13)
SUB_70_U21_13= NOT(R179_U20_13)
SUB_70_U22_13= NOT(SUB_70_U10_13)

RMAX_REG_7__15 = BUF(U344_14)
RMAX_REG_6__15 = BUF(U343_14)
RMAX_REG_5__15 = BUF(U342_14)
RMAX_REG_4__15 = BUF(U341_14)
RMAX_REG_3__15 = BUF(U340_14)
RMAX_REG_2__15 = BUF(U339_14)
RMAX_REG_1__15 = BUF(U338_14)
RMAX_REG_0__15 = BUF(U337_14)
RMIN_REG_7__15 = BUF(U336_14)
RMIN_REG_6__15 = BUF(U335_14)
RMIN_REG_5__15 = BUF(U334_14)
RMIN_REG_4__15 = BUF(U333_14)
RMIN_REG_3__15 = BUF(U332_14)
RMIN_REG_2__15 = BUF(U331_14)
RMIN_REG_1__15 = BUF(U330_14)
RMIN_REG_0__15 = BUF(U329_14)
RLAST_REG_7__15 = BUF(U328_14)
RLAST_REG_6__15 = BUF(U327_14)
RLAST_REG_5__15 = BUF(U326_14)
RLAST_REG_4__15 = BUF(U325_14)
RLAST_REG_3__15 = BUF(U324_14)
RLAST_REG_2__15 = BUF(U323_14)
RLAST_REG_1__15 = BUF(U322_14)
RLAST_REG_0__15 = BUF(U321_14)
REG1_REG_7__15 = BUF(U320_14)
REG1_REG_6__15 = BUF(U319_14)
REG1_REG_5__15 = BUF(U318_14)
REG1_REG_4__15 = BUF(U317_14)
REG1_REG_3__15 = BUF(U316_14)
REG1_REG_2__15 = BUF(U315_14)
REG1_REG_1__15 = BUF(U314_14)
REG1_REG_0__15 = BUF(U313_14)
REG2_REG_7__15 = BUF(U312_14)
REG2_REG_6__15 = BUF(U311_14)
REG2_REG_5__15 = BUF(U310_14)
REG2_REG_4__15 = BUF(U309_14)
REG2_REG_3__15 = BUF(U308_14)
REG2_REG_2__15 = BUF(U307_14)
REG2_REG_1__15 = BUF(U306_14)
REG2_REG_0__15 = BUF(U305_14)
REG3_REG_7__15 = BUF(U304_14)
REG3_REG_6__15 = BUF(U303_14)
REG3_REG_5__15 = BUF(U302_14)
REG3_REG_4__15 = BUF(U301_14)
REG3_REG_3__15 = BUF(U300_14)
REG3_REG_2__15 = BUF(U299_14)
REG3_REG_1__15 = BUF(U298_14)
REG3_REG_0__15 = BUF(U297_14)
REG4_REG_7__15 = BUF(U296_14)
REG4_REG_6__15 = BUF(U295_14)
REG4_REG_5__15 = BUF(U294_14)
REG4_REG_4__15 = BUF(U293_14)
REG4_REG_3__15 = BUF(U292_14)
REG4_REG_2__15 = BUF(U291_14)
REG4_REG_1__15 = BUF(U290_14)
REG4_REG_0__15 = BUF(U289_14)
DATA_OUT_REG_7__15 = BUF(U288_14)
DATA_OUT_REG_6__15 = BUF(U287_14)
DATA_OUT_REG_5__15 = BUF(U286_14)
DATA_OUT_REG_4__15 = BUF(U285_14)
DATA_OUT_REG_3__15 = BUF(U284_14)
DATA_OUT_REG_2__15 = BUF(U283_14)
DATA_OUT_REG_1__15 = BUF(U282_14)
DATA_OUT_REG_0__15 = BUF(U281_14)
STATO_REG_1__15 = BUF(U280_14)
STATO_REG_0__15 = BUF(U375_14)





SUB_70_U35_14= NAND(R179_U20_14, SUB_70_U20_14)
SUB_70_U34_14= NAND(R179_U5_14, SUB_70_U21_14)
U272_14= AND(U279_14, U351_14)
U273_14= AND(ENABLE_14, U272_14, U349_14, U352_14)
U274_14= AND(U279_14, RESTART_14, U373_14)
U275_14= AND(AVERAGE_14, ENABLE_14, U272_14)
U276_14= AND(U550_14, U549_14, U279_14)
U277_14= AND(U272_14, U350_14)
U278_14= AND(STATO_REG_1__14, U420_14)
U279_14= AND(STATO_REG_1__14, U280_14)
U280_14= NAND(U348_14, U377_14)
U281_14= NAND(U546_14, U545_14, U547_14, U372_14, U543_14)
U282_14= NAND(U540_14, U539_14, U541_14, U371_14, U537_14)
U283_14= NAND(U534_14, U533_14, U535_14, U370_14, U531_14)
U284_14= NAND(U528_14, U527_14, U529_14, U369_14)
U285_14= NAND(U522_14, U521_14, U368_14)
U286_14= NAND(U516_14, U515_14, U367_14)
U287_14= NAND(U508_14, U507_14, U509_14, U511_14, U510_14)
U288_14= NAND(U503_14, U502_14, U504_14, U506_14, U505_14)
U289_14= NAND(U501_14, U500_14)
U290_14= NAND(U499_14, U498_14)
U291_14= NAND(U497_14, U496_14)
U292_14= NAND(U495_14, U494_14)
U293_14= NAND(U493_14, U492_14)
U294_14= NAND(U491_14, U490_14)
U295_14= NAND(U489_14, U488_14)
U296_14= NAND(U487_14, U486_14)
U297_14= NAND(U485_14, U484_14)
U298_14= NAND(U483_14, U482_14)
U299_14= NAND(U481_14, U480_14)
U300_14= NAND(U479_14, U478_14)
U301_14= NAND(U477_14, U476_14)
U302_14= NAND(U475_14, U474_14)
U303_14= NAND(U473_14, U472_14)
U304_14= NAND(U471_14, U470_14)
U305_14= NAND(U469_14, U468_14)
U306_14= NAND(U467_14, U466_14)
U307_14= NAND(U465_14, U464_14)
U308_14= NAND(U463_14, U462_14)
U309_14= NAND(U461_14, U460_14)
U310_14= NAND(U459_14, U458_14)
U311_14= NAND(U457_14, U456_14)
U312_14= NAND(U455_14, U454_14)
U313_14= NAND(U453_14, U452_14)
U314_14= NAND(U451_14, U450_14)
U315_14= NAND(U449_14, U448_14)
U316_14= NAND(U447_14, U446_14)
U317_14= NAND(U445_14, U444_14)
U318_14= NAND(U443_14, U442_14)
U319_14= NAND(U441_14, U440_14)
U320_14= NAND(U439_14, U438_14)
U321_14= NAND(U437_14, U436_14)
U322_14= NAND(U435_14, U434_14)
U323_14= NAND(U433_14, U432_14)
U324_14= NAND(U431_14, U430_14)
U325_14= NAND(U429_14, U428_14)
U326_14= NAND(U427_14, U426_14)
U327_14= NAND(U425_14, U424_14)
U328_14= NAND(U423_14, U422_14)
U329_14= NAND(U419_14, U418_14)
U330_14= NAND(U417_14, U416_14)
U331_14= NAND(U415_14, U414_14)
U332_14= NAND(U413_14, U412_14)
U333_14= NAND(U411_14, U410_14)
U334_14= NAND(U409_14, U408_14)
U335_14= NAND(U407_14, U406_14)
U336_14= NAND(U405_14, U404_14)
U337_14= NAND(U398_14, U397_14)
U338_14= NAND(U396_14, U395_14)
U339_14= NAND(U394_14, U393_14)
U340_14= NAND(U392_14, U391_14)
U341_14= NAND(U390_14, U389_14)
U342_14= NAND(U388_14, U387_14)
U343_14= NAND(U386_14, U385_14)
U344_14= NAND(U384_14, U383_14)
U345_14= NOT(STATO_REG_0__14)
U346_14= NOT(STATO_REG_1__14)
U347_14= NOT(GT_88_U6_14)
U348_14= NAND(STATO_REG_1__14, U345_14)
U349_14= NOT(AVERAGE_14)
U350_14= NOT(ENABLE_14)
U351_14= NOT(RESTART_14)
U352_14= NOT(GTE_79_U6_14)
U353_14= NAND(U552_14, U551_14)
U354_14= NAND(U554_14, U553_14)
U355_14= NAND(U556_14, U555_14)
U356_14= NAND(U558_14, U557_14)
U357_14= NAND(U560_14, U559_14)
U358_14= NAND(U562_14, U561_14)
U359_14= NAND(U564_14, U563_14)
U360_14= NAND(U566_14, U565_14)
U361_14= NAND(U568_14, U567_14)
U362_14= NAND(U570_14, U569_14)
U363_14= NAND(U572_14, U571_14)
U364_14= NAND(U574_14, U573_14)
U365_14= NAND(U576_14, U575_14)
U366_14= NAND(U578_14, U577_14)
U367_14= AND(U514_14, U512_14, U513_14, U517_14)
U368_14= AND(U520_14, U518_14, U519_14, U523_14)
U369_14= AND(U526_14, U524_14, U525_14)
U370_14= AND(U532_14, U530_14)
U371_14= AND(U538_14, U536_14)
U372_14= AND(U544_14, U542_14)
U373_14= NOT(GTE_67_U6_14)
U374_14= OR(STATO_REG_1__14, STATO_REG_0__14)
U375_14= NOT(U374_14)
U376_14= NOT(U348_14)
U377_14= NAND(STATO_REG_0__14, U346_14)
U378_14= NOT(U280_14)
U379_14= NAND(GT_88_U6_14, STATO_REG_1__14)
U380_14= NAND(U345_14, U379_14)
U381_14= OR(STATO_REG_0__14, GT_88_U6_14)
U382_14= NAND(U374_14, U381_14)
U383_14= NAND(RMAX_REG_7__14, U382_14)
U384_14= NAND(DATA_IN_7__14, U380_14)
U385_14= NAND(RMAX_REG_6__14, U382_14)
U386_14= NAND(DATA_IN_6__14, U380_14)
U387_14= NAND(RMAX_REG_5__14, U382_14)
U388_14= NAND(DATA_IN_5__14, U380_14)
U389_14= NAND(RMAX_REG_4__14, U382_14)
U390_14= NAND(DATA_IN_4__14, U380_14)
U391_14= NAND(RMAX_REG_3__14, U382_14)
U392_14= NAND(DATA_IN_3__14, U380_14)
U393_14= NAND(RMAX_REG_2__14, U382_14)
U394_14= NAND(DATA_IN_2__14, U380_14)
U395_14= NAND(RMAX_REG_1__14, U382_14)
U396_14= NAND(DATA_IN_1__14, U380_14)
U397_14= NAND(RMAX_REG_0__14, U382_14)
U398_14= NAND(DATA_IN_0__14, U380_14)
U399_14= NAND(LT_90_U6_14, U347_14)
U400_14= NAND(U399_14, U345_14)
U401_14= NAND(U374_14, U400_14)
U402_14= NAND(STATO_REG_1__14, U347_14, LT_90_U6_14)
U403_14= NAND(U345_14, U402_14)
U404_14= NAND(DATA_IN_7__14, U403_14)
U405_14= NAND(RMIN_REG_7__14, U401_14)
U406_14= NAND(DATA_IN_6__14, U403_14)
U407_14= NAND(RMIN_REG_6__14, U401_14)
U408_14= NAND(DATA_IN_5__14, U403_14)
U409_14= NAND(RMIN_REG_5__14, U401_14)
U410_14= NAND(DATA_IN_4__14, U403_14)
U411_14= NAND(RMIN_REG_4__14, U401_14)
U412_14= NAND(DATA_IN_3__14, U403_14)
U413_14= NAND(RMIN_REG_3__14, U401_14)
U414_14= NAND(DATA_IN_2__14, U403_14)
U415_14= NAND(RMIN_REG_2__14, U401_14)
U416_14= NAND(DATA_IN_1__14, U403_14)
U417_14= NAND(RMIN_REG_1__14, U401_14)
U418_14= NAND(DATA_IN_0__14, U403_14)
U419_14= NAND(RMIN_REG_0__14, U401_14)
U420_14= OR(STATO_REG_0__14, ENABLE_14)
U421_14= NAND(U374_14, U420_14)
U422_14= NAND(U278_14, DATA_IN_7__14)
U423_14= NAND(RLAST_REG_7__14, U421_14)
U424_14= NAND(U278_14, DATA_IN_6__14)
U425_14= NAND(RLAST_REG_6__14, U421_14)
U426_14= NAND(U278_14, DATA_IN_5__14)
U427_14= NAND(RLAST_REG_5__14, U421_14)
U428_14= NAND(U278_14, DATA_IN_4__14)
U429_14= NAND(RLAST_REG_4__14, U421_14)
U430_14= NAND(U278_14, DATA_IN_3__14)
U431_14= NAND(RLAST_REG_3__14, U421_14)
U432_14= NAND(U278_14, DATA_IN_2__14)
U433_14= NAND(RLAST_REG_2__14, U421_14)
U434_14= NAND(U278_14, DATA_IN_1__14)
U435_14= NAND(RLAST_REG_1__14, U421_14)
U436_14= NAND(U278_14, DATA_IN_0__14)
U437_14= NAND(RLAST_REG_0__14, U421_14)
U438_14= NAND(U376_14, DATA_IN_7__14)
U439_14= NAND(REG1_REG_7__14, U378_14)
U440_14= NAND(U376_14, DATA_IN_6__14)
U441_14= NAND(REG1_REG_6__14, U378_14)
U442_14= NAND(U376_14, DATA_IN_5__14)
U443_14= NAND(REG1_REG_5__14, U378_14)
U444_14= NAND(U376_14, DATA_IN_4__14)
U445_14= NAND(REG1_REG_4__14, U378_14)
U446_14= NAND(U376_14, DATA_IN_3__14)
U447_14= NAND(REG1_REG_3__14, U378_14)
U448_14= NAND(U376_14, DATA_IN_2__14)
U449_14= NAND(REG1_REG_2__14, U378_14)
U450_14= NAND(U376_14, DATA_IN_1__14)
U451_14= NAND(REG1_REG_1__14, U378_14)
U452_14= NAND(U376_14, DATA_IN_0__14)
U453_14= NAND(REG1_REG_0__14, U378_14)
U454_14= NAND(REG1_REG_7__14, U376_14)
U455_14= NAND(REG2_REG_7__14, U378_14)
U456_14= NAND(REG1_REG_6__14, U376_14)
U457_14= NAND(REG2_REG_6__14, U378_14)
U458_14= NAND(REG1_REG_5__14, U376_14)
U459_14= NAND(REG2_REG_5__14, U378_14)
U460_14= NAND(REG1_REG_4__14, U376_14)
U461_14= NAND(REG2_REG_4__14, U378_14)
U462_14= NAND(REG1_REG_3__14, U376_14)
U463_14= NAND(REG2_REG_3__14, U378_14)
U464_14= NAND(REG1_REG_2__14, U376_14)
U465_14= NAND(REG2_REG_2__14, U378_14)
U466_14= NAND(REG1_REG_1__14, U376_14)
U467_14= NAND(REG2_REG_1__14, U378_14)
U468_14= NAND(REG1_REG_0__14, U376_14)
U469_14= NAND(REG2_REG_0__14, U378_14)
U470_14= NAND(REG2_REG_7__14, U376_14)
U471_14= NAND(REG3_REG_7__14, U378_14)
U472_14= NAND(REG2_REG_6__14, U376_14)
U473_14= NAND(REG3_REG_6__14, U378_14)
U474_14= NAND(REG2_REG_5__14, U376_14)
U475_14= NAND(REG3_REG_5__14, U378_14)
U476_14= NAND(REG2_REG_4__14, U376_14)
U477_14= NAND(REG3_REG_4__14, U378_14)
U478_14= NAND(REG2_REG_3__14, U376_14)
U479_14= NAND(REG3_REG_3__14, U378_14)
U480_14= NAND(REG2_REG_2__14, U376_14)
U481_14= NAND(REG3_REG_2__14, U378_14)
U482_14= NAND(REG2_REG_1__14, U376_14)
U483_14= NAND(REG3_REG_1__14, U378_14)
U484_14= NAND(REG2_REG_0__14, U376_14)
U485_14= NAND(REG3_REG_0__14, U378_14)
U486_14= NAND(REG3_REG_7__14, U376_14)
U487_14= NAND(REG4_REG_7__14, U378_14)
U488_14= NAND(REG3_REG_6__14, U376_14)
U489_14= NAND(REG4_REG_6__14, U378_14)
U490_14= NAND(REG3_REG_5__14, U376_14)
U491_14= NAND(REG4_REG_5__14, U378_14)
U492_14= NAND(REG3_REG_4__14, U376_14)
U493_14= NAND(REG4_REG_4__14, U378_14)
U494_14= NAND(REG3_REG_3__14, U376_14)
U495_14= NAND(REG4_REG_3__14, U378_14)
U496_14= NAND(REG3_REG_2__14, U376_14)
U497_14= NAND(REG4_REG_2__14, U378_14)
U498_14= NAND(REG3_REG_1__14, U376_14)
U499_14= NAND(REG4_REG_1__14, U378_14)
U500_14= NAND(REG3_REG_0__14, U376_14)
U501_14= NAND(REG4_REG_0__14, U378_14)
U502_14= NAND(U277_14, RLAST_REG_7__14)
U503_14= NAND(U275_14, REG4_REG_7__14)
U504_14= NAND(SUB_70_166_U22_14, U274_14)
U505_14= NAND(SUB_82_165_U22_14, U273_14)
U506_14= NAND(DATA_OUT_REG_7__14, U378_14)
U507_14= NAND(U277_14, RLAST_REG_6__14)
U508_14= NAND(U275_14, REG4_REG_6__14)
U509_14= NAND(SUB_70_166_U9_14, U274_14)
U510_14= NAND(SUB_82_165_U9_14, U273_14)
U511_14= NAND(DATA_OUT_REG_6__14, U378_14)
U512_14= NAND(U277_14, RLAST_REG_5__14)
U513_14= NAND(R179_U4_14, U276_14)
U514_14= NAND(U275_14, REG4_REG_5__14)
U515_14= NAND(SUB_70_166_U8_14, U274_14)
U516_14= NAND(SUB_82_165_U8_14, U273_14)
U517_14= NAND(DATA_OUT_REG_5__14, U378_14)
U518_14= NAND(U277_14, RLAST_REG_4__14)
U519_14= NAND(R179_U21_14, U276_14)
U520_14= NAND(U275_14, REG4_REG_4__14)
U521_14= NAND(SUB_70_166_U7_14, U274_14)
U522_14= NAND(SUB_82_165_U7_14, U273_14)
U523_14= NAND(DATA_OUT_REG_4__14, U378_14)
U524_14= NAND(U277_14, RLAST_REG_3__14)
U525_14= NAND(R179_U22_14, U276_14)
U526_14= NAND(U275_14, REG4_REG_3__14)
U527_14= NAND(SUB_70_166_U18_14, U274_14)
U528_14= NAND(SUB_82_165_U18_14, U273_14)
U529_14= NAND(DATA_OUT_REG_3__14, U378_14)
U530_14= NAND(U277_14, RLAST_REG_2__14)
U531_14= NAND(R179_U23_14, U276_14)
U532_14= NAND(U275_14, REG4_REG_2__14)
U533_14= NAND(SUB_70_166_U6_14, U274_14)
U534_14= NAND(SUB_82_165_U6_14, U273_14)
U535_14= NAND(DATA_OUT_REG_2__14, U378_14)
U536_14= NAND(U277_14, RLAST_REG_1__14)
U537_14= NAND(R179_U24_14, U276_14)
U538_14= NAND(U275_14, REG4_REG_1__14)
U539_14= NAND(SUB_70_166_U16_14, U274_14)
U540_14= NAND(SUB_82_165_U16_14, U273_14)
U541_14= NAND(DATA_OUT_REG_1__14, U378_14)
U542_14= NAND(U277_14, RLAST_REG_0__14)
U543_14= NAND(R179_U5_14, U276_14)
U544_14= NAND(U275_14, REG4_REG_0__14)
U545_14= NAND(SUB_70_U15_14, U274_14)
U546_14= NAND(SUB_82_U15_14, U273_14)
U547_14= NAND(DATA_OUT_REG_0__14, U378_14)
U548_14= NAND(ENABLE_14, U349_14, GTE_79_U6_14)
U549_14= NAND(RESTART_14, U373_14)
U550_14= NAND(U548_14, U351_14)
U551_14= NAND(DATA_IN_6__14, U351_14)
U552_14= NAND(RESTART_14, RMAX_REG_6__14)
U553_14= NAND(DATA_IN_5__14, U351_14)
U554_14= NAND(RESTART_14, RMAX_REG_5__14)
U555_14= NAND(DATA_IN_4__14, U351_14)
U556_14= NAND(RESTART_14, RMAX_REG_4__14)
U557_14= NAND(DATA_IN_3__14, U351_14)
U558_14= NAND(RESTART_14, RMAX_REG_3__14)
U559_14= NAND(DATA_IN_2__14, U351_14)
U560_14= NAND(RESTART_14, RMAX_REG_2__14)
U561_14= NAND(DATA_IN_1__14, U351_14)
U562_14= NAND(RESTART_14, RMAX_REG_1__14)
U563_14= NAND(DATA_IN_0__14, U351_14)
U564_14= NAND(RESTART_14, RMAX_REG_0__14)
U565_14= NAND(REG4_REG_6__14, U351_14)
U566_14= NAND(RESTART_14, RMIN_REG_6__14)
U567_14= NAND(REG4_REG_5__14, U351_14)
U568_14= NAND(RESTART_14, RMIN_REG_5__14)
U569_14= NAND(REG4_REG_4__14, U351_14)
U570_14= NAND(RESTART_14, RMIN_REG_4__14)
U571_14= NAND(REG4_REG_3__14, U351_14)
U572_14= NAND(RESTART_14, RMIN_REG_3__14)
U573_14= NAND(REG4_REG_2__14, U351_14)
U574_14= NAND(RESTART_14, RMIN_REG_2__14)
U575_14= NAND(REG4_REG_1__14, U351_14)
U576_14= NAND(RESTART_14, RMIN_REG_1__14)
U577_14= NAND(REG4_REG_0__14, U351_14)
U578_14= NAND(RESTART_14, RMIN_REG_0__14)
SUB_70_U33_14= NAND(SUB_70_U22_14, SUB_70_U18_14)
SUB_70_U32_14= NAND(R179_U23_14, SUB_70_U10_14)
SUB_70_U31_14= NAND(SUB_70_U24_14, SUB_70_U16_14)
SUB_70_U30_14= NAND(R179_U4_14, SUB_70_U12_14)
SUB_70_U29_14= NAND(R179_U24_14, SUB_70_U28_14)
SUB_70_U28_14= OR(R179_U5_14, R179_U20_14)
SUB_70_U27_14= NAND(R179_U22_14, SUB_70_U26_14)
SUB_70_U26_14= NAND(SUB_70_U22_14, SUB_70_U18_14)
SUB_70_U25_14= NAND(R179_U21_14, SUB_70_U11_14)
SUB_70_U24_14= NOT(SUB_70_U12_14)
SUB_70_U23_14= NOT(SUB_70_U11_14)
GTE_67_U6_14= NOT(ADD_65_U5_14)
SUB_82_U6_14= AND(SUB_82_U29_14, SUB_82_U10_14)
SUB_82_U7_14= AND(SUB_82_U27_14, SUB_82_U11_14)
SUB_82_U8_14= AND(SUB_82_U25_14, SUB_82_U12_14)
SUB_82_U9_14= NAND(SUB_82_U24_14, SUB_82_U16_14)
SUB_82_U10_14= OR(R179_U5_14, R179_U20_14, R179_U24_14)
SUB_82_U11_14= NAND(SUB_82_U22_14, SUB_82_U18_14, SUB_82_U14_14)
SUB_82_U12_14= NAND(SUB_82_U23_14, SUB_82_U13_14)
SUB_82_U13_14= NOT(R179_U21_14)
SUB_82_U14_14= NOT(R179_U22_14)
SUB_82_U15_14= NAND(SUB_82_U35_14, SUB_82_U34_14)
SUB_82_U16_14= NOT(R179_U4_14)
SUB_82_U17_14= AND(SUB_82_U31_14, SUB_82_U30_14)
SUB_82_U18_14= NOT(R179_U23_14)
SUB_82_U19_14= AND(SUB_82_U33_14, SUB_82_U32_14)
SUB_82_U20_14= NOT(R179_U5_14)
SUB_82_U21_14= NOT(R179_U20_14)
SUB_82_U22_14= NOT(SUB_82_U10_14)
SUB_82_U23_14= NOT(SUB_82_U11_14)
SUB_82_U24_14= NOT(SUB_82_U12_14)
SUB_82_U25_14= NAND(R179_U21_14, SUB_82_U11_14)
SUB_82_U26_14= NAND(SUB_82_U22_14, SUB_82_U18_14)
SUB_82_U27_14= NAND(R179_U22_14, SUB_82_U26_14)
SUB_82_U28_14= OR(R179_U5_14, R179_U20_14)
SUB_82_U29_14= NAND(R179_U24_14, SUB_82_U28_14)
SUB_82_U30_14= NAND(R179_U4_14, SUB_82_U12_14)
SUB_82_U31_14= NAND(SUB_82_U24_14, SUB_82_U16_14)
SUB_82_U32_14= NAND(R179_U23_14, SUB_82_U10_14)
SUB_82_U33_14= NAND(SUB_82_U22_14, SUB_82_U18_14)
SUB_82_U34_14= NAND(R179_U5_14, SUB_82_U21_14)
SUB_82_U35_14= NAND(R179_U20_14, SUB_82_U20_14)
ADD_65_U4_14= AND(RMAX_REG_6__14, ADD_65_U7_14)
ADD_65_U5_14= NAND(ADD_65_U31_14, ADD_65_U30_14)
ADD_65_U6_14= NOT(RMAX_REG_6__14)
ADD_65_U7_14= NAND(ADD_65_U24_14, ADD_65_U23_14)
ADD_65_U8_14= OR(RMIN_REG_5__14, RMAX_REG_5__14)
ADD_65_U9_14= NAND(RMAX_REG_1__14, RMIN_REG_1__14)
ADD_65_U10_14= NAND(RMAX_REG_0__14, RMIN_REG_0__14)
ADD_65_U11_14= NAND(ADD_65_U10_14, ADD_65_U9_14)
ADD_65_U12_14= OR(RMAX_REG_1__14, RMIN_REG_1__14)
ADD_65_U13_14= OR(RMAX_REG_2__14, RMIN_REG_2__14)
ADD_65_U14_14= NAND(ADD_65_U12_14, ADD_65_U13_14, ADD_65_U11_14)
ADD_65_U15_14= NAND(RMAX_REG_3__14, RMIN_REG_3__14)
ADD_65_U16_14= NAND(RMAX_REG_2__14, RMIN_REG_2__14)
ADD_65_U17_14= NAND(ADD_65_U15_14, ADD_65_U16_14, ADD_65_U14_14)
ADD_65_U18_14= OR(RMAX_REG_3__14, RMIN_REG_3__14)
ADD_65_U19_14= OR(RMAX_REG_4__14, RMIN_REG_4__14)
ADD_65_U20_14= NAND(ADD_65_U18_14, ADD_65_U19_14, ADD_65_U17_14)
ADD_65_U21_14= NAND(RMAX_REG_4__14, RMIN_REG_4__14)
ADD_65_U22_14= NAND(ADD_65_U20_14, ADD_65_U21_14)
ADD_65_U23_14= NAND(ADD_65_U22_14, ADD_65_U8_14)
ADD_65_U24_14= NAND(RMAX_REG_5__14, RMIN_REG_5__14)
ADD_65_U25_14= NOT(ADD_65_U7_14)
ADD_65_U26_14= OR(RMIN_REG_6__14, ADD_65_U4_14)
ADD_65_U27_14= NAND(ADD_65_U25_14, ADD_65_U6_14)
ADD_65_U28_14= NAND(ADD_65_U27_14, ADD_65_U26_14)
ADD_65_U29_14= OR(RMIN_REG_7__14, RMAX_REG_7__14)
ADD_65_U30_14= NAND(RMIN_REG_7__14, RMAX_REG_7__14)
ADD_65_U31_14= NAND(ADD_65_U29_14, ADD_65_U28_14)
ADD_77_U4_14= AND(DATA_IN_6__14, ADD_77_U7_14)
ADD_77_U5_14= NAND(ADD_77_U31_14, ADD_77_U30_14)
ADD_77_U6_14= NOT(DATA_IN_6__14)
ADD_77_U7_14= NAND(ADD_77_U24_14, ADD_77_U23_14)
ADD_77_U8_14= OR(REG4_REG_5__14, DATA_IN_5__14)
ADD_77_U9_14= NAND(DATA_IN_1__14, REG4_REG_1__14)
ADD_77_U10_14= NAND(DATA_IN_0__14, REG4_REG_0__14)
ADD_77_U11_14= NAND(ADD_77_U10_14, ADD_77_U9_14)
ADD_77_U12_14= OR(DATA_IN_1__14, REG4_REG_1__14)
ADD_77_U13_14= OR(DATA_IN_2__14, REG4_REG_2__14)
ADD_77_U14_14= NAND(ADD_77_U12_14, ADD_77_U13_14, ADD_77_U11_14)
ADD_77_U15_14= NAND(DATA_IN_3__14, REG4_REG_3__14)
ADD_77_U16_14= NAND(DATA_IN_2__14, REG4_REG_2__14)
ADD_77_U17_14= NAND(ADD_77_U15_14, ADD_77_U16_14, ADD_77_U14_14)
ADD_77_U18_14= OR(DATA_IN_3__14, REG4_REG_3__14)
ADD_77_U19_14= OR(DATA_IN_4__14, REG4_REG_4__14)
ADD_77_U20_14= NAND(ADD_77_U18_14, ADD_77_U19_14, ADD_77_U17_14)
ADD_77_U21_14= NAND(DATA_IN_4__14, REG4_REG_4__14)
ADD_77_U22_14= NAND(ADD_77_U20_14, ADD_77_U21_14)
ADD_77_U23_14= NAND(ADD_77_U22_14, ADD_77_U8_14)
ADD_77_U24_14= NAND(DATA_IN_5__14, REG4_REG_5__14)
ADD_77_U25_14= NOT(ADD_77_U7_14)
ADD_77_U26_14= OR(REG4_REG_6__14, ADD_77_U4_14)
ADD_77_U27_14= NAND(ADD_77_U25_14, ADD_77_U6_14)
ADD_77_U28_14= NAND(ADD_77_U27_14, ADD_77_U26_14)
ADD_77_U29_14= OR(REG4_REG_7__14, DATA_IN_7__14)
ADD_77_U30_14= NAND(REG4_REG_7__14, DATA_IN_7__14)
ADD_77_U31_14= NAND(ADD_77_U29_14, ADD_77_U28_14)
SUB_70_166_U6_14= AND(SUB_70_166_U31_14, SUB_70_166_U10_14)
SUB_70_166_U7_14= AND(SUB_70_166_U29_14, SUB_70_166_U11_14)
SUB_70_166_U8_14= AND(SUB_70_166_U27_14, SUB_70_166_U12_14)
SUB_70_166_U9_14= NAND(SUB_70_166_U21_14, SUB_70_166_U26_14)
SUB_70_166_U10_14= OR(SUB_70_U6_14, SUB_70_U15_14, SUB_70_U19_14)
SUB_70_166_U11_14= NAND(SUB_70_166_U23_14, SUB_70_166_U17_14, SUB_70_166_U15_14)
SUB_70_166_U12_14= NAND(SUB_70_166_U24_14, SUB_70_166_U14_14)
SUB_70_166_U13_14= NOT(SUB_70_U9_14)
SUB_70_166_U14_14= NOT(SUB_70_U17_14)
SUB_70_166_U15_14= NOT(SUB_70_U8_14)
SUB_70_166_U16_14= NAND(SUB_70_166_U35_14, SUB_70_166_U34_14)
SUB_70_166_U17_14= NOT(SUB_70_U7_14)
SUB_70_166_U18_14= AND(SUB_70_166_U33_14, SUB_70_166_U32_14)
SUB_70_166_U19_14= NOT(SUB_70_U6_14)
SUB_70_166_U20_14= NOT(SUB_70_U15_14)
SUB_70_166_U21_14= NAND(SUB_70_166_U12_14, SUB_70_166_U13_14)
SUB_70_166_U22_14= NOT(SUB_70_166_U21_14)
SUB_70_166_U23_14= NOT(SUB_70_166_U10_14)
SUB_70_166_U24_14= NOT(SUB_70_166_U11_14)
SUB_70_166_U25_14= NOT(SUB_70_166_U12_14)
SUB_70_166_U26_14= NAND(SUB_70_U9_14, SUB_70_166_U25_14)
SUB_70_166_U27_14= NAND(SUB_70_U17_14, SUB_70_166_U11_14)
SUB_70_166_U28_14= NAND(SUB_70_166_U23_14, SUB_70_166_U17_14)
SUB_70_166_U29_14= NAND(SUB_70_U8_14, SUB_70_166_U28_14)
SUB_70_166_U30_14= OR(SUB_70_U6_14, SUB_70_U15_14)
SUB_70_166_U31_14= NAND(SUB_70_U19_14, SUB_70_166_U30_14)
SUB_70_166_U32_14= NAND(SUB_70_U7_14, SUB_70_166_U10_14)
SUB_70_166_U33_14= NAND(SUB_70_166_U23_14, SUB_70_166_U17_14)
SUB_70_166_U34_14= NAND(SUB_70_U6_14, SUB_70_166_U20_14)
SUB_70_166_U35_14= NAND(SUB_70_U15_14, SUB_70_166_U19_14)
LT_90_U6_14= NAND(LT_90_U41_14, LT_90_U42_14)
LT_90_U7_14= NOT(DATA_IN_7__14)
LT_90_U8_14= NOT(DATA_IN_1__14)
LT_90_U9_14= NOT(RMIN_REG_1__14)
LT_90_U10_14= NOT(RMIN_REG_2__14)
LT_90_U11_14= NOT(DATA_IN_2__14)
LT_90_U12_14= NOT(DATA_IN_3__14)
LT_90_U13_14= NOT(RMIN_REG_3__14)
LT_90_U14_14= NOT(RMIN_REG_4__14)
LT_90_U15_14= NOT(DATA_IN_4__14)
LT_90_U16_14= NOT(DATA_IN_5__14)
LT_90_U17_14= NOT(RMIN_REG_5__14)
LT_90_U18_14= NOT(RMIN_REG_6__14)
LT_90_U19_14= NOT(DATA_IN_6__14)
LT_90_U20_14= NOT(RMIN_REG_7__14)
LT_90_U21_14= NOT(DATA_IN_0__14)
LT_90_U22_14= NAND(DATA_IN_1__14, LT_90_U9_14)
LT_90_U23_14= NAND(RMIN_REG_0__14, LT_90_U21_14, LT_90_U22_14)
LT_90_U24_14= NAND(RMIN_REG_1__14, LT_90_U8_14)
LT_90_U25_14= NAND(RMIN_REG_2__14, LT_90_U11_14)
LT_90_U26_14= NAND(LT_90_U24_14, LT_90_U25_14, LT_90_U23_14)
LT_90_U27_14= NAND(DATA_IN_2__14, LT_90_U10_14)
LT_90_U28_14= NAND(DATA_IN_3__14, LT_90_U13_14)
LT_90_U29_14= NAND(LT_90_U27_14, LT_90_U28_14, LT_90_U26_14)
LT_90_U30_14= NAND(RMIN_REG_3__14, LT_90_U12_14)
LT_90_U31_14= NAND(RMIN_REG_4__14, LT_90_U15_14)
LT_90_U32_14= NAND(LT_90_U30_14, LT_90_U31_14, LT_90_U29_14)
LT_90_U33_14= NAND(DATA_IN_4__14, LT_90_U14_14)
LT_90_U34_14= NAND(DATA_IN_5__14, LT_90_U17_14)
LT_90_U35_14= NAND(LT_90_U33_14, LT_90_U34_14, LT_90_U32_14)
LT_90_U36_14= NAND(RMIN_REG_5__14, LT_90_U16_14)
LT_90_U37_14= NAND(RMIN_REG_6__14, LT_90_U19_14)
LT_90_U38_14= NAND(LT_90_U36_14, LT_90_U37_14, LT_90_U35_14)
LT_90_U39_14= NAND(DATA_IN_6__14, LT_90_U18_14)
LT_90_U40_14= NAND(RMIN_REG_7__14, LT_90_U7_14)
LT_90_U41_14= NAND(LT_90_U39_14, LT_90_U40_14, LT_90_U38_14)
LT_90_U42_14= NAND(DATA_IN_7__14, LT_90_U20_14)
GT_88_U6_14= NAND(GT_88_U41_14, GT_88_U42_14)
GT_88_U7_14= NOT(RMAX_REG_7__14)
GT_88_U8_14= NOT(RMAX_REG_1__14)
GT_88_U9_14= NOT(DATA_IN_1__14)
GT_88_U10_14= NOT(DATA_IN_2__14)
GT_88_U11_14= NOT(RMAX_REG_2__14)
GT_88_U12_14= NOT(RMAX_REG_3__14)
GT_88_U13_14= NOT(DATA_IN_3__14)
GT_88_U14_14= NOT(DATA_IN_4__14)
GT_88_U15_14= NOT(RMAX_REG_4__14)
GT_88_U16_14= NOT(RMAX_REG_5__14)
GT_88_U17_14= NOT(DATA_IN_5__14)
GT_88_U18_14= NOT(DATA_IN_6__14)
GT_88_U19_14= NOT(RMAX_REG_6__14)
GT_88_U20_14= NOT(DATA_IN_7__14)
GT_88_U21_14= NOT(RMAX_REG_0__14)
GT_88_U22_14= NAND(RMAX_REG_1__14, GT_88_U9_14)
GT_88_U23_14= NAND(DATA_IN_0__14, GT_88_U21_14, GT_88_U22_14)
GT_88_U24_14= NAND(DATA_IN_1__14, GT_88_U8_14)
GT_88_U25_14= NAND(DATA_IN_2__14, GT_88_U11_14)
GT_88_U26_14= NAND(GT_88_U24_14, GT_88_U25_14, GT_88_U23_14)
GT_88_U27_14= NAND(RMAX_REG_2__14, GT_88_U10_14)
GT_88_U28_14= NAND(RMAX_REG_3__14, GT_88_U13_14)
GT_88_U29_14= NAND(GT_88_U27_14, GT_88_U28_14, GT_88_U26_14)
GT_88_U30_14= NAND(DATA_IN_3__14, GT_88_U12_14)
GT_88_U31_14= NAND(DATA_IN_4__14, GT_88_U15_14)
GT_88_U32_14= NAND(GT_88_U30_14, GT_88_U31_14, GT_88_U29_14)
GT_88_U33_14= NAND(RMAX_REG_4__14, GT_88_U14_14)
GT_88_U34_14= NAND(RMAX_REG_5__14, GT_88_U17_14)
GT_88_U35_14= NAND(GT_88_U33_14, GT_88_U34_14, GT_88_U32_14)
GT_88_U36_14= NAND(DATA_IN_5__14, GT_88_U16_14)
GT_88_U37_14= NAND(DATA_IN_6__14, GT_88_U19_14)
GT_88_U38_14= NAND(GT_88_U36_14, GT_88_U37_14, GT_88_U35_14)
GT_88_U39_14= NAND(RMAX_REG_6__14, GT_88_U18_14)
GT_88_U40_14= NAND(DATA_IN_7__14, GT_88_U7_14)
GT_88_U41_14= NAND(GT_88_U39_14, GT_88_U40_14, GT_88_U38_14)
GT_88_U42_14= NAND(RMAX_REG_7__14, GT_88_U20_14)
SUB_82_165_U6_14= AND(SUB_82_165_U31_14, SUB_82_165_U10_14)
SUB_82_165_U7_14= AND(SUB_82_165_U29_14, SUB_82_165_U11_14)
SUB_82_165_U8_14= AND(SUB_82_165_U27_14, SUB_82_165_U12_14)
SUB_82_165_U9_14= NAND(SUB_82_165_U21_14, SUB_82_165_U26_14)
SUB_82_165_U10_14= OR(SUB_82_U6_14, SUB_82_U15_14, SUB_82_U19_14)
SUB_82_165_U11_14= NAND(SUB_82_165_U23_14, SUB_82_165_U17_14, SUB_82_165_U15_14)
SUB_82_165_U12_14= NAND(SUB_82_165_U24_14, SUB_82_165_U14_14)
SUB_82_165_U13_14= NOT(SUB_82_U9_14)
SUB_82_165_U14_14= NOT(SUB_82_U17_14)
SUB_82_165_U15_14= NOT(SUB_82_U8_14)
SUB_82_165_U16_14= NAND(SUB_82_165_U35_14, SUB_82_165_U34_14)
SUB_82_165_U17_14= NOT(SUB_82_U7_14)
SUB_82_165_U18_14= AND(SUB_82_165_U33_14, SUB_82_165_U32_14)
SUB_82_165_U19_14= NOT(SUB_82_U6_14)
SUB_82_165_U20_14= NOT(SUB_82_U15_14)
SUB_82_165_U21_14= NAND(SUB_82_165_U12_14, SUB_82_165_U13_14)
SUB_82_165_U22_14= NOT(SUB_82_165_U21_14)
SUB_82_165_U23_14= NOT(SUB_82_165_U10_14)
SUB_82_165_U24_14= NOT(SUB_82_165_U11_14)
SUB_82_165_U25_14= NOT(SUB_82_165_U12_14)
SUB_82_165_U26_14= NAND(SUB_82_U9_14, SUB_82_165_U25_14)
SUB_82_165_U27_14= NAND(SUB_82_U17_14, SUB_82_165_U11_14)
SUB_82_165_U28_14= NAND(SUB_82_165_U23_14, SUB_82_165_U17_14)
SUB_82_165_U29_14= NAND(SUB_82_U8_14, SUB_82_165_U28_14)
SUB_82_165_U30_14= OR(SUB_82_U6_14, SUB_82_U15_14)
SUB_82_165_U31_14= NAND(SUB_82_U19_14, SUB_82_165_U30_14)
SUB_82_165_U32_14= NAND(SUB_82_U7_14, SUB_82_165_U10_14)
SUB_82_165_U33_14= NAND(SUB_82_165_U23_14, SUB_82_165_U17_14)
SUB_82_165_U34_14= NAND(SUB_82_U6_14, SUB_82_165_U20_14)
SUB_82_165_U35_14= NAND(SUB_82_U15_14, SUB_82_165_U19_14)
GTE_79_U6_14= NOT(ADD_77_U5_14)
R179_U4_14= AND(R179_U55_14, R179_U51_14)
R179_U5_14= NAND(R179_U94_14, R179_U93_14, R179_U56_14)
R179_U6_14= NOT(U359_14)
R179_U7_14= NOT(U366_14)
R179_U8_14= NOT(U365_14)
R179_U9_14= NAND(U366_14, U359_14)
R179_U10_14= NOT(U358_14)
R179_U11_14= NOT(U357_14)
R179_U12_14= NOT(U364_14)
R179_U13_14= NOT(U356_14)
R179_U14_14= NOT(U363_14)
R179_U15_14= NOT(U355_14)
R179_U16_14= NOT(U362_14)
R179_U17_14= NOT(U354_14)
R179_U18_14= NOT(U361_14)
R179_U19_14= NAND(R179_U46_14, R179_U45_14)
R179_U20_14= NAND(R179_U96_14, R179_U95_14)
R179_U21_14= NAND(R179_U68_14, R179_U67_14)
R179_U22_14= NAND(R179_U75_14, R179_U74_14)
R179_U23_14= NAND(R179_U82_14, R179_U81_14)
R179_U24_14= NAND(R179_U89_14, R179_U88_14)
R179_U25_14= NOT(U360_14)
R179_U26_14= NOT(U353_14)
R179_U27_14= NAND(R179_U42_14, R179_U41_14)
R179_U28_14= NAND(R179_U38_14, R179_U37_14)
R179_U29_14= NAND(R179_U30_14, R179_U34_14)
R179_U30_14= NAND(U358_14, R179_U32_14)
R179_U31_14= NOT(R179_U30_14)
R179_U32_14= NOT(R179_U9_14)
R179_U33_14= NAND(R179_U10_14, R179_U9_14)
R179_U34_14= NAND(U365_14, R179_U33_14)
R179_U35_14= NOT(R179_U29_14)
R179_U36_14= OR(U357_14, U364_14)
R179_U37_14= NAND(R179_U36_14, R179_U29_14)
R179_U38_14= NAND(U364_14, U357_14)
R179_U39_14= NOT(R179_U28_14)
R179_U40_14= OR(U356_14, U363_14)
R179_U41_14= NAND(R179_U40_14, R179_U28_14)
R179_U42_14= NAND(U363_14, U356_14)
R179_U43_14= NOT(R179_U27_14)
R179_U44_14= OR(U355_14, U362_14)
R179_U45_14= NAND(R179_U44_14, R179_U27_14)
R179_U46_14= NAND(U362_14, U355_14)
R179_U47_14= NOT(R179_U19_14)
R179_U48_14= OR(U354_14, U361_14)
R179_U49_14= NAND(R179_U48_14, R179_U19_14)
R179_U50_14= NAND(U361_14, U354_14)
R179_U51_14= NAND(R179_U58_14, R179_U57_14, R179_U50_14, R179_U49_14)
R179_U52_14= NAND(U361_14, U354_14)
R179_U53_14= NAND(R179_U47_14, R179_U52_14)
R179_U54_14= OR(U361_14, U354_14)
R179_U55_14= NAND(R179_U54_14, R179_U61_14, R179_U53_14)
R179_U56_14= NAND(R179_U92_14, R179_U10_14)
R179_U57_14= NAND(U360_14, R179_U26_14)
R179_U58_14= NAND(U353_14, R179_U25_14)
R179_U59_14= NAND(U360_14, R179_U26_14)
R179_U60_14= NAND(U353_14, R179_U25_14)
R179_U61_14= NAND(R179_U60_14, R179_U59_14)
R179_U62_14= NAND(U361_14, R179_U17_14)
R179_U63_14= NAND(U354_14, R179_U18_14)
R179_U64_14= NAND(U361_14, R179_U17_14)
R179_U65_14= NAND(U354_14, R179_U18_14)
R179_U66_14= NAND(R179_U65_14, R179_U64_14)
R179_U67_14= NAND(R179_U63_14, R179_U62_14, R179_U19_14)
R179_U68_14= NAND(R179_U66_14, R179_U47_14)
R179_U69_14= NAND(U362_14, R179_U15_14)
R179_U70_14= NAND(U355_14, R179_U16_14)
R179_U71_14= NAND(U362_14, R179_U15_14)
R179_U72_14= NAND(U355_14, R179_U16_14)
R179_U73_14= NAND(R179_U72_14, R179_U71_14)
R179_U74_14= NAND(R179_U70_14, R179_U69_14, R179_U27_14)
R179_U75_14= NAND(R179_U43_14, R179_U73_14)
R179_U76_14= NAND(U363_14, R179_U13_14)
R179_U77_14= NAND(U356_14, R179_U14_14)
R179_U78_14= NAND(U363_14, R179_U13_14)
R179_U79_14= NAND(U356_14, R179_U14_14)
R179_U80_14= NAND(R179_U79_14, R179_U78_14)
R179_U81_14= NAND(R179_U77_14, R179_U76_14, R179_U28_14)
R179_U82_14= NAND(R179_U39_14, R179_U80_14)
R179_U83_14= NAND(U364_14, R179_U11_14)
R179_U84_14= NAND(U357_14, R179_U12_14)
R179_U85_14= NAND(U364_14, R179_U11_14)
R179_U86_14= NAND(U357_14, R179_U12_14)
R179_U87_14= NAND(R179_U86_14, R179_U85_14)
R179_U88_14= NAND(R179_U84_14, R179_U83_14, R179_U29_14)
R179_U89_14= NAND(R179_U35_14, R179_U87_14)
R179_U90_14= NAND(U365_14, R179_U9_14)
R179_U91_14= NAND(R179_U32_14, R179_U8_14)
R179_U92_14= NAND(R179_U91_14, R179_U90_14)
R179_U93_14= NAND(U358_14, R179_U9_14, R179_U8_14)
R179_U94_14= NAND(R179_U31_14, U365_14)
R179_U95_14= NAND(U366_14, R179_U6_14)
R179_U96_14= NAND(U359_14, R179_U7_14)
SUB_70_U6_14= AND(SUB_70_U29_14, SUB_70_U10_14)
SUB_70_U7_14= AND(SUB_70_U27_14, SUB_70_U11_14)
SUB_70_U8_14= AND(SUB_70_U25_14, SUB_70_U12_14)
SUB_70_U9_14= NAND(SUB_70_U24_14, SUB_70_U16_14)
SUB_70_U10_14= OR(R179_U5_14, R179_U20_14, R179_U24_14)
SUB_70_U11_14= NAND(SUB_70_U22_14, SUB_70_U18_14, SUB_70_U14_14)
SUB_70_U12_14= NAND(SUB_70_U23_14, SUB_70_U13_14)
SUB_70_U13_14= NOT(R179_U21_14)
SUB_70_U14_14= NOT(R179_U22_14)
SUB_70_U15_14= NAND(SUB_70_U35_14, SUB_70_U34_14)
SUB_70_U16_14= NOT(R179_U4_14)
SUB_70_U17_14= AND(SUB_70_U31_14, SUB_70_U30_14)
SUB_70_U18_14= NOT(R179_U23_14)
SUB_70_U19_14= AND(SUB_70_U33_14, SUB_70_U32_14)
SUB_70_U20_14= NOT(R179_U5_14)
SUB_70_U21_14= NOT(R179_U20_14)
SUB_70_U22_14= NOT(SUB_70_U10_14)

RMAX_REG_7__16 = BUF(U344_15)
RMAX_REG_6__16 = BUF(U343_15)
RMAX_REG_5__16 = BUF(U342_15)
RMAX_REG_4__16 = BUF(U341_15)
RMAX_REG_3__16 = BUF(U340_15)
RMAX_REG_2__16 = BUF(U339_15)
RMAX_REG_1__16 = BUF(U338_15)
RMAX_REG_0__16 = BUF(U337_15)
RMIN_REG_7__16 = BUF(U336_15)
RMIN_REG_6__16 = BUF(U335_15)
RMIN_REG_5__16 = BUF(U334_15)
RMIN_REG_4__16 = BUF(U333_15)
RMIN_REG_3__16 = BUF(U332_15)
RMIN_REG_2__16 = BUF(U331_15)
RMIN_REG_1__16 = BUF(U330_15)
RMIN_REG_0__16 = BUF(U329_15)
RLAST_REG_7__16 = BUF(U328_15)
RLAST_REG_6__16 = BUF(U327_15)
RLAST_REG_5__16 = BUF(U326_15)
RLAST_REG_4__16 = BUF(U325_15)
RLAST_REG_3__16 = BUF(U324_15)
RLAST_REG_2__16 = BUF(U323_15)
RLAST_REG_1__16 = BUF(U322_15)
RLAST_REG_0__16 = BUF(U321_15)
REG1_REG_7__16 = BUF(U320_15)
REG1_REG_6__16 = BUF(U319_15)
REG1_REG_5__16 = BUF(U318_15)
REG1_REG_4__16 = BUF(U317_15)
REG1_REG_3__16 = BUF(U316_15)
REG1_REG_2__16 = BUF(U315_15)
REG1_REG_1__16 = BUF(U314_15)
REG1_REG_0__16 = BUF(U313_15)
REG2_REG_7__16 = BUF(U312_15)
REG2_REG_6__16 = BUF(U311_15)
REG2_REG_5__16 = BUF(U310_15)
REG2_REG_4__16 = BUF(U309_15)
REG2_REG_3__16 = BUF(U308_15)
REG2_REG_2__16 = BUF(U307_15)
REG2_REG_1__16 = BUF(U306_15)
REG2_REG_0__16 = BUF(U305_15)
REG3_REG_7__16 = BUF(U304_15)
REG3_REG_6__16 = BUF(U303_15)
REG3_REG_5__16 = BUF(U302_15)
REG3_REG_4__16 = BUF(U301_15)
REG3_REG_3__16 = BUF(U300_15)
REG3_REG_2__16 = BUF(U299_15)
REG3_REG_1__16 = BUF(U298_15)
REG3_REG_0__16 = BUF(U297_15)
REG4_REG_7__16 = BUF(U296_15)
REG4_REG_6__16 = BUF(U295_15)
REG4_REG_5__16 = BUF(U294_15)
REG4_REG_4__16 = BUF(U293_15)
REG4_REG_3__16 = BUF(U292_15)
REG4_REG_2__16 = BUF(U291_15)
REG4_REG_1__16 = BUF(U290_15)
REG4_REG_0__16 = BUF(U289_15)
DATA_OUT_REG_7__16 = BUF(U288_15)
DATA_OUT_REG_6__16 = BUF(U287_15)
DATA_OUT_REG_5__16 = BUF(U286_15)
DATA_OUT_REG_4__16 = BUF(U285_15)
DATA_OUT_REG_3__16 = BUF(U284_15)
DATA_OUT_REG_2__16 = BUF(U283_15)
DATA_OUT_REG_1__16 = BUF(U282_15)
DATA_OUT_REG_0__16 = BUF(U281_15)
STATO_REG_1__16 = BUF(U280_15)
STATO_REG_0__16 = BUF(U375_15)





SUB_70_U35_15= NAND(R179_U20_15, SUB_70_U20_15)
SUB_70_U34_15= NAND(R179_U5_15, SUB_70_U21_15)
U272_15= AND(U279_15, U351_15)
U273_15= AND(ENABLE_15, U272_15, U349_15, U352_15)
U274_15= AND(U279_15, RESTART_15, U373_15)
U275_15= AND(AVERAGE_15, ENABLE_15, U272_15)
U276_15= AND(U550_15, U549_15, U279_15)
U277_15= AND(U272_15, U350_15)
U278_15= AND(STATO_REG_1__15, U420_15)
U279_15= AND(STATO_REG_1__15, U280_15)
U280_15= NAND(U348_15, U377_15)
U281_15= NAND(U546_15, U545_15, U547_15, U372_15, U543_15)
U282_15= NAND(U540_15, U539_15, U541_15, U371_15, U537_15)
U283_15= NAND(U534_15, U533_15, U535_15, U370_15, U531_15)
U284_15= NAND(U528_15, U527_15, U529_15, U369_15)
U285_15= NAND(U522_15, U521_15, U368_15)
U286_15= NAND(U516_15, U515_15, U367_15)
U287_15= NAND(U508_15, U507_15, U509_15, U511_15, U510_15)
U288_15= NAND(U503_15, U502_15, U504_15, U506_15, U505_15)
U289_15= NAND(U501_15, U500_15)
U290_15= NAND(U499_15, U498_15)
U291_15= NAND(U497_15, U496_15)
U292_15= NAND(U495_15, U494_15)
U293_15= NAND(U493_15, U492_15)
U294_15= NAND(U491_15, U490_15)
U295_15= NAND(U489_15, U488_15)
U296_15= NAND(U487_15, U486_15)
U297_15= NAND(U485_15, U484_15)
U298_15= NAND(U483_15, U482_15)
U299_15= NAND(U481_15, U480_15)
U300_15= NAND(U479_15, U478_15)
U301_15= NAND(U477_15, U476_15)
U302_15= NAND(U475_15, U474_15)
U303_15= NAND(U473_15, U472_15)
U304_15= NAND(U471_15, U470_15)
U305_15= NAND(U469_15, U468_15)
U306_15= NAND(U467_15, U466_15)
U307_15= NAND(U465_15, U464_15)
U308_15= NAND(U463_15, U462_15)
U309_15= NAND(U461_15, U460_15)
U310_15= NAND(U459_15, U458_15)
U311_15= NAND(U457_15, U456_15)
U312_15= NAND(U455_15, U454_15)
U313_15= NAND(U453_15, U452_15)
U314_15= NAND(U451_15, U450_15)
U315_15= NAND(U449_15, U448_15)
U316_15= NAND(U447_15, U446_15)
U317_15= NAND(U445_15, U444_15)
U318_15= NAND(U443_15, U442_15)
U319_15= NAND(U441_15, U440_15)
U320_15= NAND(U439_15, U438_15)
U321_15= NAND(U437_15, U436_15)
U322_15= NAND(U435_15, U434_15)
U323_15= NAND(U433_15, U432_15)
U324_15= NAND(U431_15, U430_15)
U325_15= NAND(U429_15, U428_15)
U326_15= NAND(U427_15, U426_15)
U327_15= NAND(U425_15, U424_15)
U328_15= NAND(U423_15, U422_15)
U329_15= NAND(U419_15, U418_15)
U330_15= NAND(U417_15, U416_15)
U331_15= NAND(U415_15, U414_15)
U332_15= NAND(U413_15, U412_15)
U333_15= NAND(U411_15, U410_15)
U334_15= NAND(U409_15, U408_15)
U335_15= NAND(U407_15, U406_15)
U336_15= NAND(U405_15, U404_15)
U337_15= NAND(U398_15, U397_15)
U338_15= NAND(U396_15, U395_15)
U339_15= NAND(U394_15, U393_15)
U340_15= NAND(U392_15, U391_15)
U341_15= NAND(U390_15, U389_15)
U342_15= NAND(U388_15, U387_15)
U343_15= NAND(U386_15, U385_15)
U344_15= NAND(U384_15, U383_15)
U345_15= NOT(STATO_REG_0__15)
U346_15= NOT(STATO_REG_1__15)
U347_15= NOT(GT_88_U6_15)
U348_15= NAND(STATO_REG_1__15, U345_15)
U349_15= NOT(AVERAGE_15)
U350_15= NOT(ENABLE_15)
U351_15= NOT(RESTART_15)
U352_15= NOT(GTE_79_U6_15)
U353_15= NAND(U552_15, U551_15)
U354_15= NAND(U554_15, U553_15)
U355_15= NAND(U556_15, U555_15)
U356_15= NAND(U558_15, U557_15)
U357_15= NAND(U560_15, U559_15)
U358_15= NAND(U562_15, U561_15)
U359_15= NAND(U564_15, U563_15)
U360_15= NAND(U566_15, U565_15)
U361_15= NAND(U568_15, U567_15)
U362_15= NAND(U570_15, U569_15)
U363_15= NAND(U572_15, U571_15)
U364_15= NAND(U574_15, U573_15)
U365_15= NAND(U576_15, U575_15)
U366_15= NAND(U578_15, U577_15)
U367_15= AND(U514_15, U512_15, U513_15, U517_15)
U368_15= AND(U520_15, U518_15, U519_15, U523_15)
U369_15= AND(U526_15, U524_15, U525_15)
U370_15= AND(U532_15, U530_15)
U371_15= AND(U538_15, U536_15)
U372_15= AND(U544_15, U542_15)
U373_15= NOT(GTE_67_U6_15)
U374_15= OR(STATO_REG_1__15, STATO_REG_0__15)
U375_15= NOT(U374_15)
U376_15= NOT(U348_15)
U377_15= NAND(STATO_REG_0__15, U346_15)
U378_15= NOT(U280_15)
U379_15= NAND(GT_88_U6_15, STATO_REG_1__15)
U380_15= NAND(U345_15, U379_15)
U381_15= OR(STATO_REG_0__15, GT_88_U6_15)
U382_15= NAND(U374_15, U381_15)
U383_15= NAND(RMAX_REG_7__15, U382_15)
U384_15= NAND(DATA_IN_7__15, U380_15)
U385_15= NAND(RMAX_REG_6__15, U382_15)
U386_15= NAND(DATA_IN_6__15, U380_15)
U387_15= NAND(RMAX_REG_5__15, U382_15)
U388_15= NAND(DATA_IN_5__15, U380_15)
U389_15= NAND(RMAX_REG_4__15, U382_15)
U390_15= NAND(DATA_IN_4__15, U380_15)
U391_15= NAND(RMAX_REG_3__15, U382_15)
U392_15= NAND(DATA_IN_3__15, U380_15)
U393_15= NAND(RMAX_REG_2__15, U382_15)
U394_15= NAND(DATA_IN_2__15, U380_15)
U395_15= NAND(RMAX_REG_1__15, U382_15)
U396_15= NAND(DATA_IN_1__15, U380_15)
U397_15= NAND(RMAX_REG_0__15, U382_15)
U398_15= NAND(DATA_IN_0__15, U380_15)
U399_15= NAND(LT_90_U6_15, U347_15)
U400_15= NAND(U399_15, U345_15)
U401_15= NAND(U374_15, U400_15)
U402_15= NAND(STATO_REG_1__15, U347_15, LT_90_U6_15)
U403_15= NAND(U345_15, U402_15)
U404_15= NAND(DATA_IN_7__15, U403_15)
U405_15= NAND(RMIN_REG_7__15, U401_15)
U406_15= NAND(DATA_IN_6__15, U403_15)
U407_15= NAND(RMIN_REG_6__15, U401_15)
U408_15= NAND(DATA_IN_5__15, U403_15)
U409_15= NAND(RMIN_REG_5__15, U401_15)
U410_15= NAND(DATA_IN_4__15, U403_15)
U411_15= NAND(RMIN_REG_4__15, U401_15)
U412_15= NAND(DATA_IN_3__15, U403_15)
U413_15= NAND(RMIN_REG_3__15, U401_15)
U414_15= NAND(DATA_IN_2__15, U403_15)
U415_15= NAND(RMIN_REG_2__15, U401_15)
U416_15= NAND(DATA_IN_1__15, U403_15)
U417_15= NAND(RMIN_REG_1__15, U401_15)
U418_15= NAND(DATA_IN_0__15, U403_15)
U419_15= NAND(RMIN_REG_0__15, U401_15)
U420_15= OR(STATO_REG_0__15, ENABLE_15)
U421_15= NAND(U374_15, U420_15)
U422_15= NAND(U278_15, DATA_IN_7__15)
U423_15= NAND(RLAST_REG_7__15, U421_15)
U424_15= NAND(U278_15, DATA_IN_6__15)
U425_15= NAND(RLAST_REG_6__15, U421_15)
U426_15= NAND(U278_15, DATA_IN_5__15)
U427_15= NAND(RLAST_REG_5__15, U421_15)
U428_15= NAND(U278_15, DATA_IN_4__15)
U429_15= NAND(RLAST_REG_4__15, U421_15)
U430_15= NAND(U278_15, DATA_IN_3__15)
U431_15= NAND(RLAST_REG_3__15, U421_15)
U432_15= NAND(U278_15, DATA_IN_2__15)
U433_15= NAND(RLAST_REG_2__15, U421_15)
U434_15= NAND(U278_15, DATA_IN_1__15)
U435_15= NAND(RLAST_REG_1__15, U421_15)
U436_15= NAND(U278_15, DATA_IN_0__15)
U437_15= NAND(RLAST_REG_0__15, U421_15)
U438_15= NAND(U376_15, DATA_IN_7__15)
U439_15= NAND(REG1_REG_7__15, U378_15)
U440_15= NAND(U376_15, DATA_IN_6__15)
U441_15= NAND(REG1_REG_6__15, U378_15)
U442_15= NAND(U376_15, DATA_IN_5__15)
U443_15= NAND(REG1_REG_5__15, U378_15)
U444_15= NAND(U376_15, DATA_IN_4__15)
U445_15= NAND(REG1_REG_4__15, U378_15)
U446_15= NAND(U376_15, DATA_IN_3__15)
U447_15= NAND(REG1_REG_3__15, U378_15)
U448_15= NAND(U376_15, DATA_IN_2__15)
U449_15= NAND(REG1_REG_2__15, U378_15)
U450_15= NAND(U376_15, DATA_IN_1__15)
U451_15= NAND(REG1_REG_1__15, U378_15)
U452_15= NAND(U376_15, DATA_IN_0__15)
U453_15= NAND(REG1_REG_0__15, U378_15)
U454_15= NAND(REG1_REG_7__15, U376_15)
U455_15= NAND(REG2_REG_7__15, U378_15)
U456_15= NAND(REG1_REG_6__15, U376_15)
U457_15= NAND(REG2_REG_6__15, U378_15)
U458_15= NAND(REG1_REG_5__15, U376_15)
U459_15= NAND(REG2_REG_5__15, U378_15)
U460_15= NAND(REG1_REG_4__15, U376_15)
U461_15= NAND(REG2_REG_4__15, U378_15)
U462_15= NAND(REG1_REG_3__15, U376_15)
U463_15= NAND(REG2_REG_3__15, U378_15)
U464_15= NAND(REG1_REG_2__15, U376_15)
U465_15= NAND(REG2_REG_2__15, U378_15)
U466_15= NAND(REG1_REG_1__15, U376_15)
U467_15= NAND(REG2_REG_1__15, U378_15)
U468_15= NAND(REG1_REG_0__15, U376_15)
U469_15= NAND(REG2_REG_0__15, U378_15)
U470_15= NAND(REG2_REG_7__15, U376_15)
U471_15= NAND(REG3_REG_7__15, U378_15)
U472_15= NAND(REG2_REG_6__15, U376_15)
U473_15= NAND(REG3_REG_6__15, U378_15)
U474_15= NAND(REG2_REG_5__15, U376_15)
U475_15= NAND(REG3_REG_5__15, U378_15)
U476_15= NAND(REG2_REG_4__15, U376_15)
U477_15= NAND(REG3_REG_4__15, U378_15)
U478_15= NAND(REG2_REG_3__15, U376_15)
U479_15= NAND(REG3_REG_3__15, U378_15)
U480_15= NAND(REG2_REG_2__15, U376_15)
U481_15= NAND(REG3_REG_2__15, U378_15)
U482_15= NAND(REG2_REG_1__15, U376_15)
U483_15= NAND(REG3_REG_1__15, U378_15)
U484_15= NAND(REG2_REG_0__15, U376_15)
U485_15= NAND(REG3_REG_0__15, U378_15)
U486_15= NAND(REG3_REG_7__15, U376_15)
U487_15= NAND(REG4_REG_7__15, U378_15)
U488_15= NAND(REG3_REG_6__15, U376_15)
U489_15= NAND(REG4_REG_6__15, U378_15)
U490_15= NAND(REG3_REG_5__15, U376_15)
U491_15= NAND(REG4_REG_5__15, U378_15)
U492_15= NAND(REG3_REG_4__15, U376_15)
U493_15= NAND(REG4_REG_4__15, U378_15)
U494_15= NAND(REG3_REG_3__15, U376_15)
U495_15= NAND(REG4_REG_3__15, U378_15)
U496_15= NAND(REG3_REG_2__15, U376_15)
U497_15= NAND(REG4_REG_2__15, U378_15)
U498_15= NAND(REG3_REG_1__15, U376_15)
U499_15= NAND(REG4_REG_1__15, U378_15)
U500_15= NAND(REG3_REG_0__15, U376_15)
U501_15= NAND(REG4_REG_0__15, U378_15)
U502_15= NAND(U277_15, RLAST_REG_7__15)
U503_15= NAND(U275_15, REG4_REG_7__15)
U504_15= NAND(SUB_70_166_U22_15, U274_15)
U505_15= NAND(SUB_82_165_U22_15, U273_15)
U506_15= NAND(DATA_OUT_REG_7__15, U378_15)
U507_15= NAND(U277_15, RLAST_REG_6__15)
U508_15= NAND(U275_15, REG4_REG_6__15)
U509_15= NAND(SUB_70_166_U9_15, U274_15)
U510_15= NAND(SUB_82_165_U9_15, U273_15)
U511_15= NAND(DATA_OUT_REG_6__15, U378_15)
U512_15= NAND(U277_15, RLAST_REG_5__15)
U513_15= NAND(R179_U4_15, U276_15)
U514_15= NAND(U275_15, REG4_REG_5__15)
U515_15= NAND(SUB_70_166_U8_15, U274_15)
U516_15= NAND(SUB_82_165_U8_15, U273_15)
U517_15= NAND(DATA_OUT_REG_5__15, U378_15)
U518_15= NAND(U277_15, RLAST_REG_4__15)
U519_15= NAND(R179_U21_15, U276_15)
U520_15= NAND(U275_15, REG4_REG_4__15)
U521_15= NAND(SUB_70_166_U7_15, U274_15)
U522_15= NAND(SUB_82_165_U7_15, U273_15)
U523_15= NAND(DATA_OUT_REG_4__15, U378_15)
U524_15= NAND(U277_15, RLAST_REG_3__15)
U525_15= NAND(R179_U22_15, U276_15)
U526_15= NAND(U275_15, REG4_REG_3__15)
U527_15= NAND(SUB_70_166_U18_15, U274_15)
U528_15= NAND(SUB_82_165_U18_15, U273_15)
U529_15= NAND(DATA_OUT_REG_3__15, U378_15)
U530_15= NAND(U277_15, RLAST_REG_2__15)
U531_15= NAND(R179_U23_15, U276_15)
U532_15= NAND(U275_15, REG4_REG_2__15)
U533_15= NAND(SUB_70_166_U6_15, U274_15)
U534_15= NAND(SUB_82_165_U6_15, U273_15)
U535_15= NAND(DATA_OUT_REG_2__15, U378_15)
U536_15= NAND(U277_15, RLAST_REG_1__15)
U537_15= NAND(R179_U24_15, U276_15)
U538_15= NAND(U275_15, REG4_REG_1__15)
U539_15= NAND(SUB_70_166_U16_15, U274_15)
U540_15= NAND(SUB_82_165_U16_15, U273_15)
U541_15= NAND(DATA_OUT_REG_1__15, U378_15)
U542_15= NAND(U277_15, RLAST_REG_0__15)
U543_15= NAND(R179_U5_15, U276_15)
U544_15= NAND(U275_15, REG4_REG_0__15)
U545_15= NAND(SUB_70_U15_15, U274_15)
U546_15= NAND(SUB_82_U15_15, U273_15)
U547_15= NAND(DATA_OUT_REG_0__15, U378_15)
U548_15= NAND(ENABLE_15, U349_15, GTE_79_U6_15)
U549_15= NAND(RESTART_15, U373_15)
U550_15= NAND(U548_15, U351_15)
U551_15= NAND(DATA_IN_6__15, U351_15)
U552_15= NAND(RESTART_15, RMAX_REG_6__15)
U553_15= NAND(DATA_IN_5__15, U351_15)
U554_15= NAND(RESTART_15, RMAX_REG_5__15)
U555_15= NAND(DATA_IN_4__15, U351_15)
U556_15= NAND(RESTART_15, RMAX_REG_4__15)
U557_15= NAND(DATA_IN_3__15, U351_15)
U558_15= NAND(RESTART_15, RMAX_REG_3__15)
U559_15= NAND(DATA_IN_2__15, U351_15)
U560_15= NAND(RESTART_15, RMAX_REG_2__15)
U561_15= NAND(DATA_IN_1__15, U351_15)
U562_15= NAND(RESTART_15, RMAX_REG_1__15)
U563_15= NAND(DATA_IN_0__15, U351_15)
U564_15= NAND(RESTART_15, RMAX_REG_0__15)
U565_15= NAND(REG4_REG_6__15, U351_15)
U566_15= NAND(RESTART_15, RMIN_REG_6__15)
U567_15= NAND(REG4_REG_5__15, U351_15)
U568_15= NAND(RESTART_15, RMIN_REG_5__15)
U569_15= NAND(REG4_REG_4__15, U351_15)
U570_15= NAND(RESTART_15, RMIN_REG_4__15)
U571_15= NAND(REG4_REG_3__15, U351_15)
U572_15= NAND(RESTART_15, RMIN_REG_3__15)
U573_15= NAND(REG4_REG_2__15, U351_15)
U574_15= NAND(RESTART_15, RMIN_REG_2__15)
U575_15= NAND(REG4_REG_1__15, U351_15)
U576_15= NAND(RESTART_15, RMIN_REG_1__15)
U577_15= NAND(REG4_REG_0__15, U351_15)
U578_15= NAND(RESTART_15, RMIN_REG_0__15)
SUB_70_U33_15= NAND(SUB_70_U22_15, SUB_70_U18_15)
SUB_70_U32_15= NAND(R179_U23_15, SUB_70_U10_15)
SUB_70_U31_15= NAND(SUB_70_U24_15, SUB_70_U16_15)
SUB_70_U30_15= NAND(R179_U4_15, SUB_70_U12_15)
SUB_70_U29_15= NAND(R179_U24_15, SUB_70_U28_15)
SUB_70_U28_15= OR(R179_U5_15, R179_U20_15)
SUB_70_U27_15= NAND(R179_U22_15, SUB_70_U26_15)
SUB_70_U26_15= NAND(SUB_70_U22_15, SUB_70_U18_15)
SUB_70_U25_15= NAND(R179_U21_15, SUB_70_U11_15)
SUB_70_U24_15= NOT(SUB_70_U12_15)
SUB_70_U23_15= NOT(SUB_70_U11_15)
GTE_67_U6_15= NOT(ADD_65_U5_15)
SUB_82_U6_15= AND(SUB_82_U29_15, SUB_82_U10_15)
SUB_82_U7_15= AND(SUB_82_U27_15, SUB_82_U11_15)
SUB_82_U8_15= AND(SUB_82_U25_15, SUB_82_U12_15)
SUB_82_U9_15= NAND(SUB_82_U24_15, SUB_82_U16_15)
SUB_82_U10_15= OR(R179_U5_15, R179_U20_15, R179_U24_15)
SUB_82_U11_15= NAND(SUB_82_U22_15, SUB_82_U18_15, SUB_82_U14_15)
SUB_82_U12_15= NAND(SUB_82_U23_15, SUB_82_U13_15)
SUB_82_U13_15= NOT(R179_U21_15)
SUB_82_U14_15= NOT(R179_U22_15)
SUB_82_U15_15= NAND(SUB_82_U35_15, SUB_82_U34_15)
SUB_82_U16_15= NOT(R179_U4_15)
SUB_82_U17_15= AND(SUB_82_U31_15, SUB_82_U30_15)
SUB_82_U18_15= NOT(R179_U23_15)
SUB_82_U19_15= AND(SUB_82_U33_15, SUB_82_U32_15)
SUB_82_U20_15= NOT(R179_U5_15)
SUB_82_U21_15= NOT(R179_U20_15)
SUB_82_U22_15= NOT(SUB_82_U10_15)
SUB_82_U23_15= NOT(SUB_82_U11_15)
SUB_82_U24_15= NOT(SUB_82_U12_15)
SUB_82_U25_15= NAND(R179_U21_15, SUB_82_U11_15)
SUB_82_U26_15= NAND(SUB_82_U22_15, SUB_82_U18_15)
SUB_82_U27_15= NAND(R179_U22_15, SUB_82_U26_15)
SUB_82_U28_15= OR(R179_U5_15, R179_U20_15)
SUB_82_U29_15= NAND(R179_U24_15, SUB_82_U28_15)
SUB_82_U30_15= NAND(R179_U4_15, SUB_82_U12_15)
SUB_82_U31_15= NAND(SUB_82_U24_15, SUB_82_U16_15)
SUB_82_U32_15= NAND(R179_U23_15, SUB_82_U10_15)
SUB_82_U33_15= NAND(SUB_82_U22_15, SUB_82_U18_15)
SUB_82_U34_15= NAND(R179_U5_15, SUB_82_U21_15)
SUB_82_U35_15= NAND(R179_U20_15, SUB_82_U20_15)
ADD_65_U4_15= AND(RMAX_REG_6__15, ADD_65_U7_15)
ADD_65_U5_15= NAND(ADD_65_U31_15, ADD_65_U30_15)
ADD_65_U6_15= NOT(RMAX_REG_6__15)
ADD_65_U7_15= NAND(ADD_65_U24_15, ADD_65_U23_15)
ADD_65_U8_15= OR(RMIN_REG_5__15, RMAX_REG_5__15)
ADD_65_U9_15= NAND(RMAX_REG_1__15, RMIN_REG_1__15)
ADD_65_U10_15= NAND(RMAX_REG_0__15, RMIN_REG_0__15)
ADD_65_U11_15= NAND(ADD_65_U10_15, ADD_65_U9_15)
ADD_65_U12_15= OR(RMAX_REG_1__15, RMIN_REG_1__15)
ADD_65_U13_15= OR(RMAX_REG_2__15, RMIN_REG_2__15)
ADD_65_U14_15= NAND(ADD_65_U12_15, ADD_65_U13_15, ADD_65_U11_15)
ADD_65_U15_15= NAND(RMAX_REG_3__15, RMIN_REG_3__15)
ADD_65_U16_15= NAND(RMAX_REG_2__15, RMIN_REG_2__15)
ADD_65_U17_15= NAND(ADD_65_U15_15, ADD_65_U16_15, ADD_65_U14_15)
ADD_65_U18_15= OR(RMAX_REG_3__15, RMIN_REG_3__15)
ADD_65_U19_15= OR(RMAX_REG_4__15, RMIN_REG_4__15)
ADD_65_U20_15= NAND(ADD_65_U18_15, ADD_65_U19_15, ADD_65_U17_15)
ADD_65_U21_15= NAND(RMAX_REG_4__15, RMIN_REG_4__15)
ADD_65_U22_15= NAND(ADD_65_U20_15, ADD_65_U21_15)
ADD_65_U23_15= NAND(ADD_65_U22_15, ADD_65_U8_15)
ADD_65_U24_15= NAND(RMAX_REG_5__15, RMIN_REG_5__15)
ADD_65_U25_15= NOT(ADD_65_U7_15)
ADD_65_U26_15= OR(RMIN_REG_6__15, ADD_65_U4_15)
ADD_65_U27_15= NAND(ADD_65_U25_15, ADD_65_U6_15)
ADD_65_U28_15= NAND(ADD_65_U27_15, ADD_65_U26_15)
ADD_65_U29_15= OR(RMIN_REG_7__15, RMAX_REG_7__15)
ADD_65_U30_15= NAND(RMIN_REG_7__15, RMAX_REG_7__15)
ADD_65_U31_15= NAND(ADD_65_U29_15, ADD_65_U28_15)
ADD_77_U4_15= AND(DATA_IN_6__15, ADD_77_U7_15)
ADD_77_U5_15= NAND(ADD_77_U31_15, ADD_77_U30_15)
ADD_77_U6_15= NOT(DATA_IN_6__15)
ADD_77_U7_15= NAND(ADD_77_U24_15, ADD_77_U23_15)
ADD_77_U8_15= OR(REG4_REG_5__15, DATA_IN_5__15)
ADD_77_U9_15= NAND(DATA_IN_1__15, REG4_REG_1__15)
ADD_77_U10_15= NAND(DATA_IN_0__15, REG4_REG_0__15)
ADD_77_U11_15= NAND(ADD_77_U10_15, ADD_77_U9_15)
ADD_77_U12_15= OR(DATA_IN_1__15, REG4_REG_1__15)
ADD_77_U13_15= OR(DATA_IN_2__15, REG4_REG_2__15)
ADD_77_U14_15= NAND(ADD_77_U12_15, ADD_77_U13_15, ADD_77_U11_15)
ADD_77_U15_15= NAND(DATA_IN_3__15, REG4_REG_3__15)
ADD_77_U16_15= NAND(DATA_IN_2__15, REG4_REG_2__15)
ADD_77_U17_15= NAND(ADD_77_U15_15, ADD_77_U16_15, ADD_77_U14_15)
ADD_77_U18_15= OR(DATA_IN_3__15, REG4_REG_3__15)
ADD_77_U19_15= OR(DATA_IN_4__15, REG4_REG_4__15)
ADD_77_U20_15= NAND(ADD_77_U18_15, ADD_77_U19_15, ADD_77_U17_15)
ADD_77_U21_15= NAND(DATA_IN_4__15, REG4_REG_4__15)
ADD_77_U22_15= NAND(ADD_77_U20_15, ADD_77_U21_15)
ADD_77_U23_15= NAND(ADD_77_U22_15, ADD_77_U8_15)
ADD_77_U24_15= NAND(DATA_IN_5__15, REG4_REG_5__15)
ADD_77_U25_15= NOT(ADD_77_U7_15)
ADD_77_U26_15= OR(REG4_REG_6__15, ADD_77_U4_15)
ADD_77_U27_15= NAND(ADD_77_U25_15, ADD_77_U6_15)
ADD_77_U28_15= NAND(ADD_77_U27_15, ADD_77_U26_15)
ADD_77_U29_15= OR(REG4_REG_7__15, DATA_IN_7__15)
ADD_77_U30_15= NAND(REG4_REG_7__15, DATA_IN_7__15)
ADD_77_U31_15= NAND(ADD_77_U29_15, ADD_77_U28_15)
SUB_70_166_U6_15= AND(SUB_70_166_U31_15, SUB_70_166_U10_15)
SUB_70_166_U7_15= AND(SUB_70_166_U29_15, SUB_70_166_U11_15)
SUB_70_166_U8_15= AND(SUB_70_166_U27_15, SUB_70_166_U12_15)
SUB_70_166_U9_15= NAND(SUB_70_166_U21_15, SUB_70_166_U26_15)
SUB_70_166_U10_15= OR(SUB_70_U6_15, SUB_70_U15_15, SUB_70_U19_15)
SUB_70_166_U11_15= NAND(SUB_70_166_U23_15, SUB_70_166_U17_15, SUB_70_166_U15_15)
SUB_70_166_U12_15= NAND(SUB_70_166_U24_15, SUB_70_166_U14_15)
SUB_70_166_U13_15= NOT(SUB_70_U9_15)
SUB_70_166_U14_15= NOT(SUB_70_U17_15)
SUB_70_166_U15_15= NOT(SUB_70_U8_15)
SUB_70_166_U16_15= NAND(SUB_70_166_U35_15, SUB_70_166_U34_15)
SUB_70_166_U17_15= NOT(SUB_70_U7_15)
SUB_70_166_U18_15= AND(SUB_70_166_U33_15, SUB_70_166_U32_15)
SUB_70_166_U19_15= NOT(SUB_70_U6_15)
SUB_70_166_U20_15= NOT(SUB_70_U15_15)
SUB_70_166_U21_15= NAND(SUB_70_166_U12_15, SUB_70_166_U13_15)
SUB_70_166_U22_15= NOT(SUB_70_166_U21_15)
SUB_70_166_U23_15= NOT(SUB_70_166_U10_15)
SUB_70_166_U24_15= NOT(SUB_70_166_U11_15)
SUB_70_166_U25_15= NOT(SUB_70_166_U12_15)
SUB_70_166_U26_15= NAND(SUB_70_U9_15, SUB_70_166_U25_15)
SUB_70_166_U27_15= NAND(SUB_70_U17_15, SUB_70_166_U11_15)
SUB_70_166_U28_15= NAND(SUB_70_166_U23_15, SUB_70_166_U17_15)
SUB_70_166_U29_15= NAND(SUB_70_U8_15, SUB_70_166_U28_15)
SUB_70_166_U30_15= OR(SUB_70_U6_15, SUB_70_U15_15)
SUB_70_166_U31_15= NAND(SUB_70_U19_15, SUB_70_166_U30_15)
SUB_70_166_U32_15= NAND(SUB_70_U7_15, SUB_70_166_U10_15)
SUB_70_166_U33_15= NAND(SUB_70_166_U23_15, SUB_70_166_U17_15)
SUB_70_166_U34_15= NAND(SUB_70_U6_15, SUB_70_166_U20_15)
SUB_70_166_U35_15= NAND(SUB_70_U15_15, SUB_70_166_U19_15)
LT_90_U6_15= NAND(LT_90_U41_15, LT_90_U42_15)
LT_90_U7_15= NOT(DATA_IN_7__15)
LT_90_U8_15= NOT(DATA_IN_1__15)
LT_90_U9_15= NOT(RMIN_REG_1__15)
LT_90_U10_15= NOT(RMIN_REG_2__15)
LT_90_U11_15= NOT(DATA_IN_2__15)
LT_90_U12_15= NOT(DATA_IN_3__15)
LT_90_U13_15= NOT(RMIN_REG_3__15)
LT_90_U14_15= NOT(RMIN_REG_4__15)
LT_90_U15_15= NOT(DATA_IN_4__15)
LT_90_U16_15= NOT(DATA_IN_5__15)
LT_90_U17_15= NOT(RMIN_REG_5__15)
LT_90_U18_15= NOT(RMIN_REG_6__15)
LT_90_U19_15= NOT(DATA_IN_6__15)
LT_90_U20_15= NOT(RMIN_REG_7__15)
LT_90_U21_15= NOT(DATA_IN_0__15)
LT_90_U22_15= NAND(DATA_IN_1__15, LT_90_U9_15)
LT_90_U23_15= NAND(RMIN_REG_0__15, LT_90_U21_15, LT_90_U22_15)
LT_90_U24_15= NAND(RMIN_REG_1__15, LT_90_U8_15)
LT_90_U25_15= NAND(RMIN_REG_2__15, LT_90_U11_15)
LT_90_U26_15= NAND(LT_90_U24_15, LT_90_U25_15, LT_90_U23_15)
LT_90_U27_15= NAND(DATA_IN_2__15, LT_90_U10_15)
LT_90_U28_15= NAND(DATA_IN_3__15, LT_90_U13_15)
LT_90_U29_15= NAND(LT_90_U27_15, LT_90_U28_15, LT_90_U26_15)
LT_90_U30_15= NAND(RMIN_REG_3__15, LT_90_U12_15)
LT_90_U31_15= NAND(RMIN_REG_4__15, LT_90_U15_15)
LT_90_U32_15= NAND(LT_90_U30_15, LT_90_U31_15, LT_90_U29_15)
LT_90_U33_15= NAND(DATA_IN_4__15, LT_90_U14_15)
LT_90_U34_15= NAND(DATA_IN_5__15, LT_90_U17_15)
LT_90_U35_15= NAND(LT_90_U33_15, LT_90_U34_15, LT_90_U32_15)
LT_90_U36_15= NAND(RMIN_REG_5__15, LT_90_U16_15)
LT_90_U37_15= NAND(RMIN_REG_6__15, LT_90_U19_15)
LT_90_U38_15= NAND(LT_90_U36_15, LT_90_U37_15, LT_90_U35_15)
LT_90_U39_15= NAND(DATA_IN_6__15, LT_90_U18_15)
LT_90_U40_15= NAND(RMIN_REG_7__15, LT_90_U7_15)
LT_90_U41_15= NAND(LT_90_U39_15, LT_90_U40_15, LT_90_U38_15)
LT_90_U42_15= NAND(DATA_IN_7__15, LT_90_U20_15)
GT_88_U6_15= NAND(GT_88_U41_15, GT_88_U42_15)
GT_88_U7_15= NOT(RMAX_REG_7__15)
GT_88_U8_15= NOT(RMAX_REG_1__15)
GT_88_U9_15= NOT(DATA_IN_1__15)
GT_88_U10_15= NOT(DATA_IN_2__15)
GT_88_U11_15= NOT(RMAX_REG_2__15)
GT_88_U12_15= NOT(RMAX_REG_3__15)
GT_88_U13_15= NOT(DATA_IN_3__15)
GT_88_U14_15= NOT(DATA_IN_4__15)
GT_88_U15_15= NOT(RMAX_REG_4__15)
GT_88_U16_15= NOT(RMAX_REG_5__15)
GT_88_U17_15= NOT(DATA_IN_5__15)
GT_88_U18_15= NOT(DATA_IN_6__15)
GT_88_U19_15= NOT(RMAX_REG_6__15)
GT_88_U20_15= NOT(DATA_IN_7__15)
GT_88_U21_15= NOT(RMAX_REG_0__15)
GT_88_U22_15= NAND(RMAX_REG_1__15, GT_88_U9_15)
GT_88_U23_15= NAND(DATA_IN_0__15, GT_88_U21_15, GT_88_U22_15)
GT_88_U24_15= NAND(DATA_IN_1__15, GT_88_U8_15)
GT_88_U25_15= NAND(DATA_IN_2__15, GT_88_U11_15)
GT_88_U26_15= NAND(GT_88_U24_15, GT_88_U25_15, GT_88_U23_15)
GT_88_U27_15= NAND(RMAX_REG_2__15, GT_88_U10_15)
GT_88_U28_15= NAND(RMAX_REG_3__15, GT_88_U13_15)
GT_88_U29_15= NAND(GT_88_U27_15, GT_88_U28_15, GT_88_U26_15)
GT_88_U30_15= NAND(DATA_IN_3__15, GT_88_U12_15)
GT_88_U31_15= NAND(DATA_IN_4__15, GT_88_U15_15)
GT_88_U32_15= NAND(GT_88_U30_15, GT_88_U31_15, GT_88_U29_15)
GT_88_U33_15= NAND(RMAX_REG_4__15, GT_88_U14_15)
GT_88_U34_15= NAND(RMAX_REG_5__15, GT_88_U17_15)
GT_88_U35_15= NAND(GT_88_U33_15, GT_88_U34_15, GT_88_U32_15)
GT_88_U36_15= NAND(DATA_IN_5__15, GT_88_U16_15)
GT_88_U37_15= NAND(DATA_IN_6__15, GT_88_U19_15)
GT_88_U38_15= NAND(GT_88_U36_15, GT_88_U37_15, GT_88_U35_15)
GT_88_U39_15= NAND(RMAX_REG_6__15, GT_88_U18_15)
GT_88_U40_15= NAND(DATA_IN_7__15, GT_88_U7_15)
GT_88_U41_15= NAND(GT_88_U39_15, GT_88_U40_15, GT_88_U38_15)
GT_88_U42_15= NAND(RMAX_REG_7__15, GT_88_U20_15)
SUB_82_165_U6_15= AND(SUB_82_165_U31_15, SUB_82_165_U10_15)
SUB_82_165_U7_15= AND(SUB_82_165_U29_15, SUB_82_165_U11_15)
SUB_82_165_U8_15= AND(SUB_82_165_U27_15, SUB_82_165_U12_15)
SUB_82_165_U9_15= NAND(SUB_82_165_U21_15, SUB_82_165_U26_15)
SUB_82_165_U10_15= OR(SUB_82_U6_15, SUB_82_U15_15, SUB_82_U19_15)
SUB_82_165_U11_15= NAND(SUB_82_165_U23_15, SUB_82_165_U17_15, SUB_82_165_U15_15)
SUB_82_165_U12_15= NAND(SUB_82_165_U24_15, SUB_82_165_U14_15)
SUB_82_165_U13_15= NOT(SUB_82_U9_15)
SUB_82_165_U14_15= NOT(SUB_82_U17_15)
SUB_82_165_U15_15= NOT(SUB_82_U8_15)
SUB_82_165_U16_15= NAND(SUB_82_165_U35_15, SUB_82_165_U34_15)
SUB_82_165_U17_15= NOT(SUB_82_U7_15)
SUB_82_165_U18_15= AND(SUB_82_165_U33_15, SUB_82_165_U32_15)
SUB_82_165_U19_15= NOT(SUB_82_U6_15)
SUB_82_165_U20_15= NOT(SUB_82_U15_15)
SUB_82_165_U21_15= NAND(SUB_82_165_U12_15, SUB_82_165_U13_15)
SUB_82_165_U22_15= NOT(SUB_82_165_U21_15)
SUB_82_165_U23_15= NOT(SUB_82_165_U10_15)
SUB_82_165_U24_15= NOT(SUB_82_165_U11_15)
SUB_82_165_U25_15= NOT(SUB_82_165_U12_15)
SUB_82_165_U26_15= NAND(SUB_82_U9_15, SUB_82_165_U25_15)
SUB_82_165_U27_15= NAND(SUB_82_U17_15, SUB_82_165_U11_15)
SUB_82_165_U28_15= NAND(SUB_82_165_U23_15, SUB_82_165_U17_15)
SUB_82_165_U29_15= NAND(SUB_82_U8_15, SUB_82_165_U28_15)
SUB_82_165_U30_15= OR(SUB_82_U6_15, SUB_82_U15_15)
SUB_82_165_U31_15= NAND(SUB_82_U19_15, SUB_82_165_U30_15)
SUB_82_165_U32_15= NAND(SUB_82_U7_15, SUB_82_165_U10_15)
SUB_82_165_U33_15= NAND(SUB_82_165_U23_15, SUB_82_165_U17_15)
SUB_82_165_U34_15= NAND(SUB_82_U6_15, SUB_82_165_U20_15)
SUB_82_165_U35_15= NAND(SUB_82_U15_15, SUB_82_165_U19_15)
GTE_79_U6_15= NOT(ADD_77_U5_15)
R179_U4_15= AND(R179_U55_15, R179_U51_15)
R179_U5_15= NAND(R179_U94_15, R179_U93_15, R179_U56_15)
R179_U6_15= NOT(U359_15)
R179_U7_15= NOT(U366_15)
R179_U8_15= NOT(U365_15)
R179_U9_15= NAND(U366_15, U359_15)
R179_U10_15= NOT(U358_15)
R179_U11_15= NOT(U357_15)
R179_U12_15= NOT(U364_15)
R179_U13_15= NOT(U356_15)
R179_U14_15= NOT(U363_15)
R179_U15_15= NOT(U355_15)
R179_U16_15= NOT(U362_15)
R179_U17_15= NOT(U354_15)
R179_U18_15= NOT(U361_15)
R179_U19_15= NAND(R179_U46_15, R179_U45_15)
R179_U20_15= NAND(R179_U96_15, R179_U95_15)
R179_U21_15= NAND(R179_U68_15, R179_U67_15)
R179_U22_15= NAND(R179_U75_15, R179_U74_15)
R179_U23_15= NAND(R179_U82_15, R179_U81_15)
R179_U24_15= NAND(R179_U89_15, R179_U88_15)
R179_U25_15= NOT(U360_15)
R179_U26_15= NOT(U353_15)
R179_U27_15= NAND(R179_U42_15, R179_U41_15)
R179_U28_15= NAND(R179_U38_15, R179_U37_15)
R179_U29_15= NAND(R179_U30_15, R179_U34_15)
R179_U30_15= NAND(U358_15, R179_U32_15)
R179_U31_15= NOT(R179_U30_15)
R179_U32_15= NOT(R179_U9_15)
R179_U33_15= NAND(R179_U10_15, R179_U9_15)
R179_U34_15= NAND(U365_15, R179_U33_15)
R179_U35_15= NOT(R179_U29_15)
R179_U36_15= OR(U357_15, U364_15)
R179_U37_15= NAND(R179_U36_15, R179_U29_15)
R179_U38_15= NAND(U364_15, U357_15)
R179_U39_15= NOT(R179_U28_15)
R179_U40_15= OR(U356_15, U363_15)
R179_U41_15= NAND(R179_U40_15, R179_U28_15)
R179_U42_15= NAND(U363_15, U356_15)
R179_U43_15= NOT(R179_U27_15)
R179_U44_15= OR(U355_15, U362_15)
R179_U45_15= NAND(R179_U44_15, R179_U27_15)
R179_U46_15= NAND(U362_15, U355_15)
R179_U47_15= NOT(R179_U19_15)
R179_U48_15= OR(U354_15, U361_15)
R179_U49_15= NAND(R179_U48_15, R179_U19_15)
R179_U50_15= NAND(U361_15, U354_15)
R179_U51_15= NAND(R179_U58_15, R179_U57_15, R179_U50_15, R179_U49_15)
R179_U52_15= NAND(U361_15, U354_15)
R179_U53_15= NAND(R179_U47_15, R179_U52_15)
R179_U54_15= OR(U361_15, U354_15)
R179_U55_15= NAND(R179_U54_15, R179_U61_15, R179_U53_15)
R179_U56_15= NAND(R179_U92_15, R179_U10_15)
R179_U57_15= NAND(U360_15, R179_U26_15)
R179_U58_15= NAND(U353_15, R179_U25_15)
R179_U59_15= NAND(U360_15, R179_U26_15)
R179_U60_15= NAND(U353_15, R179_U25_15)
R179_U61_15= NAND(R179_U60_15, R179_U59_15)
R179_U62_15= NAND(U361_15, R179_U17_15)
R179_U63_15= NAND(U354_15, R179_U18_15)
R179_U64_15= NAND(U361_15, R179_U17_15)
R179_U65_15= NAND(U354_15, R179_U18_15)
R179_U66_15= NAND(R179_U65_15, R179_U64_15)
R179_U67_15= NAND(R179_U63_15, R179_U62_15, R179_U19_15)
R179_U68_15= NAND(R179_U66_15, R179_U47_15)
R179_U69_15= NAND(U362_15, R179_U15_15)
R179_U70_15= NAND(U355_15, R179_U16_15)
R179_U71_15= NAND(U362_15, R179_U15_15)
R179_U72_15= NAND(U355_15, R179_U16_15)
R179_U73_15= NAND(R179_U72_15, R179_U71_15)
R179_U74_15= NAND(R179_U70_15, R179_U69_15, R179_U27_15)
R179_U75_15= NAND(R179_U43_15, R179_U73_15)
R179_U76_15= NAND(U363_15, R179_U13_15)
R179_U77_15= NAND(U356_15, R179_U14_15)
R179_U78_15= NAND(U363_15, R179_U13_15)
R179_U79_15= NAND(U356_15, R179_U14_15)
R179_U80_15= NAND(R179_U79_15, R179_U78_15)
R179_U81_15= NAND(R179_U77_15, R179_U76_15, R179_U28_15)
R179_U82_15= NAND(R179_U39_15, R179_U80_15)
R179_U83_15= NAND(U364_15, R179_U11_15)
R179_U84_15= NAND(U357_15, R179_U12_15)
R179_U85_15= NAND(U364_15, R179_U11_15)
R179_U86_15= NAND(U357_15, R179_U12_15)
R179_U87_15= NAND(R179_U86_15, R179_U85_15)
R179_U88_15= NAND(R179_U84_15, R179_U83_15, R179_U29_15)
R179_U89_15= NAND(R179_U35_15, R179_U87_15)
R179_U90_15= NAND(U365_15, R179_U9_15)
R179_U91_15= NAND(R179_U32_15, R179_U8_15)
R179_U92_15= NAND(R179_U91_15, R179_U90_15)
R179_U93_15= NAND(U358_15, R179_U9_15, R179_U8_15)
R179_U94_15= NAND(R179_U31_15, U365_15)
R179_U95_15= NAND(U366_15, R179_U6_15)
R179_U96_15= NAND(U359_15, R179_U7_15)
SUB_70_U6_15= AND(SUB_70_U29_15, SUB_70_U10_15)
SUB_70_U7_15= AND(SUB_70_U27_15, SUB_70_U11_15)
SUB_70_U8_15= AND(SUB_70_U25_15, SUB_70_U12_15)
SUB_70_U9_15= NAND(SUB_70_U24_15, SUB_70_U16_15)
SUB_70_U10_15= OR(R179_U5_15, R179_U20_15, R179_U24_15)
SUB_70_U11_15= NAND(SUB_70_U22_15, SUB_70_U18_15, SUB_70_U14_15)
SUB_70_U12_15= NAND(SUB_70_U23_15, SUB_70_U13_15)
SUB_70_U13_15= NOT(R179_U21_15)
SUB_70_U14_15= NOT(R179_U22_15)
SUB_70_U15_15= NAND(SUB_70_U35_15, SUB_70_U34_15)
SUB_70_U16_15= NOT(R179_U4_15)
SUB_70_U17_15= AND(SUB_70_U31_15, SUB_70_U30_15)
SUB_70_U18_15= NOT(R179_U23_15)
SUB_70_U19_15= AND(SUB_70_U33_15, SUB_70_U32_15)
SUB_70_U20_15= NOT(R179_U5_15)
SUB_70_U21_15= NOT(R179_U20_15)
SUB_70_U22_15= NOT(SUB_70_U10_15)

RMAX_REG_7__17 = BUF(U344_16)
RMAX_REG_6__17 = BUF(U343_16)
RMAX_REG_5__17 = BUF(U342_16)
RMAX_REG_4__17 = BUF(U341_16)
RMAX_REG_3__17 = BUF(U340_16)
RMAX_REG_2__17 = BUF(U339_16)
RMAX_REG_1__17 = BUF(U338_16)
RMAX_REG_0__17 = BUF(U337_16)
RMIN_REG_7__17 = BUF(U336_16)
RMIN_REG_6__17 = BUF(U335_16)
RMIN_REG_5__17 = BUF(U334_16)
RMIN_REG_4__17 = BUF(U333_16)
RMIN_REG_3__17 = BUF(U332_16)
RMIN_REG_2__17 = BUF(U331_16)
RMIN_REG_1__17 = BUF(U330_16)
RMIN_REG_0__17 = BUF(U329_16)
RLAST_REG_7__17 = BUF(U328_16)
RLAST_REG_6__17 = BUF(U327_16)
RLAST_REG_5__17 = BUF(U326_16)
RLAST_REG_4__17 = BUF(U325_16)
RLAST_REG_3__17 = BUF(U324_16)
RLAST_REG_2__17 = BUF(U323_16)
RLAST_REG_1__17 = BUF(U322_16)
RLAST_REG_0__17 = BUF(U321_16)
REG1_REG_7__17 = BUF(U320_16)
REG1_REG_6__17 = BUF(U319_16)
REG1_REG_5__17 = BUF(U318_16)
REG1_REG_4__17 = BUF(U317_16)
REG1_REG_3__17 = BUF(U316_16)
REG1_REG_2__17 = BUF(U315_16)
REG1_REG_1__17 = BUF(U314_16)
REG1_REG_0__17 = BUF(U313_16)
REG2_REG_7__17 = BUF(U312_16)
REG2_REG_6__17 = BUF(U311_16)
REG2_REG_5__17 = BUF(U310_16)
REG2_REG_4__17 = BUF(U309_16)
REG2_REG_3__17 = BUF(U308_16)
REG2_REG_2__17 = BUF(U307_16)
REG2_REG_1__17 = BUF(U306_16)
REG2_REG_0__17 = BUF(U305_16)
REG3_REG_7__17 = BUF(U304_16)
REG3_REG_6__17 = BUF(U303_16)
REG3_REG_5__17 = BUF(U302_16)
REG3_REG_4__17 = BUF(U301_16)
REG3_REG_3__17 = BUF(U300_16)
REG3_REG_2__17 = BUF(U299_16)
REG3_REG_1__17 = BUF(U298_16)
REG3_REG_0__17 = BUF(U297_16)
REG4_REG_7__17 = BUF(U296_16)
REG4_REG_6__17 = BUF(U295_16)
REG4_REG_5__17 = BUF(U294_16)
REG4_REG_4__17 = BUF(U293_16)
REG4_REG_3__17 = BUF(U292_16)
REG4_REG_2__17 = BUF(U291_16)
REG4_REG_1__17 = BUF(U290_16)
REG4_REG_0__17 = BUF(U289_16)
DATA_OUT_REG_7__17 = BUF(U288_16)
DATA_OUT_REG_6__17 = BUF(U287_16)
DATA_OUT_REG_5__17 = BUF(U286_16)
DATA_OUT_REG_4__17 = BUF(U285_16)
DATA_OUT_REG_3__17 = BUF(U284_16)
DATA_OUT_REG_2__17 = BUF(U283_16)
DATA_OUT_REG_1__17 = BUF(U282_16)
DATA_OUT_REG_0__17 = BUF(U281_16)
STATO_REG_1__17 = BUF(U280_16)
STATO_REG_0__17 = BUF(U375_16)





SUB_70_U35_16= NAND(R179_U20_16, SUB_70_U20_16)
SUB_70_U34_16= NAND(R179_U5_16, SUB_70_U21_16)
U272_16= AND(U279_16, U351_16)
U273_16= AND(ENABLE_16, U272_16, U349_16, U352_16)
U274_16= AND(U279_16, RESTART_16, U373_16)
U275_16= AND(AVERAGE_16, ENABLE_16, U272_16)
U276_16= AND(U550_16, U549_16, U279_16)
U277_16= AND(U272_16, U350_16)
U278_16= AND(STATO_REG_1__16, U420_16)
U279_16= AND(STATO_REG_1__16, U280_16)
U280_16= NAND(U348_16, U377_16)
U281_16= NAND(U546_16, U545_16, U547_16, U372_16, U543_16)
U282_16= NAND(U540_16, U539_16, U541_16, U371_16, U537_16)
U283_16= NAND(U534_16, U533_16, U535_16, U370_16, U531_16)
U284_16= NAND(U528_16, U527_16, U529_16, U369_16)
U285_16= NAND(U522_16, U521_16, U368_16)
U286_16= NAND(U516_16, U515_16, U367_16)
U287_16= NAND(U508_16, U507_16, U509_16, U511_16, U510_16)
U288_16= NAND(U503_16, U502_16, U504_16, U506_16, U505_16)
U289_16= NAND(U501_16, U500_16)
U290_16= NAND(U499_16, U498_16)
U291_16= NAND(U497_16, U496_16)
U292_16= NAND(U495_16, U494_16)
U293_16= NAND(U493_16, U492_16)
U294_16= NAND(U491_16, U490_16)
U295_16= NAND(U489_16, U488_16)
U296_16= NAND(U487_16, U486_16)
U297_16= NAND(U485_16, U484_16)
U298_16= NAND(U483_16, U482_16)
U299_16= NAND(U481_16, U480_16)
U300_16= NAND(U479_16, U478_16)
U301_16= NAND(U477_16, U476_16)
U302_16= NAND(U475_16, U474_16)
U303_16= NAND(U473_16, U472_16)
U304_16= NAND(U471_16, U470_16)
U305_16= NAND(U469_16, U468_16)
U306_16= NAND(U467_16, U466_16)
U307_16= NAND(U465_16, U464_16)
U308_16= NAND(U463_16, U462_16)
U309_16= NAND(U461_16, U460_16)
U310_16= NAND(U459_16, U458_16)
U311_16= NAND(U457_16, U456_16)
U312_16= NAND(U455_16, U454_16)
U313_16= NAND(U453_16, U452_16)
U314_16= NAND(U451_16, U450_16)
U315_16= NAND(U449_16, U448_16)
U316_16= NAND(U447_16, U446_16)
U317_16= NAND(U445_16, U444_16)
U318_16= NAND(U443_16, U442_16)
U319_16= NAND(U441_16, U440_16)
U320_16= NAND(U439_16, U438_16)
U321_16= NAND(U437_16, U436_16)
U322_16= NAND(U435_16, U434_16)
U323_16= NAND(U433_16, U432_16)
U324_16= NAND(U431_16, U430_16)
U325_16= NAND(U429_16, U428_16)
U326_16= NAND(U427_16, U426_16)
U327_16= NAND(U425_16, U424_16)
U328_16= NAND(U423_16, U422_16)
U329_16= NAND(U419_16, U418_16)
U330_16= NAND(U417_16, U416_16)
U331_16= NAND(U415_16, U414_16)
U332_16= NAND(U413_16, U412_16)
U333_16= NAND(U411_16, U410_16)
U334_16= NAND(U409_16, U408_16)
U335_16= NAND(U407_16, U406_16)
U336_16= NAND(U405_16, U404_16)
U337_16= NAND(U398_16, U397_16)
U338_16= NAND(U396_16, U395_16)
U339_16= NAND(U394_16, U393_16)
U340_16= NAND(U392_16, U391_16)
U341_16= NAND(U390_16, U389_16)
U342_16= NAND(U388_16, U387_16)
U343_16= NAND(U386_16, U385_16)
U344_16= NAND(U384_16, U383_16)
U345_16= NOT(STATO_REG_0__16)
U346_16= NOT(STATO_REG_1__16)
U347_16= NOT(GT_88_U6_16)
U348_16= NAND(STATO_REG_1__16, U345_16)
U349_16= NOT(AVERAGE_16)
U350_16= NOT(ENABLE_16)
U351_16= NOT(RESTART_16)
U352_16= NOT(GTE_79_U6_16)
U353_16= NAND(U552_16, U551_16)
U354_16= NAND(U554_16, U553_16)
U355_16= NAND(U556_16, U555_16)
U356_16= NAND(U558_16, U557_16)
U357_16= NAND(U560_16, U559_16)
U358_16= NAND(U562_16, U561_16)
U359_16= NAND(U564_16, U563_16)
U360_16= NAND(U566_16, U565_16)
U361_16= NAND(U568_16, U567_16)
U362_16= NAND(U570_16, U569_16)
U363_16= NAND(U572_16, U571_16)
U364_16= NAND(U574_16, U573_16)
U365_16= NAND(U576_16, U575_16)
U366_16= NAND(U578_16, U577_16)
U367_16= AND(U514_16, U512_16, U513_16, U517_16)
U368_16= AND(U520_16, U518_16, U519_16, U523_16)
U369_16= AND(U526_16, U524_16, U525_16)
U370_16= AND(U532_16, U530_16)
U371_16= AND(U538_16, U536_16)
U372_16= AND(U544_16, U542_16)
U373_16= NOT(GTE_67_U6_16)
U374_16= OR(STATO_REG_1__16, STATO_REG_0__16)
U375_16= NOT(U374_16)
U376_16= NOT(U348_16)
U377_16= NAND(STATO_REG_0__16, U346_16)
U378_16= NOT(U280_16)
U379_16= NAND(GT_88_U6_16, STATO_REG_1__16)
U380_16= NAND(U345_16, U379_16)
U381_16= OR(STATO_REG_0__16, GT_88_U6_16)
U382_16= NAND(U374_16, U381_16)
U383_16= NAND(RMAX_REG_7__16, U382_16)
U384_16= NAND(DATA_IN_7__16, U380_16)
U385_16= NAND(RMAX_REG_6__16, U382_16)
U386_16= NAND(DATA_IN_6__16, U380_16)
U387_16= NAND(RMAX_REG_5__16, U382_16)
U388_16= NAND(DATA_IN_5__16, U380_16)
U389_16= NAND(RMAX_REG_4__16, U382_16)
U390_16= NAND(DATA_IN_4__16, U380_16)
U391_16= NAND(RMAX_REG_3__16, U382_16)
U392_16= NAND(DATA_IN_3__16, U380_16)
U393_16= NAND(RMAX_REG_2__16, U382_16)
U394_16= NAND(DATA_IN_2__16, U380_16)
U395_16= NAND(RMAX_REG_1__16, U382_16)
U396_16= NAND(DATA_IN_1__16, U380_16)
U397_16= NAND(RMAX_REG_0__16, U382_16)
U398_16= NAND(DATA_IN_0__16, U380_16)
U399_16= NAND(LT_90_U6_16, U347_16)
U400_16= NAND(U399_16, U345_16)
U401_16= NAND(U374_16, U400_16)
U402_16= NAND(STATO_REG_1__16, U347_16, LT_90_U6_16)
U403_16= NAND(U345_16, U402_16)
U404_16= NAND(DATA_IN_7__16, U403_16)
U405_16= NAND(RMIN_REG_7__16, U401_16)
U406_16= NAND(DATA_IN_6__16, U403_16)
U407_16= NAND(RMIN_REG_6__16, U401_16)
U408_16= NAND(DATA_IN_5__16, U403_16)
U409_16= NAND(RMIN_REG_5__16, U401_16)
U410_16= NAND(DATA_IN_4__16, U403_16)
U411_16= NAND(RMIN_REG_4__16, U401_16)
U412_16= NAND(DATA_IN_3__16, U403_16)
U413_16= NAND(RMIN_REG_3__16, U401_16)
U414_16= NAND(DATA_IN_2__16, U403_16)
U415_16= NAND(RMIN_REG_2__16, U401_16)
U416_16= NAND(DATA_IN_1__16, U403_16)
U417_16= NAND(RMIN_REG_1__16, U401_16)
U418_16= NAND(DATA_IN_0__16, U403_16)
U419_16= NAND(RMIN_REG_0__16, U401_16)
U420_16= OR(STATO_REG_0__16, ENABLE_16)
U421_16= NAND(U374_16, U420_16)
U422_16= NAND(U278_16, DATA_IN_7__16)
U423_16= NAND(RLAST_REG_7__16, U421_16)
U424_16= NAND(U278_16, DATA_IN_6__16)
U425_16= NAND(RLAST_REG_6__16, U421_16)
U426_16= NAND(U278_16, DATA_IN_5__16)
U427_16= NAND(RLAST_REG_5__16, U421_16)
U428_16= NAND(U278_16, DATA_IN_4__16)
U429_16= NAND(RLAST_REG_4__16, U421_16)
U430_16= NAND(U278_16, DATA_IN_3__16)
U431_16= NAND(RLAST_REG_3__16, U421_16)
U432_16= NAND(U278_16, DATA_IN_2__16)
U433_16= NAND(RLAST_REG_2__16, U421_16)
U434_16= NAND(U278_16, DATA_IN_1__16)
U435_16= NAND(RLAST_REG_1__16, U421_16)
U436_16= NAND(U278_16, DATA_IN_0__16)
U437_16= NAND(RLAST_REG_0__16, U421_16)
U438_16= NAND(U376_16, DATA_IN_7__16)
U439_16= NAND(REG1_REG_7__16, U378_16)
U440_16= NAND(U376_16, DATA_IN_6__16)
U441_16= NAND(REG1_REG_6__16, U378_16)
U442_16= NAND(U376_16, DATA_IN_5__16)
U443_16= NAND(REG1_REG_5__16, U378_16)
U444_16= NAND(U376_16, DATA_IN_4__16)
U445_16= NAND(REG1_REG_4__16, U378_16)
U446_16= NAND(U376_16, DATA_IN_3__16)
U447_16= NAND(REG1_REG_3__16, U378_16)
U448_16= NAND(U376_16, DATA_IN_2__16)
U449_16= NAND(REG1_REG_2__16, U378_16)
U450_16= NAND(U376_16, DATA_IN_1__16)
U451_16= NAND(REG1_REG_1__16, U378_16)
U452_16= NAND(U376_16, DATA_IN_0__16)
U453_16= NAND(REG1_REG_0__16, U378_16)
U454_16= NAND(REG1_REG_7__16, U376_16)
U455_16= NAND(REG2_REG_7__16, U378_16)
U456_16= NAND(REG1_REG_6__16, U376_16)
U457_16= NAND(REG2_REG_6__16, U378_16)
U458_16= NAND(REG1_REG_5__16, U376_16)
U459_16= NAND(REG2_REG_5__16, U378_16)
U460_16= NAND(REG1_REG_4__16, U376_16)
U461_16= NAND(REG2_REG_4__16, U378_16)
U462_16= NAND(REG1_REG_3__16, U376_16)
U463_16= NAND(REG2_REG_3__16, U378_16)
U464_16= NAND(REG1_REG_2__16, U376_16)
U465_16= NAND(REG2_REG_2__16, U378_16)
U466_16= NAND(REG1_REG_1__16, U376_16)
U467_16= NAND(REG2_REG_1__16, U378_16)
U468_16= NAND(REG1_REG_0__16, U376_16)
U469_16= NAND(REG2_REG_0__16, U378_16)
U470_16= NAND(REG2_REG_7__16, U376_16)
U471_16= NAND(REG3_REG_7__16, U378_16)
U472_16= NAND(REG2_REG_6__16, U376_16)
U473_16= NAND(REG3_REG_6__16, U378_16)
U474_16= NAND(REG2_REG_5__16, U376_16)
U475_16= NAND(REG3_REG_5__16, U378_16)
U476_16= NAND(REG2_REG_4__16, U376_16)
U477_16= NAND(REG3_REG_4__16, U378_16)
U478_16= NAND(REG2_REG_3__16, U376_16)
U479_16= NAND(REG3_REG_3__16, U378_16)
U480_16= NAND(REG2_REG_2__16, U376_16)
U481_16= NAND(REG3_REG_2__16, U378_16)
U482_16= NAND(REG2_REG_1__16, U376_16)
U483_16= NAND(REG3_REG_1__16, U378_16)
U484_16= NAND(REG2_REG_0__16, U376_16)
U485_16= NAND(REG3_REG_0__16, U378_16)
U486_16= NAND(REG3_REG_7__16, U376_16)
U487_16= NAND(REG4_REG_7__16, U378_16)
U488_16= NAND(REG3_REG_6__16, U376_16)
U489_16= NAND(REG4_REG_6__16, U378_16)
U490_16= NAND(REG3_REG_5__16, U376_16)
U491_16= NAND(REG4_REG_5__16, U378_16)
U492_16= NAND(REG3_REG_4__16, U376_16)
U493_16= NAND(REG4_REG_4__16, U378_16)
U494_16= NAND(REG3_REG_3__16, U376_16)
U495_16= NAND(REG4_REG_3__16, U378_16)
U496_16= NAND(REG3_REG_2__16, U376_16)
U497_16= NAND(REG4_REG_2__16, U378_16)
U498_16= NAND(REG3_REG_1__16, U376_16)
U499_16= NAND(REG4_REG_1__16, U378_16)
U500_16= NAND(REG3_REG_0__16, U376_16)
U501_16= NAND(REG4_REG_0__16, U378_16)
U502_16= NAND(U277_16, RLAST_REG_7__16)
U503_16= NAND(U275_16, REG4_REG_7__16)
U504_16= NAND(SUB_70_166_U22_16, U274_16)
U505_16= NAND(SUB_82_165_U22_16, U273_16)
U506_16= NAND(DATA_OUT_REG_7__16, U378_16)
U507_16= NAND(U277_16, RLAST_REG_6__16)
U508_16= NAND(U275_16, REG4_REG_6__16)
U509_16= NAND(SUB_70_166_U9_16, U274_16)
U510_16= NAND(SUB_82_165_U9_16, U273_16)
U511_16= NAND(DATA_OUT_REG_6__16, U378_16)
U512_16= NAND(U277_16, RLAST_REG_5__16)
U513_16= NAND(R179_U4_16, U276_16)
U514_16= NAND(U275_16, REG4_REG_5__16)
U515_16= NAND(SUB_70_166_U8_16, U274_16)
U516_16= NAND(SUB_82_165_U8_16, U273_16)
U517_16= NAND(DATA_OUT_REG_5__16, U378_16)
U518_16= NAND(U277_16, RLAST_REG_4__16)
U519_16= NAND(R179_U21_16, U276_16)
U520_16= NAND(U275_16, REG4_REG_4__16)
U521_16= NAND(SUB_70_166_U7_16, U274_16)
U522_16= NAND(SUB_82_165_U7_16, U273_16)
U523_16= NAND(DATA_OUT_REG_4__16, U378_16)
U524_16= NAND(U277_16, RLAST_REG_3__16)
U525_16= NAND(R179_U22_16, U276_16)
U526_16= NAND(U275_16, REG4_REG_3__16)
U527_16= NAND(SUB_70_166_U18_16, U274_16)
U528_16= NAND(SUB_82_165_U18_16, U273_16)
U529_16= NAND(DATA_OUT_REG_3__16, U378_16)
U530_16= NAND(U277_16, RLAST_REG_2__16)
U531_16= NAND(R179_U23_16, U276_16)
U532_16= NAND(U275_16, REG4_REG_2__16)
U533_16= NAND(SUB_70_166_U6_16, U274_16)
U534_16= NAND(SUB_82_165_U6_16, U273_16)
U535_16= NAND(DATA_OUT_REG_2__16, U378_16)
U536_16= NAND(U277_16, RLAST_REG_1__16)
U537_16= NAND(R179_U24_16, U276_16)
U538_16= NAND(U275_16, REG4_REG_1__16)
U539_16= NAND(SUB_70_166_U16_16, U274_16)
U540_16= NAND(SUB_82_165_U16_16, U273_16)
U541_16= NAND(DATA_OUT_REG_1__16, U378_16)
U542_16= NAND(U277_16, RLAST_REG_0__16)
U543_16= NAND(R179_U5_16, U276_16)
U544_16= NAND(U275_16, REG4_REG_0__16)
U545_16= NAND(SUB_70_U15_16, U274_16)
U546_16= NAND(SUB_82_U15_16, U273_16)
U547_16= NAND(DATA_OUT_REG_0__16, U378_16)
U548_16= NAND(ENABLE_16, U349_16, GTE_79_U6_16)
U549_16= NAND(RESTART_16, U373_16)
U550_16= NAND(U548_16, U351_16)
U551_16= NAND(DATA_IN_6__16, U351_16)
U552_16= NAND(RESTART_16, RMAX_REG_6__16)
U553_16= NAND(DATA_IN_5__16, U351_16)
U554_16= NAND(RESTART_16, RMAX_REG_5__16)
U555_16= NAND(DATA_IN_4__16, U351_16)
U556_16= NAND(RESTART_16, RMAX_REG_4__16)
U557_16= NAND(DATA_IN_3__16, U351_16)
U558_16= NAND(RESTART_16, RMAX_REG_3__16)
U559_16= NAND(DATA_IN_2__16, U351_16)
U560_16= NAND(RESTART_16, RMAX_REG_2__16)
U561_16= NAND(DATA_IN_1__16, U351_16)
U562_16= NAND(RESTART_16, RMAX_REG_1__16)
U563_16= NAND(DATA_IN_0__16, U351_16)
U564_16= NAND(RESTART_16, RMAX_REG_0__16)
U565_16= NAND(REG4_REG_6__16, U351_16)
U566_16= NAND(RESTART_16, RMIN_REG_6__16)
U567_16= NAND(REG4_REG_5__16, U351_16)
U568_16= NAND(RESTART_16, RMIN_REG_5__16)
U569_16= NAND(REG4_REG_4__16, U351_16)
U570_16= NAND(RESTART_16, RMIN_REG_4__16)
U571_16= NAND(REG4_REG_3__16, U351_16)
U572_16= NAND(RESTART_16, RMIN_REG_3__16)
U573_16= NAND(REG4_REG_2__16, U351_16)
U574_16= NAND(RESTART_16, RMIN_REG_2__16)
U575_16= NAND(REG4_REG_1__16, U351_16)
U576_16= NAND(RESTART_16, RMIN_REG_1__16)
U577_16= NAND(REG4_REG_0__16, U351_16)
U578_16= NAND(RESTART_16, RMIN_REG_0__16)
SUB_70_U33_16= NAND(SUB_70_U22_16, SUB_70_U18_16)
SUB_70_U32_16= NAND(R179_U23_16, SUB_70_U10_16)
SUB_70_U31_16= NAND(SUB_70_U24_16, SUB_70_U16_16)
SUB_70_U30_16= NAND(R179_U4_16, SUB_70_U12_16)
SUB_70_U29_16= NAND(R179_U24_16, SUB_70_U28_16)
SUB_70_U28_16= OR(R179_U5_16, R179_U20_16)
SUB_70_U27_16= NAND(R179_U22_16, SUB_70_U26_16)
SUB_70_U26_16= NAND(SUB_70_U22_16, SUB_70_U18_16)
SUB_70_U25_16= NAND(R179_U21_16, SUB_70_U11_16)
SUB_70_U24_16= NOT(SUB_70_U12_16)
SUB_70_U23_16= NOT(SUB_70_U11_16)
GTE_67_U6_16= NOT(ADD_65_U5_16)
SUB_82_U6_16= AND(SUB_82_U29_16, SUB_82_U10_16)
SUB_82_U7_16= AND(SUB_82_U27_16, SUB_82_U11_16)
SUB_82_U8_16= AND(SUB_82_U25_16, SUB_82_U12_16)
SUB_82_U9_16= NAND(SUB_82_U24_16, SUB_82_U16_16)
SUB_82_U10_16= OR(R179_U5_16, R179_U20_16, R179_U24_16)
SUB_82_U11_16= NAND(SUB_82_U22_16, SUB_82_U18_16, SUB_82_U14_16)
SUB_82_U12_16= NAND(SUB_82_U23_16, SUB_82_U13_16)
SUB_82_U13_16= NOT(R179_U21_16)
SUB_82_U14_16= NOT(R179_U22_16)
SUB_82_U15_16= NAND(SUB_82_U35_16, SUB_82_U34_16)
SUB_82_U16_16= NOT(R179_U4_16)
SUB_82_U17_16= AND(SUB_82_U31_16, SUB_82_U30_16)
SUB_82_U18_16= NOT(R179_U23_16)
SUB_82_U19_16= AND(SUB_82_U33_16, SUB_82_U32_16)
SUB_82_U20_16= NOT(R179_U5_16)
SUB_82_U21_16= NOT(R179_U20_16)
SUB_82_U22_16= NOT(SUB_82_U10_16)
SUB_82_U23_16= NOT(SUB_82_U11_16)
SUB_82_U24_16= NOT(SUB_82_U12_16)
SUB_82_U25_16= NAND(R179_U21_16, SUB_82_U11_16)
SUB_82_U26_16= NAND(SUB_82_U22_16, SUB_82_U18_16)
SUB_82_U27_16= NAND(R179_U22_16, SUB_82_U26_16)
SUB_82_U28_16= OR(R179_U5_16, R179_U20_16)
SUB_82_U29_16= NAND(R179_U24_16, SUB_82_U28_16)
SUB_82_U30_16= NAND(R179_U4_16, SUB_82_U12_16)
SUB_82_U31_16= NAND(SUB_82_U24_16, SUB_82_U16_16)
SUB_82_U32_16= NAND(R179_U23_16, SUB_82_U10_16)
SUB_82_U33_16= NAND(SUB_82_U22_16, SUB_82_U18_16)
SUB_82_U34_16= NAND(R179_U5_16, SUB_82_U21_16)
SUB_82_U35_16= NAND(R179_U20_16, SUB_82_U20_16)
ADD_65_U4_16= AND(RMAX_REG_6__16, ADD_65_U7_16)
ADD_65_U5_16= NAND(ADD_65_U31_16, ADD_65_U30_16)
ADD_65_U6_16= NOT(RMAX_REG_6__16)
ADD_65_U7_16= NAND(ADD_65_U24_16, ADD_65_U23_16)
ADD_65_U8_16= OR(RMIN_REG_5__16, RMAX_REG_5__16)
ADD_65_U9_16= NAND(RMAX_REG_1__16, RMIN_REG_1__16)
ADD_65_U10_16= NAND(RMAX_REG_0__16, RMIN_REG_0__16)
ADD_65_U11_16= NAND(ADD_65_U10_16, ADD_65_U9_16)
ADD_65_U12_16= OR(RMAX_REG_1__16, RMIN_REG_1__16)
ADD_65_U13_16= OR(RMAX_REG_2__16, RMIN_REG_2__16)
ADD_65_U14_16= NAND(ADD_65_U12_16, ADD_65_U13_16, ADD_65_U11_16)
ADD_65_U15_16= NAND(RMAX_REG_3__16, RMIN_REG_3__16)
ADD_65_U16_16= NAND(RMAX_REG_2__16, RMIN_REG_2__16)
ADD_65_U17_16= NAND(ADD_65_U15_16, ADD_65_U16_16, ADD_65_U14_16)
ADD_65_U18_16= OR(RMAX_REG_3__16, RMIN_REG_3__16)
ADD_65_U19_16= OR(RMAX_REG_4__16, RMIN_REG_4__16)
ADD_65_U20_16= NAND(ADD_65_U18_16, ADD_65_U19_16, ADD_65_U17_16)
ADD_65_U21_16= NAND(RMAX_REG_4__16, RMIN_REG_4__16)
ADD_65_U22_16= NAND(ADD_65_U20_16, ADD_65_U21_16)
ADD_65_U23_16= NAND(ADD_65_U22_16, ADD_65_U8_16)
ADD_65_U24_16= NAND(RMAX_REG_5__16, RMIN_REG_5__16)
ADD_65_U25_16= NOT(ADD_65_U7_16)
ADD_65_U26_16= OR(RMIN_REG_6__16, ADD_65_U4_16)
ADD_65_U27_16= NAND(ADD_65_U25_16, ADD_65_U6_16)
ADD_65_U28_16= NAND(ADD_65_U27_16, ADD_65_U26_16)
ADD_65_U29_16= OR(RMIN_REG_7__16, RMAX_REG_7__16)
ADD_65_U30_16= NAND(RMIN_REG_7__16, RMAX_REG_7__16)
ADD_65_U31_16= NAND(ADD_65_U29_16, ADD_65_U28_16)
ADD_77_U4_16= AND(DATA_IN_6__16, ADD_77_U7_16)
ADD_77_U5_16= NAND(ADD_77_U31_16, ADD_77_U30_16)
ADD_77_U6_16= NOT(DATA_IN_6__16)
ADD_77_U7_16= NAND(ADD_77_U24_16, ADD_77_U23_16)
ADD_77_U8_16= OR(REG4_REG_5__16, DATA_IN_5__16)
ADD_77_U9_16= NAND(DATA_IN_1__16, REG4_REG_1__16)
ADD_77_U10_16= NAND(DATA_IN_0__16, REG4_REG_0__16)
ADD_77_U11_16= NAND(ADD_77_U10_16, ADD_77_U9_16)
ADD_77_U12_16= OR(DATA_IN_1__16, REG4_REG_1__16)
ADD_77_U13_16= OR(DATA_IN_2__16, REG4_REG_2__16)
ADD_77_U14_16= NAND(ADD_77_U12_16, ADD_77_U13_16, ADD_77_U11_16)
ADD_77_U15_16= NAND(DATA_IN_3__16, REG4_REG_3__16)
ADD_77_U16_16= NAND(DATA_IN_2__16, REG4_REG_2__16)
ADD_77_U17_16= NAND(ADD_77_U15_16, ADD_77_U16_16, ADD_77_U14_16)
ADD_77_U18_16= OR(DATA_IN_3__16, REG4_REG_3__16)
ADD_77_U19_16= OR(DATA_IN_4__16, REG4_REG_4__16)
ADD_77_U20_16= NAND(ADD_77_U18_16, ADD_77_U19_16, ADD_77_U17_16)
ADD_77_U21_16= NAND(DATA_IN_4__16, REG4_REG_4__16)
ADD_77_U22_16= NAND(ADD_77_U20_16, ADD_77_U21_16)
ADD_77_U23_16= NAND(ADD_77_U22_16, ADD_77_U8_16)
ADD_77_U24_16= NAND(DATA_IN_5__16, REG4_REG_5__16)
ADD_77_U25_16= NOT(ADD_77_U7_16)
ADD_77_U26_16= OR(REG4_REG_6__16, ADD_77_U4_16)
ADD_77_U27_16= NAND(ADD_77_U25_16, ADD_77_U6_16)
ADD_77_U28_16= NAND(ADD_77_U27_16, ADD_77_U26_16)
ADD_77_U29_16= OR(REG4_REG_7__16, DATA_IN_7__16)
ADD_77_U30_16= NAND(REG4_REG_7__16, DATA_IN_7__16)
ADD_77_U31_16= NAND(ADD_77_U29_16, ADD_77_U28_16)
SUB_70_166_U6_16= AND(SUB_70_166_U31_16, SUB_70_166_U10_16)
SUB_70_166_U7_16= AND(SUB_70_166_U29_16, SUB_70_166_U11_16)
SUB_70_166_U8_16= AND(SUB_70_166_U27_16, SUB_70_166_U12_16)
SUB_70_166_U9_16= NAND(SUB_70_166_U21_16, SUB_70_166_U26_16)
SUB_70_166_U10_16= OR(SUB_70_U6_16, SUB_70_U15_16, SUB_70_U19_16)
SUB_70_166_U11_16= NAND(SUB_70_166_U23_16, SUB_70_166_U17_16, SUB_70_166_U15_16)
SUB_70_166_U12_16= NAND(SUB_70_166_U24_16, SUB_70_166_U14_16)
SUB_70_166_U13_16= NOT(SUB_70_U9_16)
SUB_70_166_U14_16= NOT(SUB_70_U17_16)
SUB_70_166_U15_16= NOT(SUB_70_U8_16)
SUB_70_166_U16_16= NAND(SUB_70_166_U35_16, SUB_70_166_U34_16)
SUB_70_166_U17_16= NOT(SUB_70_U7_16)
SUB_70_166_U18_16= AND(SUB_70_166_U33_16, SUB_70_166_U32_16)
SUB_70_166_U19_16= NOT(SUB_70_U6_16)
SUB_70_166_U20_16= NOT(SUB_70_U15_16)
SUB_70_166_U21_16= NAND(SUB_70_166_U12_16, SUB_70_166_U13_16)
SUB_70_166_U22_16= NOT(SUB_70_166_U21_16)
SUB_70_166_U23_16= NOT(SUB_70_166_U10_16)
SUB_70_166_U24_16= NOT(SUB_70_166_U11_16)
SUB_70_166_U25_16= NOT(SUB_70_166_U12_16)
SUB_70_166_U26_16= NAND(SUB_70_U9_16, SUB_70_166_U25_16)
SUB_70_166_U27_16= NAND(SUB_70_U17_16, SUB_70_166_U11_16)
SUB_70_166_U28_16= NAND(SUB_70_166_U23_16, SUB_70_166_U17_16)
SUB_70_166_U29_16= NAND(SUB_70_U8_16, SUB_70_166_U28_16)
SUB_70_166_U30_16= OR(SUB_70_U6_16, SUB_70_U15_16)
SUB_70_166_U31_16= NAND(SUB_70_U19_16, SUB_70_166_U30_16)
SUB_70_166_U32_16= NAND(SUB_70_U7_16, SUB_70_166_U10_16)
SUB_70_166_U33_16= NAND(SUB_70_166_U23_16, SUB_70_166_U17_16)
SUB_70_166_U34_16= NAND(SUB_70_U6_16, SUB_70_166_U20_16)
SUB_70_166_U35_16= NAND(SUB_70_U15_16, SUB_70_166_U19_16)
LT_90_U6_16= NAND(LT_90_U41_16, LT_90_U42_16)
LT_90_U7_16= NOT(DATA_IN_7__16)
LT_90_U8_16= NOT(DATA_IN_1__16)
LT_90_U9_16= NOT(RMIN_REG_1__16)
LT_90_U10_16= NOT(RMIN_REG_2__16)
LT_90_U11_16= NOT(DATA_IN_2__16)
LT_90_U12_16= NOT(DATA_IN_3__16)
LT_90_U13_16= NOT(RMIN_REG_3__16)
LT_90_U14_16= NOT(RMIN_REG_4__16)
LT_90_U15_16= NOT(DATA_IN_4__16)
LT_90_U16_16= NOT(DATA_IN_5__16)
LT_90_U17_16= NOT(RMIN_REG_5__16)
LT_90_U18_16= NOT(RMIN_REG_6__16)
LT_90_U19_16= NOT(DATA_IN_6__16)
LT_90_U20_16= NOT(RMIN_REG_7__16)
LT_90_U21_16= NOT(DATA_IN_0__16)
LT_90_U22_16= NAND(DATA_IN_1__16, LT_90_U9_16)
LT_90_U23_16= NAND(RMIN_REG_0__16, LT_90_U21_16, LT_90_U22_16)
LT_90_U24_16= NAND(RMIN_REG_1__16, LT_90_U8_16)
LT_90_U25_16= NAND(RMIN_REG_2__16, LT_90_U11_16)
LT_90_U26_16= NAND(LT_90_U24_16, LT_90_U25_16, LT_90_U23_16)
LT_90_U27_16= NAND(DATA_IN_2__16, LT_90_U10_16)
LT_90_U28_16= NAND(DATA_IN_3__16, LT_90_U13_16)
LT_90_U29_16= NAND(LT_90_U27_16, LT_90_U28_16, LT_90_U26_16)
LT_90_U30_16= NAND(RMIN_REG_3__16, LT_90_U12_16)
LT_90_U31_16= NAND(RMIN_REG_4__16, LT_90_U15_16)
LT_90_U32_16= NAND(LT_90_U30_16, LT_90_U31_16, LT_90_U29_16)
LT_90_U33_16= NAND(DATA_IN_4__16, LT_90_U14_16)
LT_90_U34_16= NAND(DATA_IN_5__16, LT_90_U17_16)
LT_90_U35_16= NAND(LT_90_U33_16, LT_90_U34_16, LT_90_U32_16)
LT_90_U36_16= NAND(RMIN_REG_5__16, LT_90_U16_16)
LT_90_U37_16= NAND(RMIN_REG_6__16, LT_90_U19_16)
LT_90_U38_16= NAND(LT_90_U36_16, LT_90_U37_16, LT_90_U35_16)
LT_90_U39_16= NAND(DATA_IN_6__16, LT_90_U18_16)
LT_90_U40_16= NAND(RMIN_REG_7__16, LT_90_U7_16)
LT_90_U41_16= NAND(LT_90_U39_16, LT_90_U40_16, LT_90_U38_16)
LT_90_U42_16= NAND(DATA_IN_7__16, LT_90_U20_16)
GT_88_U6_16= NAND(GT_88_U41_16, GT_88_U42_16)
GT_88_U7_16= NOT(RMAX_REG_7__16)
GT_88_U8_16= NOT(RMAX_REG_1__16)
GT_88_U9_16= NOT(DATA_IN_1__16)
GT_88_U10_16= NOT(DATA_IN_2__16)
GT_88_U11_16= NOT(RMAX_REG_2__16)
GT_88_U12_16= NOT(RMAX_REG_3__16)
GT_88_U13_16= NOT(DATA_IN_3__16)
GT_88_U14_16= NOT(DATA_IN_4__16)
GT_88_U15_16= NOT(RMAX_REG_4__16)
GT_88_U16_16= NOT(RMAX_REG_5__16)
GT_88_U17_16= NOT(DATA_IN_5__16)
GT_88_U18_16= NOT(DATA_IN_6__16)
GT_88_U19_16= NOT(RMAX_REG_6__16)
GT_88_U20_16= NOT(DATA_IN_7__16)
GT_88_U21_16= NOT(RMAX_REG_0__16)
GT_88_U22_16= NAND(RMAX_REG_1__16, GT_88_U9_16)
GT_88_U23_16= NAND(DATA_IN_0__16, GT_88_U21_16, GT_88_U22_16)
GT_88_U24_16= NAND(DATA_IN_1__16, GT_88_U8_16)
GT_88_U25_16= NAND(DATA_IN_2__16, GT_88_U11_16)
GT_88_U26_16= NAND(GT_88_U24_16, GT_88_U25_16, GT_88_U23_16)
GT_88_U27_16= NAND(RMAX_REG_2__16, GT_88_U10_16)
GT_88_U28_16= NAND(RMAX_REG_3__16, GT_88_U13_16)
GT_88_U29_16= NAND(GT_88_U27_16, GT_88_U28_16, GT_88_U26_16)
GT_88_U30_16= NAND(DATA_IN_3__16, GT_88_U12_16)
GT_88_U31_16= NAND(DATA_IN_4__16, GT_88_U15_16)
GT_88_U32_16= NAND(GT_88_U30_16, GT_88_U31_16, GT_88_U29_16)
GT_88_U33_16= NAND(RMAX_REG_4__16, GT_88_U14_16)
GT_88_U34_16= NAND(RMAX_REG_5__16, GT_88_U17_16)
GT_88_U35_16= NAND(GT_88_U33_16, GT_88_U34_16, GT_88_U32_16)
GT_88_U36_16= NAND(DATA_IN_5__16, GT_88_U16_16)
GT_88_U37_16= NAND(DATA_IN_6__16, GT_88_U19_16)
GT_88_U38_16= NAND(GT_88_U36_16, GT_88_U37_16, GT_88_U35_16)
GT_88_U39_16= NAND(RMAX_REG_6__16, GT_88_U18_16)
GT_88_U40_16= NAND(DATA_IN_7__16, GT_88_U7_16)
GT_88_U41_16= NAND(GT_88_U39_16, GT_88_U40_16, GT_88_U38_16)
GT_88_U42_16= NAND(RMAX_REG_7__16, GT_88_U20_16)
SUB_82_165_U6_16= AND(SUB_82_165_U31_16, SUB_82_165_U10_16)
SUB_82_165_U7_16= AND(SUB_82_165_U29_16, SUB_82_165_U11_16)
SUB_82_165_U8_16= AND(SUB_82_165_U27_16, SUB_82_165_U12_16)
SUB_82_165_U9_16= NAND(SUB_82_165_U21_16, SUB_82_165_U26_16)
SUB_82_165_U10_16= OR(SUB_82_U6_16, SUB_82_U15_16, SUB_82_U19_16)
SUB_82_165_U11_16= NAND(SUB_82_165_U23_16, SUB_82_165_U17_16, SUB_82_165_U15_16)
SUB_82_165_U12_16= NAND(SUB_82_165_U24_16, SUB_82_165_U14_16)
SUB_82_165_U13_16= NOT(SUB_82_U9_16)
SUB_82_165_U14_16= NOT(SUB_82_U17_16)
SUB_82_165_U15_16= NOT(SUB_82_U8_16)
SUB_82_165_U16_16= NAND(SUB_82_165_U35_16, SUB_82_165_U34_16)
SUB_82_165_U17_16= NOT(SUB_82_U7_16)
SUB_82_165_U18_16= AND(SUB_82_165_U33_16, SUB_82_165_U32_16)
SUB_82_165_U19_16= NOT(SUB_82_U6_16)
SUB_82_165_U20_16= NOT(SUB_82_U15_16)
SUB_82_165_U21_16= NAND(SUB_82_165_U12_16, SUB_82_165_U13_16)
SUB_82_165_U22_16= NOT(SUB_82_165_U21_16)
SUB_82_165_U23_16= NOT(SUB_82_165_U10_16)
SUB_82_165_U24_16= NOT(SUB_82_165_U11_16)
SUB_82_165_U25_16= NOT(SUB_82_165_U12_16)
SUB_82_165_U26_16= NAND(SUB_82_U9_16, SUB_82_165_U25_16)
SUB_82_165_U27_16= NAND(SUB_82_U17_16, SUB_82_165_U11_16)
SUB_82_165_U28_16= NAND(SUB_82_165_U23_16, SUB_82_165_U17_16)
SUB_82_165_U29_16= NAND(SUB_82_U8_16, SUB_82_165_U28_16)
SUB_82_165_U30_16= OR(SUB_82_U6_16, SUB_82_U15_16)
SUB_82_165_U31_16= NAND(SUB_82_U19_16, SUB_82_165_U30_16)
SUB_82_165_U32_16= NAND(SUB_82_U7_16, SUB_82_165_U10_16)
SUB_82_165_U33_16= NAND(SUB_82_165_U23_16, SUB_82_165_U17_16)
SUB_82_165_U34_16= NAND(SUB_82_U6_16, SUB_82_165_U20_16)
SUB_82_165_U35_16= NAND(SUB_82_U15_16, SUB_82_165_U19_16)
GTE_79_U6_16= NOT(ADD_77_U5_16)
R179_U4_16= AND(R179_U55_16, R179_U51_16)
R179_U5_16= NAND(R179_U94_16, R179_U93_16, R179_U56_16)
R179_U6_16= NOT(U359_16)
R179_U7_16= NOT(U366_16)
R179_U8_16= NOT(U365_16)
R179_U9_16= NAND(U366_16, U359_16)
R179_U10_16= NOT(U358_16)
R179_U11_16= NOT(U357_16)
R179_U12_16= NOT(U364_16)
R179_U13_16= NOT(U356_16)
R179_U14_16= NOT(U363_16)
R179_U15_16= NOT(U355_16)
R179_U16_16= NOT(U362_16)
R179_U17_16= NOT(U354_16)
R179_U18_16= NOT(U361_16)
R179_U19_16= NAND(R179_U46_16, R179_U45_16)
R179_U20_16= NAND(R179_U96_16, R179_U95_16)
R179_U21_16= NAND(R179_U68_16, R179_U67_16)
R179_U22_16= NAND(R179_U75_16, R179_U74_16)
R179_U23_16= NAND(R179_U82_16, R179_U81_16)
R179_U24_16= NAND(R179_U89_16, R179_U88_16)
R179_U25_16= NOT(U360_16)
R179_U26_16= NOT(U353_16)
R179_U27_16= NAND(R179_U42_16, R179_U41_16)
R179_U28_16= NAND(R179_U38_16, R179_U37_16)
R179_U29_16= NAND(R179_U30_16, R179_U34_16)
R179_U30_16= NAND(U358_16, R179_U32_16)
R179_U31_16= NOT(R179_U30_16)
R179_U32_16= NOT(R179_U9_16)
R179_U33_16= NAND(R179_U10_16, R179_U9_16)
R179_U34_16= NAND(U365_16, R179_U33_16)
R179_U35_16= NOT(R179_U29_16)
R179_U36_16= OR(U357_16, U364_16)
R179_U37_16= NAND(R179_U36_16, R179_U29_16)
R179_U38_16= NAND(U364_16, U357_16)
R179_U39_16= NOT(R179_U28_16)
R179_U40_16= OR(U356_16, U363_16)
R179_U41_16= NAND(R179_U40_16, R179_U28_16)
R179_U42_16= NAND(U363_16, U356_16)
R179_U43_16= NOT(R179_U27_16)
R179_U44_16= OR(U355_16, U362_16)
R179_U45_16= NAND(R179_U44_16, R179_U27_16)
R179_U46_16= NAND(U362_16, U355_16)
R179_U47_16= NOT(R179_U19_16)
R179_U48_16= OR(U354_16, U361_16)
R179_U49_16= NAND(R179_U48_16, R179_U19_16)
R179_U50_16= NAND(U361_16, U354_16)
R179_U51_16= NAND(R179_U58_16, R179_U57_16, R179_U50_16, R179_U49_16)
R179_U52_16= NAND(U361_16, U354_16)
R179_U53_16= NAND(R179_U47_16, R179_U52_16)
R179_U54_16= OR(U361_16, U354_16)
R179_U55_16= NAND(R179_U54_16, R179_U61_16, R179_U53_16)
R179_U56_16= NAND(R179_U92_16, R179_U10_16)
R179_U57_16= NAND(U360_16, R179_U26_16)
R179_U58_16= NAND(U353_16, R179_U25_16)
R179_U59_16= NAND(U360_16, R179_U26_16)
R179_U60_16= NAND(U353_16, R179_U25_16)
R179_U61_16= NAND(R179_U60_16, R179_U59_16)
R179_U62_16= NAND(U361_16, R179_U17_16)
R179_U63_16= NAND(U354_16, R179_U18_16)
R179_U64_16= NAND(U361_16, R179_U17_16)
R179_U65_16= NAND(U354_16, R179_U18_16)
R179_U66_16= NAND(R179_U65_16, R179_U64_16)
R179_U67_16= NAND(R179_U63_16, R179_U62_16, R179_U19_16)
R179_U68_16= NAND(R179_U66_16, R179_U47_16)
R179_U69_16= NAND(U362_16, R179_U15_16)
R179_U70_16= NAND(U355_16, R179_U16_16)
R179_U71_16= NAND(U362_16, R179_U15_16)
R179_U72_16= NAND(U355_16, R179_U16_16)
R179_U73_16= NAND(R179_U72_16, R179_U71_16)
R179_U74_16= NAND(R179_U70_16, R179_U69_16, R179_U27_16)
R179_U75_16= NAND(R179_U43_16, R179_U73_16)
R179_U76_16= NAND(U363_16, R179_U13_16)
R179_U77_16= NAND(U356_16, R179_U14_16)
R179_U78_16= NAND(U363_16, R179_U13_16)
R179_U79_16= NAND(U356_16, R179_U14_16)
R179_U80_16= NAND(R179_U79_16, R179_U78_16)
R179_U81_16= NAND(R179_U77_16, R179_U76_16, R179_U28_16)
R179_U82_16= NAND(R179_U39_16, R179_U80_16)
R179_U83_16= NAND(U364_16, R179_U11_16)
R179_U84_16= NAND(U357_16, R179_U12_16)
R179_U85_16= NAND(U364_16, R179_U11_16)
R179_U86_16= NAND(U357_16, R179_U12_16)
R179_U87_16= NAND(R179_U86_16, R179_U85_16)
R179_U88_16= NAND(R179_U84_16, R179_U83_16, R179_U29_16)
R179_U89_16= NAND(R179_U35_16, R179_U87_16)
R179_U90_16= NAND(U365_16, R179_U9_16)
R179_U91_16= NAND(R179_U32_16, R179_U8_16)
R179_U92_16= NAND(R179_U91_16, R179_U90_16)
R179_U93_16= NAND(U358_16, R179_U9_16, R179_U8_16)
R179_U94_16= NAND(R179_U31_16, U365_16)
R179_U95_16= NAND(U366_16, R179_U6_16)
R179_U96_16= NAND(U359_16, R179_U7_16)
SUB_70_U6_16= AND(SUB_70_U29_16, SUB_70_U10_16)
SUB_70_U7_16= AND(SUB_70_U27_16, SUB_70_U11_16)
SUB_70_U8_16= AND(SUB_70_U25_16, SUB_70_U12_16)
SUB_70_U9_16= NAND(SUB_70_U24_16, SUB_70_U16_16)
SUB_70_U10_16= OR(R179_U5_16, R179_U20_16, R179_U24_16)
SUB_70_U11_16= NAND(SUB_70_U22_16, SUB_70_U18_16, SUB_70_U14_16)
SUB_70_U12_16= NAND(SUB_70_U23_16, SUB_70_U13_16)
SUB_70_U13_16= NOT(R179_U21_16)
SUB_70_U14_16= NOT(R179_U22_16)
SUB_70_U15_16= NAND(SUB_70_U35_16, SUB_70_U34_16)
SUB_70_U16_16= NOT(R179_U4_16)
SUB_70_U17_16= AND(SUB_70_U31_16, SUB_70_U30_16)
SUB_70_U18_16= NOT(R179_U23_16)
SUB_70_U19_16= AND(SUB_70_U33_16, SUB_70_U32_16)
SUB_70_U20_16= NOT(R179_U5_16)
SUB_70_U21_16= NOT(R179_U20_16)
SUB_70_U22_16= NOT(SUB_70_U10_16)

RMAX_REG_7__18 = BUF(U344_17)
RMAX_REG_6__18 = BUF(U343_17)
RMAX_REG_5__18 = BUF(U342_17)
RMAX_REG_4__18 = BUF(U341_17)
RMAX_REG_3__18 = BUF(U340_17)
RMAX_REG_2__18 = BUF(U339_17)
RMAX_REG_1__18 = BUF(U338_17)
RMAX_REG_0__18 = BUF(U337_17)
RMIN_REG_7__18 = BUF(U336_17)
RMIN_REG_6__18 = BUF(U335_17)
RMIN_REG_5__18 = BUF(U334_17)
RMIN_REG_4__18 = BUF(U333_17)
RMIN_REG_3__18 = BUF(U332_17)
RMIN_REG_2__18 = BUF(U331_17)
RMIN_REG_1__18 = BUF(U330_17)
RMIN_REG_0__18 = BUF(U329_17)
RLAST_REG_7__18 = BUF(U328_17)
RLAST_REG_6__18 = BUF(U327_17)
RLAST_REG_5__18 = BUF(U326_17)
RLAST_REG_4__18 = BUF(U325_17)
RLAST_REG_3__18 = BUF(U324_17)
RLAST_REG_2__18 = BUF(U323_17)
RLAST_REG_1__18 = BUF(U322_17)
RLAST_REG_0__18 = BUF(U321_17)
REG1_REG_7__18 = BUF(U320_17)
REG1_REG_6__18 = BUF(U319_17)
REG1_REG_5__18 = BUF(U318_17)
REG1_REG_4__18 = BUF(U317_17)
REG1_REG_3__18 = BUF(U316_17)
REG1_REG_2__18 = BUF(U315_17)
REG1_REG_1__18 = BUF(U314_17)
REG1_REG_0__18 = BUF(U313_17)
REG2_REG_7__18 = BUF(U312_17)
REG2_REG_6__18 = BUF(U311_17)
REG2_REG_5__18 = BUF(U310_17)
REG2_REG_4__18 = BUF(U309_17)
REG2_REG_3__18 = BUF(U308_17)
REG2_REG_2__18 = BUF(U307_17)
REG2_REG_1__18 = BUF(U306_17)
REG2_REG_0__18 = BUF(U305_17)
REG3_REG_7__18 = BUF(U304_17)
REG3_REG_6__18 = BUF(U303_17)
REG3_REG_5__18 = BUF(U302_17)
REG3_REG_4__18 = BUF(U301_17)
REG3_REG_3__18 = BUF(U300_17)
REG3_REG_2__18 = BUF(U299_17)
REG3_REG_1__18 = BUF(U298_17)
REG3_REG_0__18 = BUF(U297_17)
REG4_REG_7__18 = BUF(U296_17)
REG4_REG_6__18 = BUF(U295_17)
REG4_REG_5__18 = BUF(U294_17)
REG4_REG_4__18 = BUF(U293_17)
REG4_REG_3__18 = BUF(U292_17)
REG4_REG_2__18 = BUF(U291_17)
REG4_REG_1__18 = BUF(U290_17)
REG4_REG_0__18 = BUF(U289_17)
DATA_OUT_REG_7__18 = BUF(U288_17)
DATA_OUT_REG_6__18 = BUF(U287_17)
DATA_OUT_REG_5__18 = BUF(U286_17)
DATA_OUT_REG_4__18 = BUF(U285_17)
DATA_OUT_REG_3__18 = BUF(U284_17)
DATA_OUT_REG_2__18 = BUF(U283_17)
DATA_OUT_REG_1__18 = BUF(U282_17)
DATA_OUT_REG_0__18 = BUF(U281_17)
STATO_REG_1__18 = BUF(U280_17)
STATO_REG_0__18 = BUF(U375_17)





SUB_70_U35_17= NAND(R179_U20_17, SUB_70_U20_17)
SUB_70_U34_17= NAND(R179_U5_17, SUB_70_U21_17)
U272_17= AND(U279_17, U351_17)
U273_17= AND(ENABLE_17, U272_17, U349_17, U352_17)
U274_17= AND(U279_17, RESTART_17, U373_17)
U275_17= AND(AVERAGE_17, ENABLE_17, U272_17)
U276_17= AND(U550_17, U549_17, U279_17)
U277_17= AND(U272_17, U350_17)
U278_17= AND(STATO_REG_1__17, U420_17)
U279_17= AND(STATO_REG_1__17, U280_17)
U280_17= NAND(U348_17, U377_17)
U281_17= NAND(U546_17, U545_17, U547_17, U372_17, U543_17)
U282_17= NAND(U540_17, U539_17, U541_17, U371_17, U537_17)
U283_17= NAND(U534_17, U533_17, U535_17, U370_17, U531_17)
U284_17= NAND(U528_17, U527_17, U529_17, U369_17)
U285_17= NAND(U522_17, U521_17, U368_17)
U286_17= NAND(U516_17, U515_17, U367_17)
U287_17= NAND(U508_17, U507_17, U509_17, U511_17, U510_17)
U288_17= NAND(U503_17, U502_17, U504_17, U506_17, U505_17)
U289_17= NAND(U501_17, U500_17)
U290_17= NAND(U499_17, U498_17)
U291_17= NAND(U497_17, U496_17)
U292_17= NAND(U495_17, U494_17)
U293_17= NAND(U493_17, U492_17)
U294_17= NAND(U491_17, U490_17)
U295_17= NAND(U489_17, U488_17)
U296_17= NAND(U487_17, U486_17)
U297_17= NAND(U485_17, U484_17)
U298_17= NAND(U483_17, U482_17)
U299_17= NAND(U481_17, U480_17)
U300_17= NAND(U479_17, U478_17)
U301_17= NAND(U477_17, U476_17)
U302_17= NAND(U475_17, U474_17)
U303_17= NAND(U473_17, U472_17)
U304_17= NAND(U471_17, U470_17)
U305_17= NAND(U469_17, U468_17)
U306_17= NAND(U467_17, U466_17)
U307_17= NAND(U465_17, U464_17)
U308_17= NAND(U463_17, U462_17)
U309_17= NAND(U461_17, U460_17)
U310_17= NAND(U459_17, U458_17)
U311_17= NAND(U457_17, U456_17)
U312_17= NAND(U455_17, U454_17)
U313_17= NAND(U453_17, U452_17)
U314_17= NAND(U451_17, U450_17)
U315_17= NAND(U449_17, U448_17)
U316_17= NAND(U447_17, U446_17)
U317_17= NAND(U445_17, U444_17)
U318_17= NAND(U443_17, U442_17)
U319_17= NAND(U441_17, U440_17)
U320_17= NAND(U439_17, U438_17)
U321_17= NAND(U437_17, U436_17)
U322_17= NAND(U435_17, U434_17)
U323_17= NAND(U433_17, U432_17)
U324_17= NAND(U431_17, U430_17)
U325_17= NAND(U429_17, U428_17)
U326_17= NAND(U427_17, U426_17)
U327_17= NAND(U425_17, U424_17)
U328_17= NAND(U423_17, U422_17)
U329_17= NAND(U419_17, U418_17)
U330_17= NAND(U417_17, U416_17)
U331_17= NAND(U415_17, U414_17)
U332_17= NAND(U413_17, U412_17)
U333_17= NAND(U411_17, U410_17)
U334_17= NAND(U409_17, U408_17)
U335_17= NAND(U407_17, U406_17)
U336_17= NAND(U405_17, U404_17)
U337_17= NAND(U398_17, U397_17)
U338_17= NAND(U396_17, U395_17)
U339_17= NAND(U394_17, U393_17)
U340_17= NAND(U392_17, U391_17)
U341_17= NAND(U390_17, U389_17)
U342_17= NAND(U388_17, U387_17)
U343_17= NAND(U386_17, U385_17)
U344_17= NAND(U384_17, U383_17)
U345_17= NOT(STATO_REG_0__17)
U346_17= NOT(STATO_REG_1__17)
U347_17= NOT(GT_88_U6_17)
U348_17= NAND(STATO_REG_1__17, U345_17)
U349_17= NOT(AVERAGE_17)
U350_17= NOT(ENABLE_17)
U351_17= NOT(RESTART_17)
U352_17= NOT(GTE_79_U6_17)
U353_17= NAND(U552_17, U551_17)
U354_17= NAND(U554_17, U553_17)
U355_17= NAND(U556_17, U555_17)
U356_17= NAND(U558_17, U557_17)
U357_17= NAND(U560_17, U559_17)
U358_17= NAND(U562_17, U561_17)
U359_17= NAND(U564_17, U563_17)
U360_17= NAND(U566_17, U565_17)
U361_17= NAND(U568_17, U567_17)
U362_17= NAND(U570_17, U569_17)
U363_17= NAND(U572_17, U571_17)
U364_17= NAND(U574_17, U573_17)
U365_17= NAND(U576_17, U575_17)
U366_17= NAND(U578_17, U577_17)
U367_17= AND(U514_17, U512_17, U513_17, U517_17)
U368_17= AND(U520_17, U518_17, U519_17, U523_17)
U369_17= AND(U526_17, U524_17, U525_17)
U370_17= AND(U532_17, U530_17)
U371_17= AND(U538_17, U536_17)
U372_17= AND(U544_17, U542_17)
U373_17= NOT(GTE_67_U6_17)
U374_17= OR(STATO_REG_1__17, STATO_REG_0__17)
U375_17= NOT(U374_17)
U376_17= NOT(U348_17)
U377_17= NAND(STATO_REG_0__17, U346_17)
U378_17= NOT(U280_17)
U379_17= NAND(GT_88_U6_17, STATO_REG_1__17)
U380_17= NAND(U345_17, U379_17)
U381_17= OR(STATO_REG_0__17, GT_88_U6_17)
U382_17= NAND(U374_17, U381_17)
U383_17= NAND(RMAX_REG_7__17, U382_17)
U384_17= NAND(DATA_IN_7__17, U380_17)
U385_17= NAND(RMAX_REG_6__17, U382_17)
U386_17= NAND(DATA_IN_6__17, U380_17)
U387_17= NAND(RMAX_REG_5__17, U382_17)
U388_17= NAND(DATA_IN_5__17, U380_17)
U389_17= NAND(RMAX_REG_4__17, U382_17)
U390_17= NAND(DATA_IN_4__17, U380_17)
U391_17= NAND(RMAX_REG_3__17, U382_17)
U392_17= NAND(DATA_IN_3__17, U380_17)
U393_17= NAND(RMAX_REG_2__17, U382_17)
U394_17= NAND(DATA_IN_2__17, U380_17)
U395_17= NAND(RMAX_REG_1__17, U382_17)
U396_17= NAND(DATA_IN_1__17, U380_17)
U397_17= NAND(RMAX_REG_0__17, U382_17)
U398_17= NAND(DATA_IN_0__17, U380_17)
U399_17= NAND(LT_90_U6_17, U347_17)
U400_17= NAND(U399_17, U345_17)
U401_17= NAND(U374_17, U400_17)
U402_17= NAND(STATO_REG_1__17, U347_17, LT_90_U6_17)
U403_17= NAND(U345_17, U402_17)
U404_17= NAND(DATA_IN_7__17, U403_17)
U405_17= NAND(RMIN_REG_7__17, U401_17)
U406_17= NAND(DATA_IN_6__17, U403_17)
U407_17= NAND(RMIN_REG_6__17, U401_17)
U408_17= NAND(DATA_IN_5__17, U403_17)
U409_17= NAND(RMIN_REG_5__17, U401_17)
U410_17= NAND(DATA_IN_4__17, U403_17)
U411_17= NAND(RMIN_REG_4__17, U401_17)
U412_17= NAND(DATA_IN_3__17, U403_17)
U413_17= NAND(RMIN_REG_3__17, U401_17)
U414_17= NAND(DATA_IN_2__17, U403_17)
U415_17= NAND(RMIN_REG_2__17, U401_17)
U416_17= NAND(DATA_IN_1__17, U403_17)
U417_17= NAND(RMIN_REG_1__17, U401_17)
U418_17= NAND(DATA_IN_0__17, U403_17)
U419_17= NAND(RMIN_REG_0__17, U401_17)
U420_17= OR(STATO_REG_0__17, ENABLE_17)
U421_17= NAND(U374_17, U420_17)
U422_17= NAND(U278_17, DATA_IN_7__17)
U423_17= NAND(RLAST_REG_7__17, U421_17)
U424_17= NAND(U278_17, DATA_IN_6__17)
U425_17= NAND(RLAST_REG_6__17, U421_17)
U426_17= NAND(U278_17, DATA_IN_5__17)
U427_17= NAND(RLAST_REG_5__17, U421_17)
U428_17= NAND(U278_17, DATA_IN_4__17)
U429_17= NAND(RLAST_REG_4__17, U421_17)
U430_17= NAND(U278_17, DATA_IN_3__17)
U431_17= NAND(RLAST_REG_3__17, U421_17)
U432_17= NAND(U278_17, DATA_IN_2__17)
U433_17= NAND(RLAST_REG_2__17, U421_17)
U434_17= NAND(U278_17, DATA_IN_1__17)
U435_17= NAND(RLAST_REG_1__17, U421_17)
U436_17= NAND(U278_17, DATA_IN_0__17)
U437_17= NAND(RLAST_REG_0__17, U421_17)
U438_17= NAND(U376_17, DATA_IN_7__17)
U439_17= NAND(REG1_REG_7__17, U378_17)
U440_17= NAND(U376_17, DATA_IN_6__17)
U441_17= NAND(REG1_REG_6__17, U378_17)
U442_17= NAND(U376_17, DATA_IN_5__17)
U443_17= NAND(REG1_REG_5__17, U378_17)
U444_17= NAND(U376_17, DATA_IN_4__17)
U445_17= NAND(REG1_REG_4__17, U378_17)
U446_17= NAND(U376_17, DATA_IN_3__17)
U447_17= NAND(REG1_REG_3__17, U378_17)
U448_17= NAND(U376_17, DATA_IN_2__17)
U449_17= NAND(REG1_REG_2__17, U378_17)
U450_17= NAND(U376_17, DATA_IN_1__17)
U451_17= NAND(REG1_REG_1__17, U378_17)
U452_17= NAND(U376_17, DATA_IN_0__17)
U453_17= NAND(REG1_REG_0__17, U378_17)
U454_17= NAND(REG1_REG_7__17, U376_17)
U455_17= NAND(REG2_REG_7__17, U378_17)
U456_17= NAND(REG1_REG_6__17, U376_17)
U457_17= NAND(REG2_REG_6__17, U378_17)
U458_17= NAND(REG1_REG_5__17, U376_17)
U459_17= NAND(REG2_REG_5__17, U378_17)
U460_17= NAND(REG1_REG_4__17, U376_17)
U461_17= NAND(REG2_REG_4__17, U378_17)
U462_17= NAND(REG1_REG_3__17, U376_17)
U463_17= NAND(REG2_REG_3__17, U378_17)
U464_17= NAND(REG1_REG_2__17, U376_17)
U465_17= NAND(REG2_REG_2__17, U378_17)
U466_17= NAND(REG1_REG_1__17, U376_17)
U467_17= NAND(REG2_REG_1__17, U378_17)
U468_17= NAND(REG1_REG_0__17, U376_17)
U469_17= NAND(REG2_REG_0__17, U378_17)
U470_17= NAND(REG2_REG_7__17, U376_17)
U471_17= NAND(REG3_REG_7__17, U378_17)
U472_17= NAND(REG2_REG_6__17, U376_17)
U473_17= NAND(REG3_REG_6__17, U378_17)
U474_17= NAND(REG2_REG_5__17, U376_17)
U475_17= NAND(REG3_REG_5__17, U378_17)
U476_17= NAND(REG2_REG_4__17, U376_17)
U477_17= NAND(REG3_REG_4__17, U378_17)
U478_17= NAND(REG2_REG_3__17, U376_17)
U479_17= NAND(REG3_REG_3__17, U378_17)
U480_17= NAND(REG2_REG_2__17, U376_17)
U481_17= NAND(REG3_REG_2__17, U378_17)
U482_17= NAND(REG2_REG_1__17, U376_17)
U483_17= NAND(REG3_REG_1__17, U378_17)
U484_17= NAND(REG2_REG_0__17, U376_17)
U485_17= NAND(REG3_REG_0__17, U378_17)
U486_17= NAND(REG3_REG_7__17, U376_17)
U487_17= NAND(REG4_REG_7__17, U378_17)
U488_17= NAND(REG3_REG_6__17, U376_17)
U489_17= NAND(REG4_REG_6__17, U378_17)
U490_17= NAND(REG3_REG_5__17, U376_17)
U491_17= NAND(REG4_REG_5__17, U378_17)
U492_17= NAND(REG3_REG_4__17, U376_17)
U493_17= NAND(REG4_REG_4__17, U378_17)
U494_17= NAND(REG3_REG_3__17, U376_17)
U495_17= NAND(REG4_REG_3__17, U378_17)
U496_17= NAND(REG3_REG_2__17, U376_17)
U497_17= NAND(REG4_REG_2__17, U378_17)
U498_17= NAND(REG3_REG_1__17, U376_17)
U499_17= NAND(REG4_REG_1__17, U378_17)
U500_17= NAND(REG3_REG_0__17, U376_17)
U501_17= NAND(REG4_REG_0__17, U378_17)
U502_17= NAND(U277_17, RLAST_REG_7__17)
U503_17= NAND(U275_17, REG4_REG_7__17)
U504_17= NAND(SUB_70_166_U22_17, U274_17)
U505_17= NAND(SUB_82_165_U22_17, U273_17)
U506_17= NAND(DATA_OUT_REG_7__17, U378_17)
U507_17= NAND(U277_17, RLAST_REG_6__17)
U508_17= NAND(U275_17, REG4_REG_6__17)
U509_17= NAND(SUB_70_166_U9_17, U274_17)
U510_17= NAND(SUB_82_165_U9_17, U273_17)
U511_17= NAND(DATA_OUT_REG_6__17, U378_17)
U512_17= NAND(U277_17, RLAST_REG_5__17)
U513_17= NAND(R179_U4_17, U276_17)
U514_17= NAND(U275_17, REG4_REG_5__17)
U515_17= NAND(SUB_70_166_U8_17, U274_17)
U516_17= NAND(SUB_82_165_U8_17, U273_17)
U517_17= NAND(DATA_OUT_REG_5__17, U378_17)
U518_17= NAND(U277_17, RLAST_REG_4__17)
U519_17= NAND(R179_U21_17, U276_17)
U520_17= NAND(U275_17, REG4_REG_4__17)
U521_17= NAND(SUB_70_166_U7_17, U274_17)
U522_17= NAND(SUB_82_165_U7_17, U273_17)
U523_17= NAND(DATA_OUT_REG_4__17, U378_17)
U524_17= NAND(U277_17, RLAST_REG_3__17)
U525_17= NAND(R179_U22_17, U276_17)
U526_17= NAND(U275_17, REG4_REG_3__17)
U527_17= NAND(SUB_70_166_U18_17, U274_17)
U528_17= NAND(SUB_82_165_U18_17, U273_17)
U529_17= NAND(DATA_OUT_REG_3__17, U378_17)
U530_17= NAND(U277_17, RLAST_REG_2__17)
U531_17= NAND(R179_U23_17, U276_17)
U532_17= NAND(U275_17, REG4_REG_2__17)
U533_17= NAND(SUB_70_166_U6_17, U274_17)
U534_17= NAND(SUB_82_165_U6_17, U273_17)
U535_17= NAND(DATA_OUT_REG_2__17, U378_17)
U536_17= NAND(U277_17, RLAST_REG_1__17)
U537_17= NAND(R179_U24_17, U276_17)
U538_17= NAND(U275_17, REG4_REG_1__17)
U539_17= NAND(SUB_70_166_U16_17, U274_17)
U540_17= NAND(SUB_82_165_U16_17, U273_17)
U541_17= NAND(DATA_OUT_REG_1__17, U378_17)
U542_17= NAND(U277_17, RLAST_REG_0__17)
U543_17= NAND(R179_U5_17, U276_17)
U544_17= NAND(U275_17, REG4_REG_0__17)
U545_17= NAND(SUB_70_U15_17, U274_17)
U546_17= NAND(SUB_82_U15_17, U273_17)
U547_17= NAND(DATA_OUT_REG_0__17, U378_17)
U548_17= NAND(ENABLE_17, U349_17, GTE_79_U6_17)
U549_17= NAND(RESTART_17, U373_17)
U550_17= NAND(U548_17, U351_17)
U551_17= NAND(DATA_IN_6__17, U351_17)
U552_17= NAND(RESTART_17, RMAX_REG_6__17)
U553_17= NAND(DATA_IN_5__17, U351_17)
U554_17= NAND(RESTART_17, RMAX_REG_5__17)
U555_17= NAND(DATA_IN_4__17, U351_17)
U556_17= NAND(RESTART_17, RMAX_REG_4__17)
U557_17= NAND(DATA_IN_3__17, U351_17)
U558_17= NAND(RESTART_17, RMAX_REG_3__17)
U559_17= NAND(DATA_IN_2__17, U351_17)
U560_17= NAND(RESTART_17, RMAX_REG_2__17)
U561_17= NAND(DATA_IN_1__17, U351_17)
U562_17= NAND(RESTART_17, RMAX_REG_1__17)
U563_17= NAND(DATA_IN_0__17, U351_17)
U564_17= NAND(RESTART_17, RMAX_REG_0__17)
U565_17= NAND(REG4_REG_6__17, U351_17)
U566_17= NAND(RESTART_17, RMIN_REG_6__17)
U567_17= NAND(REG4_REG_5__17, U351_17)
U568_17= NAND(RESTART_17, RMIN_REG_5__17)
U569_17= NAND(REG4_REG_4__17, U351_17)
U570_17= NAND(RESTART_17, RMIN_REG_4__17)
U571_17= NAND(REG4_REG_3__17, U351_17)
U572_17= NAND(RESTART_17, RMIN_REG_3__17)
U573_17= NAND(REG4_REG_2__17, U351_17)
U574_17= NAND(RESTART_17, RMIN_REG_2__17)
U575_17= NAND(REG4_REG_1__17, U351_17)
U576_17= NAND(RESTART_17, RMIN_REG_1__17)
U577_17= NAND(REG4_REG_0__17, U351_17)
U578_17= NAND(RESTART_17, RMIN_REG_0__17)
SUB_70_U33_17= NAND(SUB_70_U22_17, SUB_70_U18_17)
SUB_70_U32_17= NAND(R179_U23_17, SUB_70_U10_17)
SUB_70_U31_17= NAND(SUB_70_U24_17, SUB_70_U16_17)
SUB_70_U30_17= NAND(R179_U4_17, SUB_70_U12_17)
SUB_70_U29_17= NAND(R179_U24_17, SUB_70_U28_17)
SUB_70_U28_17= OR(R179_U5_17, R179_U20_17)
SUB_70_U27_17= NAND(R179_U22_17, SUB_70_U26_17)
SUB_70_U26_17= NAND(SUB_70_U22_17, SUB_70_U18_17)
SUB_70_U25_17= NAND(R179_U21_17, SUB_70_U11_17)
SUB_70_U24_17= NOT(SUB_70_U12_17)
SUB_70_U23_17= NOT(SUB_70_U11_17)
GTE_67_U6_17= NOT(ADD_65_U5_17)
SUB_82_U6_17= AND(SUB_82_U29_17, SUB_82_U10_17)
SUB_82_U7_17= AND(SUB_82_U27_17, SUB_82_U11_17)
SUB_82_U8_17= AND(SUB_82_U25_17, SUB_82_U12_17)
SUB_82_U9_17= NAND(SUB_82_U24_17, SUB_82_U16_17)
SUB_82_U10_17= OR(R179_U5_17, R179_U20_17, R179_U24_17)
SUB_82_U11_17= NAND(SUB_82_U22_17, SUB_82_U18_17, SUB_82_U14_17)
SUB_82_U12_17= NAND(SUB_82_U23_17, SUB_82_U13_17)
SUB_82_U13_17= NOT(R179_U21_17)
SUB_82_U14_17= NOT(R179_U22_17)
SUB_82_U15_17= NAND(SUB_82_U35_17, SUB_82_U34_17)
SUB_82_U16_17= NOT(R179_U4_17)
SUB_82_U17_17= AND(SUB_82_U31_17, SUB_82_U30_17)
SUB_82_U18_17= NOT(R179_U23_17)
SUB_82_U19_17= AND(SUB_82_U33_17, SUB_82_U32_17)
SUB_82_U20_17= NOT(R179_U5_17)
SUB_82_U21_17= NOT(R179_U20_17)
SUB_82_U22_17= NOT(SUB_82_U10_17)
SUB_82_U23_17= NOT(SUB_82_U11_17)
SUB_82_U24_17= NOT(SUB_82_U12_17)
SUB_82_U25_17= NAND(R179_U21_17, SUB_82_U11_17)
SUB_82_U26_17= NAND(SUB_82_U22_17, SUB_82_U18_17)
SUB_82_U27_17= NAND(R179_U22_17, SUB_82_U26_17)
SUB_82_U28_17= OR(R179_U5_17, R179_U20_17)
SUB_82_U29_17= NAND(R179_U24_17, SUB_82_U28_17)
SUB_82_U30_17= NAND(R179_U4_17, SUB_82_U12_17)
SUB_82_U31_17= NAND(SUB_82_U24_17, SUB_82_U16_17)
SUB_82_U32_17= NAND(R179_U23_17, SUB_82_U10_17)
SUB_82_U33_17= NAND(SUB_82_U22_17, SUB_82_U18_17)
SUB_82_U34_17= NAND(R179_U5_17, SUB_82_U21_17)
SUB_82_U35_17= NAND(R179_U20_17, SUB_82_U20_17)
ADD_65_U4_17= AND(RMAX_REG_6__17, ADD_65_U7_17)
ADD_65_U5_17= NAND(ADD_65_U31_17, ADD_65_U30_17)
ADD_65_U6_17= NOT(RMAX_REG_6__17)
ADD_65_U7_17= NAND(ADD_65_U24_17, ADD_65_U23_17)
ADD_65_U8_17= OR(RMIN_REG_5__17, RMAX_REG_5__17)
ADD_65_U9_17= NAND(RMAX_REG_1__17, RMIN_REG_1__17)
ADD_65_U10_17= NAND(RMAX_REG_0__17, RMIN_REG_0__17)
ADD_65_U11_17= NAND(ADD_65_U10_17, ADD_65_U9_17)
ADD_65_U12_17= OR(RMAX_REG_1__17, RMIN_REG_1__17)
ADD_65_U13_17= OR(RMAX_REG_2__17, RMIN_REG_2__17)
ADD_65_U14_17= NAND(ADD_65_U12_17, ADD_65_U13_17, ADD_65_U11_17)
ADD_65_U15_17= NAND(RMAX_REG_3__17, RMIN_REG_3__17)
ADD_65_U16_17= NAND(RMAX_REG_2__17, RMIN_REG_2__17)
ADD_65_U17_17= NAND(ADD_65_U15_17, ADD_65_U16_17, ADD_65_U14_17)
ADD_65_U18_17= OR(RMAX_REG_3__17, RMIN_REG_3__17)
ADD_65_U19_17= OR(RMAX_REG_4__17, RMIN_REG_4__17)
ADD_65_U20_17= NAND(ADD_65_U18_17, ADD_65_U19_17, ADD_65_U17_17)
ADD_65_U21_17= NAND(RMAX_REG_4__17, RMIN_REG_4__17)
ADD_65_U22_17= NAND(ADD_65_U20_17, ADD_65_U21_17)
ADD_65_U23_17= NAND(ADD_65_U22_17, ADD_65_U8_17)
ADD_65_U24_17= NAND(RMAX_REG_5__17, RMIN_REG_5__17)
ADD_65_U25_17= NOT(ADD_65_U7_17)
ADD_65_U26_17= OR(RMIN_REG_6__17, ADD_65_U4_17)
ADD_65_U27_17= NAND(ADD_65_U25_17, ADD_65_U6_17)
ADD_65_U28_17= NAND(ADD_65_U27_17, ADD_65_U26_17)
ADD_65_U29_17= OR(RMIN_REG_7__17, RMAX_REG_7__17)
ADD_65_U30_17= NAND(RMIN_REG_7__17, RMAX_REG_7__17)
ADD_65_U31_17= NAND(ADD_65_U29_17, ADD_65_U28_17)
ADD_77_U4_17= AND(DATA_IN_6__17, ADD_77_U7_17)
ADD_77_U5_17= NAND(ADD_77_U31_17, ADD_77_U30_17)
ADD_77_U6_17= NOT(DATA_IN_6__17)
ADD_77_U7_17= NAND(ADD_77_U24_17, ADD_77_U23_17)
ADD_77_U8_17= OR(REG4_REG_5__17, DATA_IN_5__17)
ADD_77_U9_17= NAND(DATA_IN_1__17, REG4_REG_1__17)
ADD_77_U10_17= NAND(DATA_IN_0__17, REG4_REG_0__17)
ADD_77_U11_17= NAND(ADD_77_U10_17, ADD_77_U9_17)
ADD_77_U12_17= OR(DATA_IN_1__17, REG4_REG_1__17)
ADD_77_U13_17= OR(DATA_IN_2__17, REG4_REG_2__17)
ADD_77_U14_17= NAND(ADD_77_U12_17, ADD_77_U13_17, ADD_77_U11_17)
ADD_77_U15_17= NAND(DATA_IN_3__17, REG4_REG_3__17)
ADD_77_U16_17= NAND(DATA_IN_2__17, REG4_REG_2__17)
ADD_77_U17_17= NAND(ADD_77_U15_17, ADD_77_U16_17, ADD_77_U14_17)
ADD_77_U18_17= OR(DATA_IN_3__17, REG4_REG_3__17)
ADD_77_U19_17= OR(DATA_IN_4__17, REG4_REG_4__17)
ADD_77_U20_17= NAND(ADD_77_U18_17, ADD_77_U19_17, ADD_77_U17_17)
ADD_77_U21_17= NAND(DATA_IN_4__17, REG4_REG_4__17)
ADD_77_U22_17= NAND(ADD_77_U20_17, ADD_77_U21_17)
ADD_77_U23_17= NAND(ADD_77_U22_17, ADD_77_U8_17)
ADD_77_U24_17= NAND(DATA_IN_5__17, REG4_REG_5__17)
ADD_77_U25_17= NOT(ADD_77_U7_17)
ADD_77_U26_17= OR(REG4_REG_6__17, ADD_77_U4_17)
ADD_77_U27_17= NAND(ADD_77_U25_17, ADD_77_U6_17)
ADD_77_U28_17= NAND(ADD_77_U27_17, ADD_77_U26_17)
ADD_77_U29_17= OR(REG4_REG_7__17, DATA_IN_7__17)
ADD_77_U30_17= NAND(REG4_REG_7__17, DATA_IN_7__17)
ADD_77_U31_17= NAND(ADD_77_U29_17, ADD_77_U28_17)
SUB_70_166_U6_17= AND(SUB_70_166_U31_17, SUB_70_166_U10_17)
SUB_70_166_U7_17= AND(SUB_70_166_U29_17, SUB_70_166_U11_17)
SUB_70_166_U8_17= AND(SUB_70_166_U27_17, SUB_70_166_U12_17)
SUB_70_166_U9_17= NAND(SUB_70_166_U21_17, SUB_70_166_U26_17)
SUB_70_166_U10_17= OR(SUB_70_U6_17, SUB_70_U15_17, SUB_70_U19_17)
SUB_70_166_U11_17= NAND(SUB_70_166_U23_17, SUB_70_166_U17_17, SUB_70_166_U15_17)
SUB_70_166_U12_17= NAND(SUB_70_166_U24_17, SUB_70_166_U14_17)
SUB_70_166_U13_17= NOT(SUB_70_U9_17)
SUB_70_166_U14_17= NOT(SUB_70_U17_17)
SUB_70_166_U15_17= NOT(SUB_70_U8_17)
SUB_70_166_U16_17= NAND(SUB_70_166_U35_17, SUB_70_166_U34_17)
SUB_70_166_U17_17= NOT(SUB_70_U7_17)
SUB_70_166_U18_17= AND(SUB_70_166_U33_17, SUB_70_166_U32_17)
SUB_70_166_U19_17= NOT(SUB_70_U6_17)
SUB_70_166_U20_17= NOT(SUB_70_U15_17)
SUB_70_166_U21_17= NAND(SUB_70_166_U12_17, SUB_70_166_U13_17)
SUB_70_166_U22_17= NOT(SUB_70_166_U21_17)
SUB_70_166_U23_17= NOT(SUB_70_166_U10_17)
SUB_70_166_U24_17= NOT(SUB_70_166_U11_17)
SUB_70_166_U25_17= NOT(SUB_70_166_U12_17)
SUB_70_166_U26_17= NAND(SUB_70_U9_17, SUB_70_166_U25_17)
SUB_70_166_U27_17= NAND(SUB_70_U17_17, SUB_70_166_U11_17)
SUB_70_166_U28_17= NAND(SUB_70_166_U23_17, SUB_70_166_U17_17)
SUB_70_166_U29_17= NAND(SUB_70_U8_17, SUB_70_166_U28_17)
SUB_70_166_U30_17= OR(SUB_70_U6_17, SUB_70_U15_17)
SUB_70_166_U31_17= NAND(SUB_70_U19_17, SUB_70_166_U30_17)
SUB_70_166_U32_17= NAND(SUB_70_U7_17, SUB_70_166_U10_17)
SUB_70_166_U33_17= NAND(SUB_70_166_U23_17, SUB_70_166_U17_17)
SUB_70_166_U34_17= NAND(SUB_70_U6_17, SUB_70_166_U20_17)
SUB_70_166_U35_17= NAND(SUB_70_U15_17, SUB_70_166_U19_17)
LT_90_U6_17= NAND(LT_90_U41_17, LT_90_U42_17)
LT_90_U7_17= NOT(DATA_IN_7__17)
LT_90_U8_17= NOT(DATA_IN_1__17)
LT_90_U9_17= NOT(RMIN_REG_1__17)
LT_90_U10_17= NOT(RMIN_REG_2__17)
LT_90_U11_17= NOT(DATA_IN_2__17)
LT_90_U12_17= NOT(DATA_IN_3__17)
LT_90_U13_17= NOT(RMIN_REG_3__17)
LT_90_U14_17= NOT(RMIN_REG_4__17)
LT_90_U15_17= NOT(DATA_IN_4__17)
LT_90_U16_17= NOT(DATA_IN_5__17)
LT_90_U17_17= NOT(RMIN_REG_5__17)
LT_90_U18_17= NOT(RMIN_REG_6__17)
LT_90_U19_17= NOT(DATA_IN_6__17)
LT_90_U20_17= NOT(RMIN_REG_7__17)
LT_90_U21_17= NOT(DATA_IN_0__17)
LT_90_U22_17= NAND(DATA_IN_1__17, LT_90_U9_17)
LT_90_U23_17= NAND(RMIN_REG_0__17, LT_90_U21_17, LT_90_U22_17)
LT_90_U24_17= NAND(RMIN_REG_1__17, LT_90_U8_17)
LT_90_U25_17= NAND(RMIN_REG_2__17, LT_90_U11_17)
LT_90_U26_17= NAND(LT_90_U24_17, LT_90_U25_17, LT_90_U23_17)
LT_90_U27_17= NAND(DATA_IN_2__17, LT_90_U10_17)
LT_90_U28_17= NAND(DATA_IN_3__17, LT_90_U13_17)
LT_90_U29_17= NAND(LT_90_U27_17, LT_90_U28_17, LT_90_U26_17)
LT_90_U30_17= NAND(RMIN_REG_3__17, LT_90_U12_17)
LT_90_U31_17= NAND(RMIN_REG_4__17, LT_90_U15_17)
LT_90_U32_17= NAND(LT_90_U30_17, LT_90_U31_17, LT_90_U29_17)
LT_90_U33_17= NAND(DATA_IN_4__17, LT_90_U14_17)
LT_90_U34_17= NAND(DATA_IN_5__17, LT_90_U17_17)
LT_90_U35_17= NAND(LT_90_U33_17, LT_90_U34_17, LT_90_U32_17)
LT_90_U36_17= NAND(RMIN_REG_5__17, LT_90_U16_17)
LT_90_U37_17= NAND(RMIN_REG_6__17, LT_90_U19_17)
LT_90_U38_17= NAND(LT_90_U36_17, LT_90_U37_17, LT_90_U35_17)
LT_90_U39_17= NAND(DATA_IN_6__17, LT_90_U18_17)
LT_90_U40_17= NAND(RMIN_REG_7__17, LT_90_U7_17)
LT_90_U41_17= NAND(LT_90_U39_17, LT_90_U40_17, LT_90_U38_17)
LT_90_U42_17= NAND(DATA_IN_7__17, LT_90_U20_17)
GT_88_U6_17= NAND(GT_88_U41_17, GT_88_U42_17)
GT_88_U7_17= NOT(RMAX_REG_7__17)
GT_88_U8_17= NOT(RMAX_REG_1__17)
GT_88_U9_17= NOT(DATA_IN_1__17)
GT_88_U10_17= NOT(DATA_IN_2__17)
GT_88_U11_17= NOT(RMAX_REG_2__17)
GT_88_U12_17= NOT(RMAX_REG_3__17)
GT_88_U13_17= NOT(DATA_IN_3__17)
GT_88_U14_17= NOT(DATA_IN_4__17)
GT_88_U15_17= NOT(RMAX_REG_4__17)
GT_88_U16_17= NOT(RMAX_REG_5__17)
GT_88_U17_17= NOT(DATA_IN_5__17)
GT_88_U18_17= NOT(DATA_IN_6__17)
GT_88_U19_17= NOT(RMAX_REG_6__17)
GT_88_U20_17= NOT(DATA_IN_7__17)
GT_88_U21_17= NOT(RMAX_REG_0__17)
GT_88_U22_17= NAND(RMAX_REG_1__17, GT_88_U9_17)
GT_88_U23_17= NAND(DATA_IN_0__17, GT_88_U21_17, GT_88_U22_17)
GT_88_U24_17= NAND(DATA_IN_1__17, GT_88_U8_17)
GT_88_U25_17= NAND(DATA_IN_2__17, GT_88_U11_17)
GT_88_U26_17= NAND(GT_88_U24_17, GT_88_U25_17, GT_88_U23_17)
GT_88_U27_17= NAND(RMAX_REG_2__17, GT_88_U10_17)
GT_88_U28_17= NAND(RMAX_REG_3__17, GT_88_U13_17)
GT_88_U29_17= NAND(GT_88_U27_17, GT_88_U28_17, GT_88_U26_17)
GT_88_U30_17= NAND(DATA_IN_3__17, GT_88_U12_17)
GT_88_U31_17= NAND(DATA_IN_4__17, GT_88_U15_17)
GT_88_U32_17= NAND(GT_88_U30_17, GT_88_U31_17, GT_88_U29_17)
GT_88_U33_17= NAND(RMAX_REG_4__17, GT_88_U14_17)
GT_88_U34_17= NAND(RMAX_REG_5__17, GT_88_U17_17)
GT_88_U35_17= NAND(GT_88_U33_17, GT_88_U34_17, GT_88_U32_17)
GT_88_U36_17= NAND(DATA_IN_5__17, GT_88_U16_17)
GT_88_U37_17= NAND(DATA_IN_6__17, GT_88_U19_17)
GT_88_U38_17= NAND(GT_88_U36_17, GT_88_U37_17, GT_88_U35_17)
GT_88_U39_17= NAND(RMAX_REG_6__17, GT_88_U18_17)
GT_88_U40_17= NAND(DATA_IN_7__17, GT_88_U7_17)
GT_88_U41_17= NAND(GT_88_U39_17, GT_88_U40_17, GT_88_U38_17)
GT_88_U42_17= NAND(RMAX_REG_7__17, GT_88_U20_17)
SUB_82_165_U6_17= AND(SUB_82_165_U31_17, SUB_82_165_U10_17)
SUB_82_165_U7_17= AND(SUB_82_165_U29_17, SUB_82_165_U11_17)
SUB_82_165_U8_17= AND(SUB_82_165_U27_17, SUB_82_165_U12_17)
SUB_82_165_U9_17= NAND(SUB_82_165_U21_17, SUB_82_165_U26_17)
SUB_82_165_U10_17= OR(SUB_82_U6_17, SUB_82_U15_17, SUB_82_U19_17)
SUB_82_165_U11_17= NAND(SUB_82_165_U23_17, SUB_82_165_U17_17, SUB_82_165_U15_17)
SUB_82_165_U12_17= NAND(SUB_82_165_U24_17, SUB_82_165_U14_17)
SUB_82_165_U13_17= NOT(SUB_82_U9_17)
SUB_82_165_U14_17= NOT(SUB_82_U17_17)
SUB_82_165_U15_17= NOT(SUB_82_U8_17)
SUB_82_165_U16_17= NAND(SUB_82_165_U35_17, SUB_82_165_U34_17)
SUB_82_165_U17_17= NOT(SUB_82_U7_17)
SUB_82_165_U18_17= AND(SUB_82_165_U33_17, SUB_82_165_U32_17)
SUB_82_165_U19_17= NOT(SUB_82_U6_17)
SUB_82_165_U20_17= NOT(SUB_82_U15_17)
SUB_82_165_U21_17= NAND(SUB_82_165_U12_17, SUB_82_165_U13_17)
SUB_82_165_U22_17= NOT(SUB_82_165_U21_17)
SUB_82_165_U23_17= NOT(SUB_82_165_U10_17)
SUB_82_165_U24_17= NOT(SUB_82_165_U11_17)
SUB_82_165_U25_17= NOT(SUB_82_165_U12_17)
SUB_82_165_U26_17= NAND(SUB_82_U9_17, SUB_82_165_U25_17)
SUB_82_165_U27_17= NAND(SUB_82_U17_17, SUB_82_165_U11_17)
SUB_82_165_U28_17= NAND(SUB_82_165_U23_17, SUB_82_165_U17_17)
SUB_82_165_U29_17= NAND(SUB_82_U8_17, SUB_82_165_U28_17)
SUB_82_165_U30_17= OR(SUB_82_U6_17, SUB_82_U15_17)
SUB_82_165_U31_17= NAND(SUB_82_U19_17, SUB_82_165_U30_17)
SUB_82_165_U32_17= NAND(SUB_82_U7_17, SUB_82_165_U10_17)
SUB_82_165_U33_17= NAND(SUB_82_165_U23_17, SUB_82_165_U17_17)
SUB_82_165_U34_17= NAND(SUB_82_U6_17, SUB_82_165_U20_17)
SUB_82_165_U35_17= NAND(SUB_82_U15_17, SUB_82_165_U19_17)
GTE_79_U6_17= NOT(ADD_77_U5_17)
R179_U4_17= AND(R179_U55_17, R179_U51_17)
R179_U5_17= NAND(R179_U94_17, R179_U93_17, R179_U56_17)
R179_U6_17= NOT(U359_17)
R179_U7_17= NOT(U366_17)
R179_U8_17= NOT(U365_17)
R179_U9_17= NAND(U366_17, U359_17)
R179_U10_17= NOT(U358_17)
R179_U11_17= NOT(U357_17)
R179_U12_17= NOT(U364_17)
R179_U13_17= NOT(U356_17)
R179_U14_17= NOT(U363_17)
R179_U15_17= NOT(U355_17)
R179_U16_17= NOT(U362_17)
R179_U17_17= NOT(U354_17)
R179_U18_17= NOT(U361_17)
R179_U19_17= NAND(R179_U46_17, R179_U45_17)
R179_U20_17= NAND(R179_U96_17, R179_U95_17)
R179_U21_17= NAND(R179_U68_17, R179_U67_17)
R179_U22_17= NAND(R179_U75_17, R179_U74_17)
R179_U23_17= NAND(R179_U82_17, R179_U81_17)
R179_U24_17= NAND(R179_U89_17, R179_U88_17)
R179_U25_17= NOT(U360_17)
R179_U26_17= NOT(U353_17)
R179_U27_17= NAND(R179_U42_17, R179_U41_17)
R179_U28_17= NAND(R179_U38_17, R179_U37_17)
R179_U29_17= NAND(R179_U30_17, R179_U34_17)
R179_U30_17= NAND(U358_17, R179_U32_17)
R179_U31_17= NOT(R179_U30_17)
R179_U32_17= NOT(R179_U9_17)
R179_U33_17= NAND(R179_U10_17, R179_U9_17)
R179_U34_17= NAND(U365_17, R179_U33_17)
R179_U35_17= NOT(R179_U29_17)
R179_U36_17= OR(U357_17, U364_17)
R179_U37_17= NAND(R179_U36_17, R179_U29_17)
R179_U38_17= NAND(U364_17, U357_17)
R179_U39_17= NOT(R179_U28_17)
R179_U40_17= OR(U356_17, U363_17)
R179_U41_17= NAND(R179_U40_17, R179_U28_17)
R179_U42_17= NAND(U363_17, U356_17)
R179_U43_17= NOT(R179_U27_17)
R179_U44_17= OR(U355_17, U362_17)
R179_U45_17= NAND(R179_U44_17, R179_U27_17)
R179_U46_17= NAND(U362_17, U355_17)
R179_U47_17= NOT(R179_U19_17)
R179_U48_17= OR(U354_17, U361_17)
R179_U49_17= NAND(R179_U48_17, R179_U19_17)
R179_U50_17= NAND(U361_17, U354_17)
R179_U51_17= NAND(R179_U58_17, R179_U57_17, R179_U50_17, R179_U49_17)
R179_U52_17= NAND(U361_17, U354_17)
R179_U53_17= NAND(R179_U47_17, R179_U52_17)
R179_U54_17= OR(U361_17, U354_17)
R179_U55_17= NAND(R179_U54_17, R179_U61_17, R179_U53_17)
R179_U56_17= NAND(R179_U92_17, R179_U10_17)
R179_U57_17= NAND(U360_17, R179_U26_17)
R179_U58_17= NAND(U353_17, R179_U25_17)
R179_U59_17= NAND(U360_17, R179_U26_17)
R179_U60_17= NAND(U353_17, R179_U25_17)
R179_U61_17= NAND(R179_U60_17, R179_U59_17)
R179_U62_17= NAND(U361_17, R179_U17_17)
R179_U63_17= NAND(U354_17, R179_U18_17)
R179_U64_17= NAND(U361_17, R179_U17_17)
R179_U65_17= NAND(U354_17, R179_U18_17)
R179_U66_17= NAND(R179_U65_17, R179_U64_17)
R179_U67_17= NAND(R179_U63_17, R179_U62_17, R179_U19_17)
R179_U68_17= NAND(R179_U66_17, R179_U47_17)
R179_U69_17= NAND(U362_17, R179_U15_17)
R179_U70_17= NAND(U355_17, R179_U16_17)
R179_U71_17= NAND(U362_17, R179_U15_17)
R179_U72_17= NAND(U355_17, R179_U16_17)
R179_U73_17= NAND(R179_U72_17, R179_U71_17)
R179_U74_17= NAND(R179_U70_17, R179_U69_17, R179_U27_17)
R179_U75_17= NAND(R179_U43_17, R179_U73_17)
R179_U76_17= NAND(U363_17, R179_U13_17)
R179_U77_17= NAND(U356_17, R179_U14_17)
R179_U78_17= NAND(U363_17, R179_U13_17)
R179_U79_17= NAND(U356_17, R179_U14_17)
R179_U80_17= NAND(R179_U79_17, R179_U78_17)
R179_U81_17= NAND(R179_U77_17, R179_U76_17, R179_U28_17)
R179_U82_17= NAND(R179_U39_17, R179_U80_17)
R179_U83_17= NAND(U364_17, R179_U11_17)
R179_U84_17= NAND(U357_17, R179_U12_17)
R179_U85_17= NAND(U364_17, R179_U11_17)
R179_U86_17= NAND(U357_17, R179_U12_17)
R179_U87_17= NAND(R179_U86_17, R179_U85_17)
R179_U88_17= NAND(R179_U84_17, R179_U83_17, R179_U29_17)
R179_U89_17= NAND(R179_U35_17, R179_U87_17)
R179_U90_17= NAND(U365_17, R179_U9_17)
R179_U91_17= NAND(R179_U32_17, R179_U8_17)
R179_U92_17= NAND(R179_U91_17, R179_U90_17)
R179_U93_17= NAND(U358_17, R179_U9_17, R179_U8_17)
R179_U94_17= NAND(R179_U31_17, U365_17)
R179_U95_17= NAND(U366_17, R179_U6_17)
R179_U96_17= NAND(U359_17, R179_U7_17)
SUB_70_U6_17= AND(SUB_70_U29_17, SUB_70_U10_17)
SUB_70_U7_17= AND(SUB_70_U27_17, SUB_70_U11_17)
SUB_70_U8_17= AND(SUB_70_U25_17, SUB_70_U12_17)
SUB_70_U9_17= NAND(SUB_70_U24_17, SUB_70_U16_17)
SUB_70_U10_17= OR(R179_U5_17, R179_U20_17, R179_U24_17)
SUB_70_U11_17= NAND(SUB_70_U22_17, SUB_70_U18_17, SUB_70_U14_17)
SUB_70_U12_17= NAND(SUB_70_U23_17, SUB_70_U13_17)
SUB_70_U13_17= NOT(R179_U21_17)
SUB_70_U14_17= NOT(R179_U22_17)
SUB_70_U15_17= NAND(SUB_70_U35_17, SUB_70_U34_17)
SUB_70_U16_17= NOT(R179_U4_17)
SUB_70_U17_17= AND(SUB_70_U31_17, SUB_70_U30_17)
SUB_70_U18_17= NOT(R179_U23_17)
SUB_70_U19_17= AND(SUB_70_U33_17, SUB_70_U32_17)
SUB_70_U20_17= NOT(R179_U5_17)
SUB_70_U21_17= NOT(R179_U20_17)
SUB_70_U22_17= NOT(SUB_70_U10_17)

RMAX_REG_7__19 = BUF(U344_18)
RMAX_REG_6__19 = BUF(U343_18)
RMAX_REG_5__19 = BUF(U342_18)
RMAX_REG_4__19 = BUF(U341_18)
RMAX_REG_3__19 = BUF(U340_18)
RMAX_REG_2__19 = BUF(U339_18)
RMAX_REG_1__19 = BUF(U338_18)
RMAX_REG_0__19 = BUF(U337_18)
RMIN_REG_7__19 = BUF(U336_18)
RMIN_REG_6__19 = BUF(U335_18)
RMIN_REG_5__19 = BUF(U334_18)
RMIN_REG_4__19 = BUF(U333_18)
RMIN_REG_3__19 = BUF(U332_18)
RMIN_REG_2__19 = BUF(U331_18)
RMIN_REG_1__19 = BUF(U330_18)
RMIN_REG_0__19 = BUF(U329_18)
RLAST_REG_7__19 = BUF(U328_18)
RLAST_REG_6__19 = BUF(U327_18)
RLAST_REG_5__19 = BUF(U326_18)
RLAST_REG_4__19 = BUF(U325_18)
RLAST_REG_3__19 = BUF(U324_18)
RLAST_REG_2__19 = BUF(U323_18)
RLAST_REG_1__19 = BUF(U322_18)
RLAST_REG_0__19 = BUF(U321_18)
REG1_REG_7__19 = BUF(U320_18)
REG1_REG_6__19 = BUF(U319_18)
REG1_REG_5__19 = BUF(U318_18)
REG1_REG_4__19 = BUF(U317_18)
REG1_REG_3__19 = BUF(U316_18)
REG1_REG_2__19 = BUF(U315_18)
REG1_REG_1__19 = BUF(U314_18)
REG1_REG_0__19 = BUF(U313_18)
REG2_REG_7__19 = BUF(U312_18)
REG2_REG_6__19 = BUF(U311_18)
REG2_REG_5__19 = BUF(U310_18)
REG2_REG_4__19 = BUF(U309_18)
REG2_REG_3__19 = BUF(U308_18)
REG2_REG_2__19 = BUF(U307_18)
REG2_REG_1__19 = BUF(U306_18)
REG2_REG_0__19 = BUF(U305_18)
REG3_REG_7__19 = BUF(U304_18)
REG3_REG_6__19 = BUF(U303_18)
REG3_REG_5__19 = BUF(U302_18)
REG3_REG_4__19 = BUF(U301_18)
REG3_REG_3__19 = BUF(U300_18)
REG3_REG_2__19 = BUF(U299_18)
REG3_REG_1__19 = BUF(U298_18)
REG3_REG_0__19 = BUF(U297_18)
REG4_REG_7__19 = BUF(U296_18)
REG4_REG_6__19 = BUF(U295_18)
REG4_REG_5__19 = BUF(U294_18)
REG4_REG_4__19 = BUF(U293_18)
REG4_REG_3__19 = BUF(U292_18)
REG4_REG_2__19 = BUF(U291_18)
REG4_REG_1__19 = BUF(U290_18)
REG4_REG_0__19 = BUF(U289_18)
DATA_OUT_REG_7__19 = BUF(U288_18)
DATA_OUT_REG_6__19 = BUF(U287_18)
DATA_OUT_REG_5__19 = BUF(U286_18)
DATA_OUT_REG_4__19 = BUF(U285_18)
DATA_OUT_REG_3__19 = BUF(U284_18)
DATA_OUT_REG_2__19 = BUF(U283_18)
DATA_OUT_REG_1__19 = BUF(U282_18)
DATA_OUT_REG_0__19 = BUF(U281_18)
STATO_REG_1__19 = BUF(U280_18)
STATO_REG_0__19 = BUF(U375_18)





SUB_70_U35_18= NAND(R179_U20_18, SUB_70_U20_18)
SUB_70_U34_18= NAND(R179_U5_18, SUB_70_U21_18)
U272_18= AND(U279_18, U351_18)
U273_18= AND(ENABLE_18, U272_18, U349_18, U352_18)
U274_18= AND(U279_18, RESTART_18, U373_18)
U275_18= AND(AVERAGE_18, ENABLE_18, U272_18)
U276_18= AND(U550_18, U549_18, U279_18)
U277_18= AND(U272_18, U350_18)
U278_18= AND(STATO_REG_1__18, U420_18)
U279_18= AND(STATO_REG_1__18, U280_18)
U280_18= NAND(U348_18, U377_18)
U281_18= NAND(U546_18, U545_18, U547_18, U372_18, U543_18)
U282_18= NAND(U540_18, U539_18, U541_18, U371_18, U537_18)
U283_18= NAND(U534_18, U533_18, U535_18, U370_18, U531_18)
U284_18= NAND(U528_18, U527_18, U529_18, U369_18)
U285_18= NAND(U522_18, U521_18, U368_18)
U286_18= NAND(U516_18, U515_18, U367_18)
U287_18= NAND(U508_18, U507_18, U509_18, U511_18, U510_18)
U288_18= NAND(U503_18, U502_18, U504_18, U506_18, U505_18)
U289_18= NAND(U501_18, U500_18)
U290_18= NAND(U499_18, U498_18)
U291_18= NAND(U497_18, U496_18)
U292_18= NAND(U495_18, U494_18)
U293_18= NAND(U493_18, U492_18)
U294_18= NAND(U491_18, U490_18)
U295_18= NAND(U489_18, U488_18)
U296_18= NAND(U487_18, U486_18)
U297_18= NAND(U485_18, U484_18)
U298_18= NAND(U483_18, U482_18)
U299_18= NAND(U481_18, U480_18)
U300_18= NAND(U479_18, U478_18)
U301_18= NAND(U477_18, U476_18)
U302_18= NAND(U475_18, U474_18)
U303_18= NAND(U473_18, U472_18)
U304_18= NAND(U471_18, U470_18)
U305_18= NAND(U469_18, U468_18)
U306_18= NAND(U467_18, U466_18)
U307_18= NAND(U465_18, U464_18)
U308_18= NAND(U463_18, U462_18)
U309_18= NAND(U461_18, U460_18)
U310_18= NAND(U459_18, U458_18)
U311_18= NAND(U457_18, U456_18)
U312_18= NAND(U455_18, U454_18)
U313_18= NAND(U453_18, U452_18)
U314_18= NAND(U451_18, U450_18)
U315_18= NAND(U449_18, U448_18)
U316_18= NAND(U447_18, U446_18)
U317_18= NAND(U445_18, U444_18)
U318_18= NAND(U443_18, U442_18)
U319_18= NAND(U441_18, U440_18)
U320_18= NAND(U439_18, U438_18)
U321_18= NAND(U437_18, U436_18)
U322_18= NAND(U435_18, U434_18)
U323_18= NAND(U433_18, U432_18)
U324_18= NAND(U431_18, U430_18)
U325_18= NAND(U429_18, U428_18)
U326_18= NAND(U427_18, U426_18)
U327_18= NAND(U425_18, U424_18)
U328_18= NAND(U423_18, U422_18)
U329_18= NAND(U419_18, U418_18)
U330_18= NAND(U417_18, U416_18)
U331_18= NAND(U415_18, U414_18)
U332_18= NAND(U413_18, U412_18)
U333_18= NAND(U411_18, U410_18)
U334_18= NAND(U409_18, U408_18)
U335_18= NAND(U407_18, U406_18)
U336_18= NAND(U405_18, U404_18)
U337_18= NAND(U398_18, U397_18)
U338_18= NAND(U396_18, U395_18)
U339_18= NAND(U394_18, U393_18)
U340_18= NAND(U392_18, U391_18)
U341_18= NAND(U390_18, U389_18)
U342_18= NAND(U388_18, U387_18)
U343_18= NAND(U386_18, U385_18)
U344_18= NAND(U384_18, U383_18)
U345_18= NOT(STATO_REG_0__18)
U346_18= NOT(STATO_REG_1__18)
U347_18= NOT(GT_88_U6_18)
U348_18= NAND(STATO_REG_1__18, U345_18)
U349_18= NOT(AVERAGE_18)
U350_18= NOT(ENABLE_18)
U351_18= NOT(RESTART_18)
U352_18= NOT(GTE_79_U6_18)
U353_18= NAND(U552_18, U551_18)
U354_18= NAND(U554_18, U553_18)
U355_18= NAND(U556_18, U555_18)
U356_18= NAND(U558_18, U557_18)
U357_18= NAND(U560_18, U559_18)
U358_18= NAND(U562_18, U561_18)
U359_18= NAND(U564_18, U563_18)
U360_18= NAND(U566_18, U565_18)
U361_18= NAND(U568_18, U567_18)
U362_18= NAND(U570_18, U569_18)
U363_18= NAND(U572_18, U571_18)
U364_18= NAND(U574_18, U573_18)
U365_18= NAND(U576_18, U575_18)
U366_18= NAND(U578_18, U577_18)
U367_18= AND(U514_18, U512_18, U513_18, U517_18)
U368_18= AND(U520_18, U518_18, U519_18, U523_18)
U369_18= AND(U526_18, U524_18, U525_18)
U370_18= AND(U532_18, U530_18)
U371_18= AND(U538_18, U536_18)
U372_18= AND(U544_18, U542_18)
U373_18= NOT(GTE_67_U6_18)
U374_18= OR(STATO_REG_1__18, STATO_REG_0__18)
U375_18= NOT(U374_18)
U376_18= NOT(U348_18)
U377_18= NAND(STATO_REG_0__18, U346_18)
U378_18= NOT(U280_18)
U379_18= NAND(GT_88_U6_18, STATO_REG_1__18)
U380_18= NAND(U345_18, U379_18)
U381_18= OR(STATO_REG_0__18, GT_88_U6_18)
U382_18= NAND(U374_18, U381_18)
U383_18= NAND(RMAX_REG_7__18, U382_18)
U384_18= NAND(DATA_IN_7__18, U380_18)
U385_18= NAND(RMAX_REG_6__18, U382_18)
U386_18= NAND(DATA_IN_6__18, U380_18)
U387_18= NAND(RMAX_REG_5__18, U382_18)
U388_18= NAND(DATA_IN_5__18, U380_18)
U389_18= NAND(RMAX_REG_4__18, U382_18)
U390_18= NAND(DATA_IN_4__18, U380_18)
U391_18= NAND(RMAX_REG_3__18, U382_18)
U392_18= NAND(DATA_IN_3__18, U380_18)
U393_18= NAND(RMAX_REG_2__18, U382_18)
U394_18= NAND(DATA_IN_2__18, U380_18)
U395_18= NAND(RMAX_REG_1__18, U382_18)
U396_18= NAND(DATA_IN_1__18, U380_18)
U397_18= NAND(RMAX_REG_0__18, U382_18)
U398_18= NAND(DATA_IN_0__18, U380_18)
U399_18= NAND(LT_90_U6_18, U347_18)
U400_18= NAND(U399_18, U345_18)
U401_18= NAND(U374_18, U400_18)
U402_18= NAND(STATO_REG_1__18, U347_18, LT_90_U6_18)
U403_18= NAND(U345_18, U402_18)
U404_18= NAND(DATA_IN_7__18, U403_18)
U405_18= NAND(RMIN_REG_7__18, U401_18)
U406_18= NAND(DATA_IN_6__18, U403_18)
U407_18= NAND(RMIN_REG_6__18, U401_18)
U408_18= NAND(DATA_IN_5__18, U403_18)
U409_18= NAND(RMIN_REG_5__18, U401_18)
U410_18= NAND(DATA_IN_4__18, U403_18)
U411_18= NAND(RMIN_REG_4__18, U401_18)
U412_18= NAND(DATA_IN_3__18, U403_18)
U413_18= NAND(RMIN_REG_3__18, U401_18)
U414_18= NAND(DATA_IN_2__18, U403_18)
U415_18= NAND(RMIN_REG_2__18, U401_18)
U416_18= NAND(DATA_IN_1__18, U403_18)
U417_18= NAND(RMIN_REG_1__18, U401_18)
U418_18= NAND(DATA_IN_0__18, U403_18)
U419_18= NAND(RMIN_REG_0__18, U401_18)
U420_18= OR(STATO_REG_0__18, ENABLE_18)
U421_18= NAND(U374_18, U420_18)
U422_18= NAND(U278_18, DATA_IN_7__18)
U423_18= NAND(RLAST_REG_7__18, U421_18)
U424_18= NAND(U278_18, DATA_IN_6__18)
U425_18= NAND(RLAST_REG_6__18, U421_18)
U426_18= NAND(U278_18, DATA_IN_5__18)
U427_18= NAND(RLAST_REG_5__18, U421_18)
U428_18= NAND(U278_18, DATA_IN_4__18)
U429_18= NAND(RLAST_REG_4__18, U421_18)
U430_18= NAND(U278_18, DATA_IN_3__18)
U431_18= NAND(RLAST_REG_3__18, U421_18)
U432_18= NAND(U278_18, DATA_IN_2__18)
U433_18= NAND(RLAST_REG_2__18, U421_18)
U434_18= NAND(U278_18, DATA_IN_1__18)
U435_18= NAND(RLAST_REG_1__18, U421_18)
U436_18= NAND(U278_18, DATA_IN_0__18)
U437_18= NAND(RLAST_REG_0__18, U421_18)
U438_18= NAND(U376_18, DATA_IN_7__18)
U439_18= NAND(REG1_REG_7__18, U378_18)
U440_18= NAND(U376_18, DATA_IN_6__18)
U441_18= NAND(REG1_REG_6__18, U378_18)
U442_18= NAND(U376_18, DATA_IN_5__18)
U443_18= NAND(REG1_REG_5__18, U378_18)
U444_18= NAND(U376_18, DATA_IN_4__18)
U445_18= NAND(REG1_REG_4__18, U378_18)
U446_18= NAND(U376_18, DATA_IN_3__18)
U447_18= NAND(REG1_REG_3__18, U378_18)
U448_18= NAND(U376_18, DATA_IN_2__18)
U449_18= NAND(REG1_REG_2__18, U378_18)
U450_18= NAND(U376_18, DATA_IN_1__18)
U451_18= NAND(REG1_REG_1__18, U378_18)
U452_18= NAND(U376_18, DATA_IN_0__18)
U453_18= NAND(REG1_REG_0__18, U378_18)
U454_18= NAND(REG1_REG_7__18, U376_18)
U455_18= NAND(REG2_REG_7__18, U378_18)
U456_18= NAND(REG1_REG_6__18, U376_18)
U457_18= NAND(REG2_REG_6__18, U378_18)
U458_18= NAND(REG1_REG_5__18, U376_18)
U459_18= NAND(REG2_REG_5__18, U378_18)
U460_18= NAND(REG1_REG_4__18, U376_18)
U461_18= NAND(REG2_REG_4__18, U378_18)
U462_18= NAND(REG1_REG_3__18, U376_18)
U463_18= NAND(REG2_REG_3__18, U378_18)
U464_18= NAND(REG1_REG_2__18, U376_18)
U465_18= NAND(REG2_REG_2__18, U378_18)
U466_18= NAND(REG1_REG_1__18, U376_18)
U467_18= NAND(REG2_REG_1__18, U378_18)
U468_18= NAND(REG1_REG_0__18, U376_18)
U469_18= NAND(REG2_REG_0__18, U378_18)
U470_18= NAND(REG2_REG_7__18, U376_18)
U471_18= NAND(REG3_REG_7__18, U378_18)
U472_18= NAND(REG2_REG_6__18, U376_18)
U473_18= NAND(REG3_REG_6__18, U378_18)
U474_18= NAND(REG2_REG_5__18, U376_18)
U475_18= NAND(REG3_REG_5__18, U378_18)
U476_18= NAND(REG2_REG_4__18, U376_18)
U477_18= NAND(REG3_REG_4__18, U378_18)
U478_18= NAND(REG2_REG_3__18, U376_18)
U479_18= NAND(REG3_REG_3__18, U378_18)
U480_18= NAND(REG2_REG_2__18, U376_18)
U481_18= NAND(REG3_REG_2__18, U378_18)
U482_18= NAND(REG2_REG_1__18, U376_18)
U483_18= NAND(REG3_REG_1__18, U378_18)
U484_18= NAND(REG2_REG_0__18, U376_18)
U485_18= NAND(REG3_REG_0__18, U378_18)
U486_18= NAND(REG3_REG_7__18, U376_18)
U487_18= NAND(REG4_REG_7__18, U378_18)
U488_18= NAND(REG3_REG_6__18, U376_18)
U489_18= NAND(REG4_REG_6__18, U378_18)
U490_18= NAND(REG3_REG_5__18, U376_18)
U491_18= NAND(REG4_REG_5__18, U378_18)
U492_18= NAND(REG3_REG_4__18, U376_18)
U493_18= NAND(REG4_REG_4__18, U378_18)
U494_18= NAND(REG3_REG_3__18, U376_18)
U495_18= NAND(REG4_REG_3__18, U378_18)
U496_18= NAND(REG3_REG_2__18, U376_18)
U497_18= NAND(REG4_REG_2__18, U378_18)
U498_18= NAND(REG3_REG_1__18, U376_18)
U499_18= NAND(REG4_REG_1__18, U378_18)
U500_18= NAND(REG3_REG_0__18, U376_18)
U501_18= NAND(REG4_REG_0__18, U378_18)
U502_18= NAND(U277_18, RLAST_REG_7__18)
U503_18= NAND(U275_18, REG4_REG_7__18)
U504_18= NAND(SUB_70_166_U22_18, U274_18)
U505_18= NAND(SUB_82_165_U22_18, U273_18)
U506_18= NAND(DATA_OUT_REG_7__18, U378_18)
U507_18= NAND(U277_18, RLAST_REG_6__18)
U508_18= NAND(U275_18, REG4_REG_6__18)
U509_18= NAND(SUB_70_166_U9_18, U274_18)
U510_18= NAND(SUB_82_165_U9_18, U273_18)
U511_18= NAND(DATA_OUT_REG_6__18, U378_18)
U512_18= NAND(U277_18, RLAST_REG_5__18)
U513_18= NAND(R179_U4_18, U276_18)
U514_18= NAND(U275_18, REG4_REG_5__18)
U515_18= NAND(SUB_70_166_U8_18, U274_18)
U516_18= NAND(SUB_82_165_U8_18, U273_18)
U517_18= NAND(DATA_OUT_REG_5__18, U378_18)
U518_18= NAND(U277_18, RLAST_REG_4__18)
U519_18= NAND(R179_U21_18, U276_18)
U520_18= NAND(U275_18, REG4_REG_4__18)
U521_18= NAND(SUB_70_166_U7_18, U274_18)
U522_18= NAND(SUB_82_165_U7_18, U273_18)
U523_18= NAND(DATA_OUT_REG_4__18, U378_18)
U524_18= NAND(U277_18, RLAST_REG_3__18)
U525_18= NAND(R179_U22_18, U276_18)
U526_18= NAND(U275_18, REG4_REG_3__18)
U527_18= NAND(SUB_70_166_U18_18, U274_18)
U528_18= NAND(SUB_82_165_U18_18, U273_18)
U529_18= NAND(DATA_OUT_REG_3__18, U378_18)
U530_18= NAND(U277_18, RLAST_REG_2__18)
U531_18= NAND(R179_U23_18, U276_18)
U532_18= NAND(U275_18, REG4_REG_2__18)
U533_18= NAND(SUB_70_166_U6_18, U274_18)
U534_18= NAND(SUB_82_165_U6_18, U273_18)
U535_18= NAND(DATA_OUT_REG_2__18, U378_18)
U536_18= NAND(U277_18, RLAST_REG_1__18)
U537_18= NAND(R179_U24_18, U276_18)
U538_18= NAND(U275_18, REG4_REG_1__18)
U539_18= NAND(SUB_70_166_U16_18, U274_18)
U540_18= NAND(SUB_82_165_U16_18, U273_18)
U541_18= NAND(DATA_OUT_REG_1__18, U378_18)
U542_18= NAND(U277_18, RLAST_REG_0__18)
U543_18= NAND(R179_U5_18, U276_18)
U544_18= NAND(U275_18, REG4_REG_0__18)
U545_18= NAND(SUB_70_U15_18, U274_18)
U546_18= NAND(SUB_82_U15_18, U273_18)
U547_18= NAND(DATA_OUT_REG_0__18, U378_18)
U548_18= NAND(ENABLE_18, U349_18, GTE_79_U6_18)
U549_18= NAND(RESTART_18, U373_18)
U550_18= NAND(U548_18, U351_18)
U551_18= NAND(DATA_IN_6__18, U351_18)
U552_18= NAND(RESTART_18, RMAX_REG_6__18)
U553_18= NAND(DATA_IN_5__18, U351_18)
U554_18= NAND(RESTART_18, RMAX_REG_5__18)
U555_18= NAND(DATA_IN_4__18, U351_18)
U556_18= NAND(RESTART_18, RMAX_REG_4__18)
U557_18= NAND(DATA_IN_3__18, U351_18)
U558_18= NAND(RESTART_18, RMAX_REG_3__18)
U559_18= NAND(DATA_IN_2__18, U351_18)
U560_18= NAND(RESTART_18, RMAX_REG_2__18)
U561_18= NAND(DATA_IN_1__18, U351_18)
U562_18= NAND(RESTART_18, RMAX_REG_1__18)
U563_18= NAND(DATA_IN_0__18, U351_18)
U564_18= NAND(RESTART_18, RMAX_REG_0__18)
U565_18= NAND(REG4_REG_6__18, U351_18)
U566_18= NAND(RESTART_18, RMIN_REG_6__18)
U567_18= NAND(REG4_REG_5__18, U351_18)
U568_18= NAND(RESTART_18, RMIN_REG_5__18)
U569_18= NAND(REG4_REG_4__18, U351_18)
U570_18= NAND(RESTART_18, RMIN_REG_4__18)
U571_18= NAND(REG4_REG_3__18, U351_18)
U572_18= NAND(RESTART_18, RMIN_REG_3__18)
U573_18= NAND(REG4_REG_2__18, U351_18)
U574_18= NAND(RESTART_18, RMIN_REG_2__18)
U575_18= NAND(REG4_REG_1__18, U351_18)
U576_18= NAND(RESTART_18, RMIN_REG_1__18)
U577_18= NAND(REG4_REG_0__18, U351_18)
U578_18= NAND(RESTART_18, RMIN_REG_0__18)
SUB_70_U33_18= NAND(SUB_70_U22_18, SUB_70_U18_18)
SUB_70_U32_18= NAND(R179_U23_18, SUB_70_U10_18)
SUB_70_U31_18= NAND(SUB_70_U24_18, SUB_70_U16_18)
SUB_70_U30_18= NAND(R179_U4_18, SUB_70_U12_18)
SUB_70_U29_18= NAND(R179_U24_18, SUB_70_U28_18)
SUB_70_U28_18= OR(R179_U5_18, R179_U20_18)
SUB_70_U27_18= NAND(R179_U22_18, SUB_70_U26_18)
SUB_70_U26_18= NAND(SUB_70_U22_18, SUB_70_U18_18)
SUB_70_U25_18= NAND(R179_U21_18, SUB_70_U11_18)
SUB_70_U24_18= NOT(SUB_70_U12_18)
SUB_70_U23_18= NOT(SUB_70_U11_18)
GTE_67_U6_18= NOT(ADD_65_U5_18)
SUB_82_U6_18= AND(SUB_82_U29_18, SUB_82_U10_18)
SUB_82_U7_18= AND(SUB_82_U27_18, SUB_82_U11_18)
SUB_82_U8_18= AND(SUB_82_U25_18, SUB_82_U12_18)
SUB_82_U9_18= NAND(SUB_82_U24_18, SUB_82_U16_18)
SUB_82_U10_18= OR(R179_U5_18, R179_U20_18, R179_U24_18)
SUB_82_U11_18= NAND(SUB_82_U22_18, SUB_82_U18_18, SUB_82_U14_18)
SUB_82_U12_18= NAND(SUB_82_U23_18, SUB_82_U13_18)
SUB_82_U13_18= NOT(R179_U21_18)
SUB_82_U14_18= NOT(R179_U22_18)
SUB_82_U15_18= NAND(SUB_82_U35_18, SUB_82_U34_18)
SUB_82_U16_18= NOT(R179_U4_18)
SUB_82_U17_18= AND(SUB_82_U31_18, SUB_82_U30_18)
SUB_82_U18_18= NOT(R179_U23_18)
SUB_82_U19_18= AND(SUB_82_U33_18, SUB_82_U32_18)
SUB_82_U20_18= NOT(R179_U5_18)
SUB_82_U21_18= NOT(R179_U20_18)
SUB_82_U22_18= NOT(SUB_82_U10_18)
SUB_82_U23_18= NOT(SUB_82_U11_18)
SUB_82_U24_18= NOT(SUB_82_U12_18)
SUB_82_U25_18= NAND(R179_U21_18, SUB_82_U11_18)
SUB_82_U26_18= NAND(SUB_82_U22_18, SUB_82_U18_18)
SUB_82_U27_18= NAND(R179_U22_18, SUB_82_U26_18)
SUB_82_U28_18= OR(R179_U5_18, R179_U20_18)
SUB_82_U29_18= NAND(R179_U24_18, SUB_82_U28_18)
SUB_82_U30_18= NAND(R179_U4_18, SUB_82_U12_18)
SUB_82_U31_18= NAND(SUB_82_U24_18, SUB_82_U16_18)
SUB_82_U32_18= NAND(R179_U23_18, SUB_82_U10_18)
SUB_82_U33_18= NAND(SUB_82_U22_18, SUB_82_U18_18)
SUB_82_U34_18= NAND(R179_U5_18, SUB_82_U21_18)
SUB_82_U35_18= NAND(R179_U20_18, SUB_82_U20_18)
ADD_65_U4_18= AND(RMAX_REG_6__18, ADD_65_U7_18)
ADD_65_U5_18= NAND(ADD_65_U31_18, ADD_65_U30_18)
ADD_65_U6_18= NOT(RMAX_REG_6__18)
ADD_65_U7_18= NAND(ADD_65_U24_18, ADD_65_U23_18)
ADD_65_U8_18= OR(RMIN_REG_5__18, RMAX_REG_5__18)
ADD_65_U9_18= NAND(RMAX_REG_1__18, RMIN_REG_1__18)
ADD_65_U10_18= NAND(RMAX_REG_0__18, RMIN_REG_0__18)
ADD_65_U11_18= NAND(ADD_65_U10_18, ADD_65_U9_18)
ADD_65_U12_18= OR(RMAX_REG_1__18, RMIN_REG_1__18)
ADD_65_U13_18= OR(RMAX_REG_2__18, RMIN_REG_2__18)
ADD_65_U14_18= NAND(ADD_65_U12_18, ADD_65_U13_18, ADD_65_U11_18)
ADD_65_U15_18= NAND(RMAX_REG_3__18, RMIN_REG_3__18)
ADD_65_U16_18= NAND(RMAX_REG_2__18, RMIN_REG_2__18)
ADD_65_U17_18= NAND(ADD_65_U15_18, ADD_65_U16_18, ADD_65_U14_18)
ADD_65_U18_18= OR(RMAX_REG_3__18, RMIN_REG_3__18)
ADD_65_U19_18= OR(RMAX_REG_4__18, RMIN_REG_4__18)
ADD_65_U20_18= NAND(ADD_65_U18_18, ADD_65_U19_18, ADD_65_U17_18)
ADD_65_U21_18= NAND(RMAX_REG_4__18, RMIN_REG_4__18)
ADD_65_U22_18= NAND(ADD_65_U20_18, ADD_65_U21_18)
ADD_65_U23_18= NAND(ADD_65_U22_18, ADD_65_U8_18)
ADD_65_U24_18= NAND(RMAX_REG_5__18, RMIN_REG_5__18)
ADD_65_U25_18= NOT(ADD_65_U7_18)
ADD_65_U26_18= OR(RMIN_REG_6__18, ADD_65_U4_18)
ADD_65_U27_18= NAND(ADD_65_U25_18, ADD_65_U6_18)
ADD_65_U28_18= NAND(ADD_65_U27_18, ADD_65_U26_18)
ADD_65_U29_18= OR(RMIN_REG_7__18, RMAX_REG_7__18)
ADD_65_U30_18= NAND(RMIN_REG_7__18, RMAX_REG_7__18)
ADD_65_U31_18= NAND(ADD_65_U29_18, ADD_65_U28_18)
ADD_77_U4_18= AND(DATA_IN_6__18, ADD_77_U7_18)
ADD_77_U5_18= NAND(ADD_77_U31_18, ADD_77_U30_18)
ADD_77_U6_18= NOT(DATA_IN_6__18)
ADD_77_U7_18= NAND(ADD_77_U24_18, ADD_77_U23_18)
ADD_77_U8_18= OR(REG4_REG_5__18, DATA_IN_5__18)
ADD_77_U9_18= NAND(DATA_IN_1__18, REG4_REG_1__18)
ADD_77_U10_18= NAND(DATA_IN_0__18, REG4_REG_0__18)
ADD_77_U11_18= NAND(ADD_77_U10_18, ADD_77_U9_18)
ADD_77_U12_18= OR(DATA_IN_1__18, REG4_REG_1__18)
ADD_77_U13_18= OR(DATA_IN_2__18, REG4_REG_2__18)
ADD_77_U14_18= NAND(ADD_77_U12_18, ADD_77_U13_18, ADD_77_U11_18)
ADD_77_U15_18= NAND(DATA_IN_3__18, REG4_REG_3__18)
ADD_77_U16_18= NAND(DATA_IN_2__18, REG4_REG_2__18)
ADD_77_U17_18= NAND(ADD_77_U15_18, ADD_77_U16_18, ADD_77_U14_18)
ADD_77_U18_18= OR(DATA_IN_3__18, REG4_REG_3__18)
ADD_77_U19_18= OR(DATA_IN_4__18, REG4_REG_4__18)
ADD_77_U20_18= NAND(ADD_77_U18_18, ADD_77_U19_18, ADD_77_U17_18)
ADD_77_U21_18= NAND(DATA_IN_4__18, REG4_REG_4__18)
ADD_77_U22_18= NAND(ADD_77_U20_18, ADD_77_U21_18)
ADD_77_U23_18= NAND(ADD_77_U22_18, ADD_77_U8_18)
ADD_77_U24_18= NAND(DATA_IN_5__18, REG4_REG_5__18)
ADD_77_U25_18= NOT(ADD_77_U7_18)
ADD_77_U26_18= OR(REG4_REG_6__18, ADD_77_U4_18)
ADD_77_U27_18= NAND(ADD_77_U25_18, ADD_77_U6_18)
ADD_77_U28_18= NAND(ADD_77_U27_18, ADD_77_U26_18)
ADD_77_U29_18= OR(REG4_REG_7__18, DATA_IN_7__18)
ADD_77_U30_18= NAND(REG4_REG_7__18, DATA_IN_7__18)
ADD_77_U31_18= NAND(ADD_77_U29_18, ADD_77_U28_18)
SUB_70_166_U6_18= AND(SUB_70_166_U31_18, SUB_70_166_U10_18)
SUB_70_166_U7_18= AND(SUB_70_166_U29_18, SUB_70_166_U11_18)
SUB_70_166_U8_18= AND(SUB_70_166_U27_18, SUB_70_166_U12_18)
SUB_70_166_U9_18= NAND(SUB_70_166_U21_18, SUB_70_166_U26_18)
SUB_70_166_U10_18= OR(SUB_70_U6_18, SUB_70_U15_18, SUB_70_U19_18)
SUB_70_166_U11_18= NAND(SUB_70_166_U23_18, SUB_70_166_U17_18, SUB_70_166_U15_18)
SUB_70_166_U12_18= NAND(SUB_70_166_U24_18, SUB_70_166_U14_18)
SUB_70_166_U13_18= NOT(SUB_70_U9_18)
SUB_70_166_U14_18= NOT(SUB_70_U17_18)
SUB_70_166_U15_18= NOT(SUB_70_U8_18)
SUB_70_166_U16_18= NAND(SUB_70_166_U35_18, SUB_70_166_U34_18)
SUB_70_166_U17_18= NOT(SUB_70_U7_18)
SUB_70_166_U18_18= AND(SUB_70_166_U33_18, SUB_70_166_U32_18)
SUB_70_166_U19_18= NOT(SUB_70_U6_18)
SUB_70_166_U20_18= NOT(SUB_70_U15_18)
SUB_70_166_U21_18= NAND(SUB_70_166_U12_18, SUB_70_166_U13_18)
SUB_70_166_U22_18= NOT(SUB_70_166_U21_18)
SUB_70_166_U23_18= NOT(SUB_70_166_U10_18)
SUB_70_166_U24_18= NOT(SUB_70_166_U11_18)
SUB_70_166_U25_18= NOT(SUB_70_166_U12_18)
SUB_70_166_U26_18= NAND(SUB_70_U9_18, SUB_70_166_U25_18)
SUB_70_166_U27_18= NAND(SUB_70_U17_18, SUB_70_166_U11_18)
SUB_70_166_U28_18= NAND(SUB_70_166_U23_18, SUB_70_166_U17_18)
SUB_70_166_U29_18= NAND(SUB_70_U8_18, SUB_70_166_U28_18)
SUB_70_166_U30_18= OR(SUB_70_U6_18, SUB_70_U15_18)
SUB_70_166_U31_18= NAND(SUB_70_U19_18, SUB_70_166_U30_18)
SUB_70_166_U32_18= NAND(SUB_70_U7_18, SUB_70_166_U10_18)
SUB_70_166_U33_18= NAND(SUB_70_166_U23_18, SUB_70_166_U17_18)
SUB_70_166_U34_18= NAND(SUB_70_U6_18, SUB_70_166_U20_18)
SUB_70_166_U35_18= NAND(SUB_70_U15_18, SUB_70_166_U19_18)
LT_90_U6_18= NAND(LT_90_U41_18, LT_90_U42_18)
LT_90_U7_18= NOT(DATA_IN_7__18)
LT_90_U8_18= NOT(DATA_IN_1__18)
LT_90_U9_18= NOT(RMIN_REG_1__18)
LT_90_U10_18= NOT(RMIN_REG_2__18)
LT_90_U11_18= NOT(DATA_IN_2__18)
LT_90_U12_18= NOT(DATA_IN_3__18)
LT_90_U13_18= NOT(RMIN_REG_3__18)
LT_90_U14_18= NOT(RMIN_REG_4__18)
LT_90_U15_18= NOT(DATA_IN_4__18)
LT_90_U16_18= NOT(DATA_IN_5__18)
LT_90_U17_18= NOT(RMIN_REG_5__18)
LT_90_U18_18= NOT(RMIN_REG_6__18)
LT_90_U19_18= NOT(DATA_IN_6__18)
LT_90_U20_18= NOT(RMIN_REG_7__18)
LT_90_U21_18= NOT(DATA_IN_0__18)
LT_90_U22_18= NAND(DATA_IN_1__18, LT_90_U9_18)
LT_90_U23_18= NAND(RMIN_REG_0__18, LT_90_U21_18, LT_90_U22_18)
LT_90_U24_18= NAND(RMIN_REG_1__18, LT_90_U8_18)
LT_90_U25_18= NAND(RMIN_REG_2__18, LT_90_U11_18)
LT_90_U26_18= NAND(LT_90_U24_18, LT_90_U25_18, LT_90_U23_18)
LT_90_U27_18= NAND(DATA_IN_2__18, LT_90_U10_18)
LT_90_U28_18= NAND(DATA_IN_3__18, LT_90_U13_18)
LT_90_U29_18= NAND(LT_90_U27_18, LT_90_U28_18, LT_90_U26_18)
LT_90_U30_18= NAND(RMIN_REG_3__18, LT_90_U12_18)
LT_90_U31_18= NAND(RMIN_REG_4__18, LT_90_U15_18)
LT_90_U32_18= NAND(LT_90_U30_18, LT_90_U31_18, LT_90_U29_18)
LT_90_U33_18= NAND(DATA_IN_4__18, LT_90_U14_18)
LT_90_U34_18= NAND(DATA_IN_5__18, LT_90_U17_18)
LT_90_U35_18= NAND(LT_90_U33_18, LT_90_U34_18, LT_90_U32_18)
LT_90_U36_18= NAND(RMIN_REG_5__18, LT_90_U16_18)
LT_90_U37_18= NAND(RMIN_REG_6__18, LT_90_U19_18)
LT_90_U38_18= NAND(LT_90_U36_18, LT_90_U37_18, LT_90_U35_18)
LT_90_U39_18= NAND(DATA_IN_6__18, LT_90_U18_18)
LT_90_U40_18= NAND(RMIN_REG_7__18, LT_90_U7_18)
LT_90_U41_18= NAND(LT_90_U39_18, LT_90_U40_18, LT_90_U38_18)
LT_90_U42_18= NAND(DATA_IN_7__18, LT_90_U20_18)
GT_88_U6_18= NAND(GT_88_U41_18, GT_88_U42_18)
GT_88_U7_18= NOT(RMAX_REG_7__18)
GT_88_U8_18= NOT(RMAX_REG_1__18)
GT_88_U9_18= NOT(DATA_IN_1__18)
GT_88_U10_18= NOT(DATA_IN_2__18)
GT_88_U11_18= NOT(RMAX_REG_2__18)
GT_88_U12_18= NOT(RMAX_REG_3__18)
GT_88_U13_18= NOT(DATA_IN_3__18)
GT_88_U14_18= NOT(DATA_IN_4__18)
GT_88_U15_18= NOT(RMAX_REG_4__18)
GT_88_U16_18= NOT(RMAX_REG_5__18)
GT_88_U17_18= NOT(DATA_IN_5__18)
GT_88_U18_18= NOT(DATA_IN_6__18)
GT_88_U19_18= NOT(RMAX_REG_6__18)
GT_88_U20_18= NOT(DATA_IN_7__18)
GT_88_U21_18= NOT(RMAX_REG_0__18)
GT_88_U22_18= NAND(RMAX_REG_1__18, GT_88_U9_18)
GT_88_U23_18= NAND(DATA_IN_0__18, GT_88_U21_18, GT_88_U22_18)
GT_88_U24_18= NAND(DATA_IN_1__18, GT_88_U8_18)
GT_88_U25_18= NAND(DATA_IN_2__18, GT_88_U11_18)
GT_88_U26_18= NAND(GT_88_U24_18, GT_88_U25_18, GT_88_U23_18)
GT_88_U27_18= NAND(RMAX_REG_2__18, GT_88_U10_18)
GT_88_U28_18= NAND(RMAX_REG_3__18, GT_88_U13_18)
GT_88_U29_18= NAND(GT_88_U27_18, GT_88_U28_18, GT_88_U26_18)
GT_88_U30_18= NAND(DATA_IN_3__18, GT_88_U12_18)
GT_88_U31_18= NAND(DATA_IN_4__18, GT_88_U15_18)
GT_88_U32_18= NAND(GT_88_U30_18, GT_88_U31_18, GT_88_U29_18)
GT_88_U33_18= NAND(RMAX_REG_4__18, GT_88_U14_18)
GT_88_U34_18= NAND(RMAX_REG_5__18, GT_88_U17_18)
GT_88_U35_18= NAND(GT_88_U33_18, GT_88_U34_18, GT_88_U32_18)
GT_88_U36_18= NAND(DATA_IN_5__18, GT_88_U16_18)
GT_88_U37_18= NAND(DATA_IN_6__18, GT_88_U19_18)
GT_88_U38_18= NAND(GT_88_U36_18, GT_88_U37_18, GT_88_U35_18)
GT_88_U39_18= NAND(RMAX_REG_6__18, GT_88_U18_18)
GT_88_U40_18= NAND(DATA_IN_7__18, GT_88_U7_18)
GT_88_U41_18= NAND(GT_88_U39_18, GT_88_U40_18, GT_88_U38_18)
GT_88_U42_18= NAND(RMAX_REG_7__18, GT_88_U20_18)
SUB_82_165_U6_18= AND(SUB_82_165_U31_18, SUB_82_165_U10_18)
SUB_82_165_U7_18= AND(SUB_82_165_U29_18, SUB_82_165_U11_18)
SUB_82_165_U8_18= AND(SUB_82_165_U27_18, SUB_82_165_U12_18)
SUB_82_165_U9_18= NAND(SUB_82_165_U21_18, SUB_82_165_U26_18)
SUB_82_165_U10_18= OR(SUB_82_U6_18, SUB_82_U15_18, SUB_82_U19_18)
SUB_82_165_U11_18= NAND(SUB_82_165_U23_18, SUB_82_165_U17_18, SUB_82_165_U15_18)
SUB_82_165_U12_18= NAND(SUB_82_165_U24_18, SUB_82_165_U14_18)
SUB_82_165_U13_18= NOT(SUB_82_U9_18)
SUB_82_165_U14_18= NOT(SUB_82_U17_18)
SUB_82_165_U15_18= NOT(SUB_82_U8_18)
SUB_82_165_U16_18= NAND(SUB_82_165_U35_18, SUB_82_165_U34_18)
SUB_82_165_U17_18= NOT(SUB_82_U7_18)
SUB_82_165_U18_18= AND(SUB_82_165_U33_18, SUB_82_165_U32_18)
SUB_82_165_U19_18= NOT(SUB_82_U6_18)
SUB_82_165_U20_18= NOT(SUB_82_U15_18)
SUB_82_165_U21_18= NAND(SUB_82_165_U12_18, SUB_82_165_U13_18)
SUB_82_165_U22_18= NOT(SUB_82_165_U21_18)
SUB_82_165_U23_18= NOT(SUB_82_165_U10_18)
SUB_82_165_U24_18= NOT(SUB_82_165_U11_18)
SUB_82_165_U25_18= NOT(SUB_82_165_U12_18)
SUB_82_165_U26_18= NAND(SUB_82_U9_18, SUB_82_165_U25_18)
SUB_82_165_U27_18= NAND(SUB_82_U17_18, SUB_82_165_U11_18)
SUB_82_165_U28_18= NAND(SUB_82_165_U23_18, SUB_82_165_U17_18)
SUB_82_165_U29_18= NAND(SUB_82_U8_18, SUB_82_165_U28_18)
SUB_82_165_U30_18= OR(SUB_82_U6_18, SUB_82_U15_18)
SUB_82_165_U31_18= NAND(SUB_82_U19_18, SUB_82_165_U30_18)
SUB_82_165_U32_18= NAND(SUB_82_U7_18, SUB_82_165_U10_18)
SUB_82_165_U33_18= NAND(SUB_82_165_U23_18, SUB_82_165_U17_18)
SUB_82_165_U34_18= NAND(SUB_82_U6_18, SUB_82_165_U20_18)
SUB_82_165_U35_18= NAND(SUB_82_U15_18, SUB_82_165_U19_18)
GTE_79_U6_18= NOT(ADD_77_U5_18)
R179_U4_18= AND(R179_U55_18, R179_U51_18)
R179_U5_18= NAND(R179_U94_18, R179_U93_18, R179_U56_18)
R179_U6_18= NOT(U359_18)
R179_U7_18= NOT(U366_18)
R179_U8_18= NOT(U365_18)
R179_U9_18= NAND(U366_18, U359_18)
R179_U10_18= NOT(U358_18)
R179_U11_18= NOT(U357_18)
R179_U12_18= NOT(U364_18)
R179_U13_18= NOT(U356_18)
R179_U14_18= NOT(U363_18)
R179_U15_18= NOT(U355_18)
R179_U16_18= NOT(U362_18)
R179_U17_18= NOT(U354_18)
R179_U18_18= NOT(U361_18)
R179_U19_18= NAND(R179_U46_18, R179_U45_18)
R179_U20_18= NAND(R179_U96_18, R179_U95_18)
R179_U21_18= NAND(R179_U68_18, R179_U67_18)
R179_U22_18= NAND(R179_U75_18, R179_U74_18)
R179_U23_18= NAND(R179_U82_18, R179_U81_18)
R179_U24_18= NAND(R179_U89_18, R179_U88_18)
R179_U25_18= NOT(U360_18)
R179_U26_18= NOT(U353_18)
R179_U27_18= NAND(R179_U42_18, R179_U41_18)
R179_U28_18= NAND(R179_U38_18, R179_U37_18)
R179_U29_18= NAND(R179_U30_18, R179_U34_18)
R179_U30_18= NAND(U358_18, R179_U32_18)
R179_U31_18= NOT(R179_U30_18)
R179_U32_18= NOT(R179_U9_18)
R179_U33_18= NAND(R179_U10_18, R179_U9_18)
R179_U34_18= NAND(U365_18, R179_U33_18)
R179_U35_18= NOT(R179_U29_18)
R179_U36_18= OR(U357_18, U364_18)
R179_U37_18= NAND(R179_U36_18, R179_U29_18)
R179_U38_18= NAND(U364_18, U357_18)
R179_U39_18= NOT(R179_U28_18)
R179_U40_18= OR(U356_18, U363_18)
R179_U41_18= NAND(R179_U40_18, R179_U28_18)
R179_U42_18= NAND(U363_18, U356_18)
R179_U43_18= NOT(R179_U27_18)
R179_U44_18= OR(U355_18, U362_18)
R179_U45_18= NAND(R179_U44_18, R179_U27_18)
R179_U46_18= NAND(U362_18, U355_18)
R179_U47_18= NOT(R179_U19_18)
R179_U48_18= OR(U354_18, U361_18)
R179_U49_18= NAND(R179_U48_18, R179_U19_18)
R179_U50_18= NAND(U361_18, U354_18)
R179_U51_18= NAND(R179_U58_18, R179_U57_18, R179_U50_18, R179_U49_18)
R179_U52_18= NAND(U361_18, U354_18)
R179_U53_18= NAND(R179_U47_18, R179_U52_18)
R179_U54_18= OR(U361_18, U354_18)
R179_U55_18= NAND(R179_U54_18, R179_U61_18, R179_U53_18)
R179_U56_18= NAND(R179_U92_18, R179_U10_18)
R179_U57_18= NAND(U360_18, R179_U26_18)
R179_U58_18= NAND(U353_18, R179_U25_18)
R179_U59_18= NAND(U360_18, R179_U26_18)
R179_U60_18= NAND(U353_18, R179_U25_18)
R179_U61_18= NAND(R179_U60_18, R179_U59_18)
R179_U62_18= NAND(U361_18, R179_U17_18)
R179_U63_18= NAND(U354_18, R179_U18_18)
R179_U64_18= NAND(U361_18, R179_U17_18)
R179_U65_18= NAND(U354_18, R179_U18_18)
R179_U66_18= NAND(R179_U65_18, R179_U64_18)
R179_U67_18= NAND(R179_U63_18, R179_U62_18, R179_U19_18)
R179_U68_18= NAND(R179_U66_18, R179_U47_18)
R179_U69_18= NAND(U362_18, R179_U15_18)
R179_U70_18= NAND(U355_18, R179_U16_18)
R179_U71_18= NAND(U362_18, R179_U15_18)
R179_U72_18= NAND(U355_18, R179_U16_18)
R179_U73_18= NAND(R179_U72_18, R179_U71_18)
R179_U74_18= NAND(R179_U70_18, R179_U69_18, R179_U27_18)
R179_U75_18= NAND(R179_U43_18, R179_U73_18)
R179_U76_18= NAND(U363_18, R179_U13_18)
R179_U77_18= NAND(U356_18, R179_U14_18)
R179_U78_18= NAND(U363_18, R179_U13_18)
R179_U79_18= NAND(U356_18, R179_U14_18)
R179_U80_18= NAND(R179_U79_18, R179_U78_18)
R179_U81_18= NAND(R179_U77_18, R179_U76_18, R179_U28_18)
R179_U82_18= NAND(R179_U39_18, R179_U80_18)
R179_U83_18= NAND(U364_18, R179_U11_18)
R179_U84_18= NAND(U357_18, R179_U12_18)
R179_U85_18= NAND(U364_18, R179_U11_18)
R179_U86_18= NAND(U357_18, R179_U12_18)
R179_U87_18= NAND(R179_U86_18, R179_U85_18)
R179_U88_18= NAND(R179_U84_18, R179_U83_18, R179_U29_18)
R179_U89_18= NAND(R179_U35_18, R179_U87_18)
R179_U90_18= NAND(U365_18, R179_U9_18)
R179_U91_18= NAND(R179_U32_18, R179_U8_18)
R179_U92_18= NAND(R179_U91_18, R179_U90_18)
R179_U93_18= NAND(U358_18, R179_U9_18, R179_U8_18)
R179_U94_18= NAND(R179_U31_18, U365_18)
R179_U95_18= NAND(U366_18, R179_U6_18)
R179_U96_18= NAND(U359_18, R179_U7_18)
SUB_70_U6_18= AND(SUB_70_U29_18, SUB_70_U10_18)
SUB_70_U7_18= AND(SUB_70_U27_18, SUB_70_U11_18)
SUB_70_U8_18= AND(SUB_70_U25_18, SUB_70_U12_18)
SUB_70_U9_18= NAND(SUB_70_U24_18, SUB_70_U16_18)
SUB_70_U10_18= OR(R179_U5_18, R179_U20_18, R179_U24_18)
SUB_70_U11_18= NAND(SUB_70_U22_18, SUB_70_U18_18, SUB_70_U14_18)
SUB_70_U12_18= NAND(SUB_70_U23_18, SUB_70_U13_18)
SUB_70_U13_18= NOT(R179_U21_18)
SUB_70_U14_18= NOT(R179_U22_18)
SUB_70_U15_18= NAND(SUB_70_U35_18, SUB_70_U34_18)
SUB_70_U16_18= NOT(R179_U4_18)
SUB_70_U17_18= AND(SUB_70_U31_18, SUB_70_U30_18)
SUB_70_U18_18= NOT(R179_U23_18)
SUB_70_U19_18= AND(SUB_70_U33_18, SUB_70_U32_18)
SUB_70_U20_18= NOT(R179_U5_18)
SUB_70_U21_18= NOT(R179_U20_18)
SUB_70_U22_18= NOT(SUB_70_U10_18)

RMAX_REG_7__20 = BUF(U344_19)
RMAX_REG_6__20 = BUF(U343_19)
RMAX_REG_5__20 = BUF(U342_19)
RMAX_REG_4__20 = BUF(U341_19)
RMAX_REG_3__20 = BUF(U340_19)
RMAX_REG_2__20 = BUF(U339_19)
RMAX_REG_1__20 = BUF(U338_19)
RMAX_REG_0__20 = BUF(U337_19)
RMIN_REG_7__20 = BUF(U336_19)
RMIN_REG_6__20 = BUF(U335_19)
RMIN_REG_5__20 = BUF(U334_19)
RMIN_REG_4__20 = BUF(U333_19)
RMIN_REG_3__20 = BUF(U332_19)
RMIN_REG_2__20 = BUF(U331_19)
RMIN_REG_1__20 = BUF(U330_19)
RMIN_REG_0__20 = BUF(U329_19)
RLAST_REG_7__20 = BUF(U328_19)
RLAST_REG_6__20 = BUF(U327_19)
RLAST_REG_5__20 = BUF(U326_19)
RLAST_REG_4__20 = BUF(U325_19)
RLAST_REG_3__20 = BUF(U324_19)
RLAST_REG_2__20 = BUF(U323_19)
RLAST_REG_1__20 = BUF(U322_19)
RLAST_REG_0__20 = BUF(U321_19)
REG1_REG_7__20 = BUF(U320_19)
REG1_REG_6__20 = BUF(U319_19)
REG1_REG_5__20 = BUF(U318_19)
REG1_REG_4__20 = BUF(U317_19)
REG1_REG_3__20 = BUF(U316_19)
REG1_REG_2__20 = BUF(U315_19)
REG1_REG_1__20 = BUF(U314_19)
REG1_REG_0__20 = BUF(U313_19)
REG2_REG_7__20 = BUF(U312_19)
REG2_REG_6__20 = BUF(U311_19)
REG2_REG_5__20 = BUF(U310_19)
REG2_REG_4__20 = BUF(U309_19)
REG2_REG_3__20 = BUF(U308_19)
REG2_REG_2__20 = BUF(U307_19)
REG2_REG_1__20 = BUF(U306_19)
REG2_REG_0__20 = BUF(U305_19)
REG3_REG_7__20 = BUF(U304_19)
REG3_REG_6__20 = BUF(U303_19)
REG3_REG_5__20 = BUF(U302_19)
REG3_REG_4__20 = BUF(U301_19)
REG3_REG_3__20 = BUF(U300_19)
REG3_REG_2__20 = BUF(U299_19)
REG3_REG_1__20 = BUF(U298_19)
REG3_REG_0__20 = BUF(U297_19)
REG4_REG_7__20 = BUF(U296_19)
REG4_REG_6__20 = BUF(U295_19)
REG4_REG_5__20 = BUF(U294_19)
REG4_REG_4__20 = BUF(U293_19)
REG4_REG_3__20 = BUF(U292_19)
REG4_REG_2__20 = BUF(U291_19)
REG4_REG_1__20 = BUF(U290_19)
REG4_REG_0__20 = BUF(U289_19)
DATA_OUT_REG_7__20 = BUF(U288_19)
DATA_OUT_REG_6__20 = BUF(U287_19)
DATA_OUT_REG_5__20 = BUF(U286_19)
DATA_OUT_REG_4__20 = BUF(U285_19)
DATA_OUT_REG_3__20 = BUF(U284_19)
DATA_OUT_REG_2__20 = BUF(U283_19)
DATA_OUT_REG_1__20 = BUF(U282_19)
DATA_OUT_REG_0__20 = BUF(U281_19)
STATO_REG_1__20 = BUF(U280_19)
STATO_REG_0__20 = BUF(U375_19)





SUB_70_U35_19= NAND(R179_U20_19, SUB_70_U20_19)
SUB_70_U34_19= NAND(R179_U5_19, SUB_70_U21_19)
U272_19= AND(U279_19, U351_19)
U273_19= AND(ENABLE_19, U272_19, U349_19, U352_19)
U274_19= AND(U279_19, RESTART_19, U373_19)
U275_19= AND(AVERAGE_19, ENABLE_19, U272_19)
U276_19= AND(U550_19, U549_19, U279_19)
U277_19= AND(U272_19, U350_19)
U278_19= AND(STATO_REG_1__19, U420_19)
U279_19= AND(STATO_REG_1__19, U280_19)
U280_19= NAND(U348_19, U377_19)
U281_19= NAND(U546_19, U545_19, U547_19, U372_19, U543_19)
U282_19= NAND(U540_19, U539_19, U541_19, U371_19, U537_19)
U283_19= NAND(U534_19, U533_19, U535_19, U370_19, U531_19)
U284_19= NAND(U528_19, U527_19, U529_19, U369_19)
U285_19= NAND(U522_19, U521_19, U368_19)
U286_19= NAND(U516_19, U515_19, U367_19)
U287_19= NAND(U508_19, U507_19, U509_19, U511_19, U510_19)
U288_19= NAND(U503_19, U502_19, U504_19, U506_19, U505_19)
U289_19= NAND(U501_19, U500_19)
U290_19= NAND(U499_19, U498_19)
U291_19= NAND(U497_19, U496_19)
U292_19= NAND(U495_19, U494_19)
U293_19= NAND(U493_19, U492_19)
U294_19= NAND(U491_19, U490_19)
U295_19= NAND(U489_19, U488_19)
U296_19= NAND(U487_19, U486_19)
U297_19= NAND(U485_19, U484_19)
U298_19= NAND(U483_19, U482_19)
U299_19= NAND(U481_19, U480_19)
U300_19= NAND(U479_19, U478_19)
U301_19= NAND(U477_19, U476_19)
U302_19= NAND(U475_19, U474_19)
U303_19= NAND(U473_19, U472_19)
U304_19= NAND(U471_19, U470_19)
U305_19= NAND(U469_19, U468_19)
U306_19= NAND(U467_19, U466_19)
U307_19= NAND(U465_19, U464_19)
U308_19= NAND(U463_19, U462_19)
U309_19= NAND(U461_19, U460_19)
U310_19= NAND(U459_19, U458_19)
U311_19= NAND(U457_19, U456_19)
U312_19= NAND(U455_19, U454_19)
U313_19= NAND(U453_19, U452_19)
U314_19= NAND(U451_19, U450_19)
U315_19= NAND(U449_19, U448_19)
U316_19= NAND(U447_19, U446_19)
U317_19= NAND(U445_19, U444_19)
U318_19= NAND(U443_19, U442_19)
U319_19= NAND(U441_19, U440_19)
U320_19= NAND(U439_19, U438_19)
U321_19= NAND(U437_19, U436_19)
U322_19= NAND(U435_19, U434_19)
U323_19= NAND(U433_19, U432_19)
U324_19= NAND(U431_19, U430_19)
U325_19= NAND(U429_19, U428_19)
U326_19= NAND(U427_19, U426_19)
U327_19= NAND(U425_19, U424_19)
U328_19= NAND(U423_19, U422_19)
U329_19= NAND(U419_19, U418_19)
U330_19= NAND(U417_19, U416_19)
U331_19= NAND(U415_19, U414_19)
U332_19= NAND(U413_19, U412_19)
U333_19= NAND(U411_19, U410_19)
U334_19= NAND(U409_19, U408_19)
U335_19= NAND(U407_19, U406_19)
U336_19= NAND(U405_19, U404_19)
U337_19= NAND(U398_19, U397_19)
U338_19= NAND(U396_19, U395_19)
U339_19= NAND(U394_19, U393_19)
U340_19= NAND(U392_19, U391_19)
U341_19= NAND(U390_19, U389_19)
U342_19= NAND(U388_19, U387_19)
U343_19= NAND(U386_19, U385_19)
U344_19= NAND(U384_19, U383_19)
U345_19= NOT(STATO_REG_0__19)
U346_19= NOT(STATO_REG_1__19)
U347_19= NOT(GT_88_U6_19)
U348_19= NAND(STATO_REG_1__19, U345_19)
U349_19= NOT(AVERAGE_19)
U350_19= NOT(ENABLE_19)
U351_19= NOT(RESTART_19)
U352_19= NOT(GTE_79_U6_19)
U353_19= NAND(U552_19, U551_19)
U354_19= NAND(U554_19, U553_19)
U355_19= NAND(U556_19, U555_19)
U356_19= NAND(U558_19, U557_19)
U357_19= NAND(U560_19, U559_19)
U358_19= NAND(U562_19, U561_19)
U359_19= NAND(U564_19, U563_19)
U360_19= NAND(U566_19, U565_19)
U361_19= NAND(U568_19, U567_19)
U362_19= NAND(U570_19, U569_19)
U363_19= NAND(U572_19, U571_19)
U364_19= NAND(U574_19, U573_19)
U365_19= NAND(U576_19, U575_19)
U366_19= NAND(U578_19, U577_19)
U367_19= AND(U514_19, U512_19, U513_19, U517_19)
U368_19= AND(U520_19, U518_19, U519_19, U523_19)
U369_19= AND(U526_19, U524_19, U525_19)
U370_19= AND(U532_19, U530_19)
U371_19= AND(U538_19, U536_19)
U372_19= AND(U544_19, U542_19)
U373_19= NOT(GTE_67_U6_19)
U374_19= OR(STATO_REG_1__19, STATO_REG_0__19)
U375_19= NOT(U374_19)
U376_19= NOT(U348_19)
U377_19= NAND(STATO_REG_0__19, U346_19)
U378_19= NOT(U280_19)
U379_19= NAND(GT_88_U6_19, STATO_REG_1__19)
U380_19= NAND(U345_19, U379_19)
U381_19= OR(STATO_REG_0__19, GT_88_U6_19)
U382_19= NAND(U374_19, U381_19)
U383_19= NAND(RMAX_REG_7__19, U382_19)
U384_19= NAND(DATA_IN_7__19, U380_19)
U385_19= NAND(RMAX_REG_6__19, U382_19)
U386_19= NAND(DATA_IN_6__19, U380_19)
U387_19= NAND(RMAX_REG_5__19, U382_19)
U388_19= NAND(DATA_IN_5__19, U380_19)
U389_19= NAND(RMAX_REG_4__19, U382_19)
U390_19= NAND(DATA_IN_4__19, U380_19)
U391_19= NAND(RMAX_REG_3__19, U382_19)
U392_19= NAND(DATA_IN_3__19, U380_19)
U393_19= NAND(RMAX_REG_2__19, U382_19)
U394_19= NAND(DATA_IN_2__19, U380_19)
U395_19= NAND(RMAX_REG_1__19, U382_19)
U396_19= NAND(DATA_IN_1__19, U380_19)
U397_19= NAND(RMAX_REG_0__19, U382_19)
U398_19= NAND(DATA_IN_0__19, U380_19)
U399_19= NAND(LT_90_U6_19, U347_19)
U400_19= NAND(U399_19, U345_19)
U401_19= NAND(U374_19, U400_19)
U402_19= NAND(STATO_REG_1__19, U347_19, LT_90_U6_19)
U403_19= NAND(U345_19, U402_19)
U404_19= NAND(DATA_IN_7__19, U403_19)
U405_19= NAND(RMIN_REG_7__19, U401_19)
U406_19= NAND(DATA_IN_6__19, U403_19)
U407_19= NAND(RMIN_REG_6__19, U401_19)
U408_19= NAND(DATA_IN_5__19, U403_19)
U409_19= NAND(RMIN_REG_5__19, U401_19)
U410_19= NAND(DATA_IN_4__19, U403_19)
U411_19= NAND(RMIN_REG_4__19, U401_19)
U412_19= NAND(DATA_IN_3__19, U403_19)
U413_19= NAND(RMIN_REG_3__19, U401_19)
U414_19= NAND(DATA_IN_2__19, U403_19)
U415_19= NAND(RMIN_REG_2__19, U401_19)
U416_19= NAND(DATA_IN_1__19, U403_19)
U417_19= NAND(RMIN_REG_1__19, U401_19)
U418_19= NAND(DATA_IN_0__19, U403_19)
U419_19= NAND(RMIN_REG_0__19, U401_19)
U420_19= OR(STATO_REG_0__19, ENABLE_19)
U421_19= NAND(U374_19, U420_19)
U422_19= NAND(U278_19, DATA_IN_7__19)
U423_19= NAND(RLAST_REG_7__19, U421_19)
U424_19= NAND(U278_19, DATA_IN_6__19)
U425_19= NAND(RLAST_REG_6__19, U421_19)
U426_19= NAND(U278_19, DATA_IN_5__19)
U427_19= NAND(RLAST_REG_5__19, U421_19)
U428_19= NAND(U278_19, DATA_IN_4__19)
U429_19= NAND(RLAST_REG_4__19, U421_19)
U430_19= NAND(U278_19, DATA_IN_3__19)
U431_19= NAND(RLAST_REG_3__19, U421_19)
U432_19= NAND(U278_19, DATA_IN_2__19)
U433_19= NAND(RLAST_REG_2__19, U421_19)
U434_19= NAND(U278_19, DATA_IN_1__19)
U435_19= NAND(RLAST_REG_1__19, U421_19)
U436_19= NAND(U278_19, DATA_IN_0__19)
U437_19= NAND(RLAST_REG_0__19, U421_19)
U438_19= NAND(U376_19, DATA_IN_7__19)
U439_19= NAND(REG1_REG_7__19, U378_19)
U440_19= NAND(U376_19, DATA_IN_6__19)
U441_19= NAND(REG1_REG_6__19, U378_19)
U442_19= NAND(U376_19, DATA_IN_5__19)
U443_19= NAND(REG1_REG_5__19, U378_19)
U444_19= NAND(U376_19, DATA_IN_4__19)
U445_19= NAND(REG1_REG_4__19, U378_19)
U446_19= NAND(U376_19, DATA_IN_3__19)
U447_19= NAND(REG1_REG_3__19, U378_19)
U448_19= NAND(U376_19, DATA_IN_2__19)
U449_19= NAND(REG1_REG_2__19, U378_19)
U450_19= NAND(U376_19, DATA_IN_1__19)
U451_19= NAND(REG1_REG_1__19, U378_19)
U452_19= NAND(U376_19, DATA_IN_0__19)
U453_19= NAND(REG1_REG_0__19, U378_19)
U454_19= NAND(REG1_REG_7__19, U376_19)
U455_19= NAND(REG2_REG_7__19, U378_19)
U456_19= NAND(REG1_REG_6__19, U376_19)
U457_19= NAND(REG2_REG_6__19, U378_19)
U458_19= NAND(REG1_REG_5__19, U376_19)
U459_19= NAND(REG2_REG_5__19, U378_19)
U460_19= NAND(REG1_REG_4__19, U376_19)
U461_19= NAND(REG2_REG_4__19, U378_19)
U462_19= NAND(REG1_REG_3__19, U376_19)
U463_19= NAND(REG2_REG_3__19, U378_19)
U464_19= NAND(REG1_REG_2__19, U376_19)
U465_19= NAND(REG2_REG_2__19, U378_19)
U466_19= NAND(REG1_REG_1__19, U376_19)
U467_19= NAND(REG2_REG_1__19, U378_19)
U468_19= NAND(REG1_REG_0__19, U376_19)
U469_19= NAND(REG2_REG_0__19, U378_19)
U470_19= NAND(REG2_REG_7__19, U376_19)
U471_19= NAND(REG3_REG_7__19, U378_19)
U472_19= NAND(REG2_REG_6__19, U376_19)
U473_19= NAND(REG3_REG_6__19, U378_19)
U474_19= NAND(REG2_REG_5__19, U376_19)
U475_19= NAND(REG3_REG_5__19, U378_19)
U476_19= NAND(REG2_REG_4__19, U376_19)
U477_19= NAND(REG3_REG_4__19, U378_19)
U478_19= NAND(REG2_REG_3__19, U376_19)
U479_19= NAND(REG3_REG_3__19, U378_19)
U480_19= NAND(REG2_REG_2__19, U376_19)
U481_19= NAND(REG3_REG_2__19, U378_19)
U482_19= NAND(REG2_REG_1__19, U376_19)
U483_19= NAND(REG3_REG_1__19, U378_19)
U484_19= NAND(REG2_REG_0__19, U376_19)
U485_19= NAND(REG3_REG_0__19, U378_19)
U486_19= NAND(REG3_REG_7__19, U376_19)
U487_19= NAND(REG4_REG_7__19, U378_19)
U488_19= NAND(REG3_REG_6__19, U376_19)
U489_19= NAND(REG4_REG_6__19, U378_19)
U490_19= NAND(REG3_REG_5__19, U376_19)
U491_19= NAND(REG4_REG_5__19, U378_19)
U492_19= NAND(REG3_REG_4__19, U376_19)
U493_19= NAND(REG4_REG_4__19, U378_19)
U494_19= NAND(REG3_REG_3__19, U376_19)
U495_19= NAND(REG4_REG_3__19, U378_19)
U496_19= NAND(REG3_REG_2__19, U376_19)
U497_19= NAND(REG4_REG_2__19, U378_19)
U498_19= NAND(REG3_REG_1__19, U376_19)
U499_19= NAND(REG4_REG_1__19, U378_19)
U500_19= NAND(REG3_REG_0__19, U376_19)
U501_19= NAND(REG4_REG_0__19, U378_19)
U502_19= NAND(U277_19, RLAST_REG_7__19)
U503_19= NAND(U275_19, REG4_REG_7__19)
U504_19= NAND(SUB_70_166_U22_19, U274_19)
U505_19= NAND(SUB_82_165_U22_19, U273_19)
U506_19= NAND(DATA_OUT_REG_7__19, U378_19)
U507_19= NAND(U277_19, RLAST_REG_6__19)
U508_19= NAND(U275_19, REG4_REG_6__19)
U509_19= NAND(SUB_70_166_U9_19, U274_19)
U510_19= NAND(SUB_82_165_U9_19, U273_19)
U511_19= NAND(DATA_OUT_REG_6__19, U378_19)
U512_19= NAND(U277_19, RLAST_REG_5__19)
U513_19= NAND(R179_U4_19, U276_19)
U514_19= NAND(U275_19, REG4_REG_5__19)
U515_19= NAND(SUB_70_166_U8_19, U274_19)
U516_19= NAND(SUB_82_165_U8_19, U273_19)
U517_19= NAND(DATA_OUT_REG_5__19, U378_19)
U518_19= NAND(U277_19, RLAST_REG_4__19)
U519_19= NAND(R179_U21_19, U276_19)
U520_19= NAND(U275_19, REG4_REG_4__19)
U521_19= NAND(SUB_70_166_U7_19, U274_19)
U522_19= NAND(SUB_82_165_U7_19, U273_19)
U523_19= NAND(DATA_OUT_REG_4__19, U378_19)
U524_19= NAND(U277_19, RLAST_REG_3__19)
U525_19= NAND(R179_U22_19, U276_19)
U526_19= NAND(U275_19, REG4_REG_3__19)
U527_19= NAND(SUB_70_166_U18_19, U274_19)
U528_19= NAND(SUB_82_165_U18_19, U273_19)
U529_19= NAND(DATA_OUT_REG_3__19, U378_19)
U530_19= NAND(U277_19, RLAST_REG_2__19)
U531_19= NAND(R179_U23_19, U276_19)
U532_19= NAND(U275_19, REG4_REG_2__19)
U533_19= NAND(SUB_70_166_U6_19, U274_19)
U534_19= NAND(SUB_82_165_U6_19, U273_19)
U535_19= NAND(DATA_OUT_REG_2__19, U378_19)
U536_19= NAND(U277_19, RLAST_REG_1__19)
U537_19= NAND(R179_U24_19, U276_19)
U538_19= NAND(U275_19, REG4_REG_1__19)
U539_19= NAND(SUB_70_166_U16_19, U274_19)
U540_19= NAND(SUB_82_165_U16_19, U273_19)
U541_19= NAND(DATA_OUT_REG_1__19, U378_19)
U542_19= NAND(U277_19, RLAST_REG_0__19)
U543_19= NAND(R179_U5_19, U276_19)
U544_19= NAND(U275_19, REG4_REG_0__19)
U545_19= NAND(SUB_70_U15_19, U274_19)
U546_19= NAND(SUB_82_U15_19, U273_19)
U547_19= NAND(DATA_OUT_REG_0__19, U378_19)
U548_19= NAND(ENABLE_19, U349_19, GTE_79_U6_19)
U549_19= NAND(RESTART_19, U373_19)
U550_19= NAND(U548_19, U351_19)
U551_19= NAND(DATA_IN_6__19, U351_19)
U552_19= NAND(RESTART_19, RMAX_REG_6__19)
U553_19= NAND(DATA_IN_5__19, U351_19)
U554_19= NAND(RESTART_19, RMAX_REG_5__19)
U555_19= NAND(DATA_IN_4__19, U351_19)
U556_19= NAND(RESTART_19, RMAX_REG_4__19)
U557_19= NAND(DATA_IN_3__19, U351_19)
U558_19= NAND(RESTART_19, RMAX_REG_3__19)
U559_19= NAND(DATA_IN_2__19, U351_19)
U560_19= NAND(RESTART_19, RMAX_REG_2__19)
U561_19= NAND(DATA_IN_1__19, U351_19)
U562_19= NAND(RESTART_19, RMAX_REG_1__19)
U563_19= NAND(DATA_IN_0__19, U351_19)
U564_19= NAND(RESTART_19, RMAX_REG_0__19)
U565_19= NAND(REG4_REG_6__19, U351_19)
U566_19= NAND(RESTART_19, RMIN_REG_6__19)
U567_19= NAND(REG4_REG_5__19, U351_19)
U568_19= NAND(RESTART_19, RMIN_REG_5__19)
U569_19= NAND(REG4_REG_4__19, U351_19)
U570_19= NAND(RESTART_19, RMIN_REG_4__19)
U571_19= NAND(REG4_REG_3__19, U351_19)
U572_19= NAND(RESTART_19, RMIN_REG_3__19)
U573_19= NAND(REG4_REG_2__19, U351_19)
U574_19= NAND(RESTART_19, RMIN_REG_2__19)
U575_19= NAND(REG4_REG_1__19, U351_19)
U576_19= NAND(RESTART_19, RMIN_REG_1__19)
U577_19= NAND(REG4_REG_0__19, U351_19)
U578_19= NAND(RESTART_19, RMIN_REG_0__19)
SUB_70_U33_19= NAND(SUB_70_U22_19, SUB_70_U18_19)
SUB_70_U32_19= NAND(R179_U23_19, SUB_70_U10_19)
SUB_70_U31_19= NAND(SUB_70_U24_19, SUB_70_U16_19)
SUB_70_U30_19= NAND(R179_U4_19, SUB_70_U12_19)
SUB_70_U29_19= NAND(R179_U24_19, SUB_70_U28_19)
SUB_70_U28_19= OR(R179_U5_19, R179_U20_19)
SUB_70_U27_19= NAND(R179_U22_19, SUB_70_U26_19)
SUB_70_U26_19= NAND(SUB_70_U22_19, SUB_70_U18_19)
SUB_70_U25_19= NAND(R179_U21_19, SUB_70_U11_19)
SUB_70_U24_19= NOT(SUB_70_U12_19)
SUB_70_U23_19= NOT(SUB_70_U11_19)
GTE_67_U6_19= NOT(ADD_65_U5_19)
SUB_82_U6_19= AND(SUB_82_U29_19, SUB_82_U10_19)
SUB_82_U7_19= AND(SUB_82_U27_19, SUB_82_U11_19)
SUB_82_U8_19= AND(SUB_82_U25_19, SUB_82_U12_19)
SUB_82_U9_19= NAND(SUB_82_U24_19, SUB_82_U16_19)
SUB_82_U10_19= OR(R179_U5_19, R179_U20_19, R179_U24_19)
SUB_82_U11_19= NAND(SUB_82_U22_19, SUB_82_U18_19, SUB_82_U14_19)
SUB_82_U12_19= NAND(SUB_82_U23_19, SUB_82_U13_19)
SUB_82_U13_19= NOT(R179_U21_19)
SUB_82_U14_19= NOT(R179_U22_19)
SUB_82_U15_19= NAND(SUB_82_U35_19, SUB_82_U34_19)
SUB_82_U16_19= NOT(R179_U4_19)
SUB_82_U17_19= AND(SUB_82_U31_19, SUB_82_U30_19)
SUB_82_U18_19= NOT(R179_U23_19)
SUB_82_U19_19= AND(SUB_82_U33_19, SUB_82_U32_19)
SUB_82_U20_19= NOT(R179_U5_19)
SUB_82_U21_19= NOT(R179_U20_19)
SUB_82_U22_19= NOT(SUB_82_U10_19)
SUB_82_U23_19= NOT(SUB_82_U11_19)
SUB_82_U24_19= NOT(SUB_82_U12_19)
SUB_82_U25_19= NAND(R179_U21_19, SUB_82_U11_19)
SUB_82_U26_19= NAND(SUB_82_U22_19, SUB_82_U18_19)
SUB_82_U27_19= NAND(R179_U22_19, SUB_82_U26_19)
SUB_82_U28_19= OR(R179_U5_19, R179_U20_19)
SUB_82_U29_19= NAND(R179_U24_19, SUB_82_U28_19)
SUB_82_U30_19= NAND(R179_U4_19, SUB_82_U12_19)
SUB_82_U31_19= NAND(SUB_82_U24_19, SUB_82_U16_19)
SUB_82_U32_19= NAND(R179_U23_19, SUB_82_U10_19)
SUB_82_U33_19= NAND(SUB_82_U22_19, SUB_82_U18_19)
SUB_82_U34_19= NAND(R179_U5_19, SUB_82_U21_19)
SUB_82_U35_19= NAND(R179_U20_19, SUB_82_U20_19)
ADD_65_U4_19= AND(RMAX_REG_6__19, ADD_65_U7_19)
ADD_65_U5_19= NAND(ADD_65_U31_19, ADD_65_U30_19)
ADD_65_U6_19= NOT(RMAX_REG_6__19)
ADD_65_U7_19= NAND(ADD_65_U24_19, ADD_65_U23_19)
ADD_65_U8_19= OR(RMIN_REG_5__19, RMAX_REG_5__19)
ADD_65_U9_19= NAND(RMAX_REG_1__19, RMIN_REG_1__19)
ADD_65_U10_19= NAND(RMAX_REG_0__19, RMIN_REG_0__19)
ADD_65_U11_19= NAND(ADD_65_U10_19, ADD_65_U9_19)
ADD_65_U12_19= OR(RMAX_REG_1__19, RMIN_REG_1__19)
ADD_65_U13_19= OR(RMAX_REG_2__19, RMIN_REG_2__19)
ADD_65_U14_19= NAND(ADD_65_U12_19, ADD_65_U13_19, ADD_65_U11_19)
ADD_65_U15_19= NAND(RMAX_REG_3__19, RMIN_REG_3__19)
ADD_65_U16_19= NAND(RMAX_REG_2__19, RMIN_REG_2__19)
ADD_65_U17_19= NAND(ADD_65_U15_19, ADD_65_U16_19, ADD_65_U14_19)
ADD_65_U18_19= OR(RMAX_REG_3__19, RMIN_REG_3__19)
ADD_65_U19_19= OR(RMAX_REG_4__19, RMIN_REG_4__19)
ADD_65_U20_19= NAND(ADD_65_U18_19, ADD_65_U19_19, ADD_65_U17_19)
ADD_65_U21_19= NAND(RMAX_REG_4__19, RMIN_REG_4__19)
ADD_65_U22_19= NAND(ADD_65_U20_19, ADD_65_U21_19)
ADD_65_U23_19= NAND(ADD_65_U22_19, ADD_65_U8_19)
ADD_65_U24_19= NAND(RMAX_REG_5__19, RMIN_REG_5__19)
ADD_65_U25_19= NOT(ADD_65_U7_19)
ADD_65_U26_19= OR(RMIN_REG_6__19, ADD_65_U4_19)
ADD_65_U27_19= NAND(ADD_65_U25_19, ADD_65_U6_19)
ADD_65_U28_19= NAND(ADD_65_U27_19, ADD_65_U26_19)
ADD_65_U29_19= OR(RMIN_REG_7__19, RMAX_REG_7__19)
ADD_65_U30_19= NAND(RMIN_REG_7__19, RMAX_REG_7__19)
ADD_65_U31_19= NAND(ADD_65_U29_19, ADD_65_U28_19)
ADD_77_U4_19= AND(DATA_IN_6__19, ADD_77_U7_19)
ADD_77_U5_19= NAND(ADD_77_U31_19, ADD_77_U30_19)
ADD_77_U6_19= NOT(DATA_IN_6__19)
ADD_77_U7_19= NAND(ADD_77_U24_19, ADD_77_U23_19)
ADD_77_U8_19= OR(REG4_REG_5__19, DATA_IN_5__19)
ADD_77_U9_19= NAND(DATA_IN_1__19, REG4_REG_1__19)
ADD_77_U10_19= NAND(DATA_IN_0__19, REG4_REG_0__19)
ADD_77_U11_19= NAND(ADD_77_U10_19, ADD_77_U9_19)
ADD_77_U12_19= OR(DATA_IN_1__19, REG4_REG_1__19)
ADD_77_U13_19= OR(DATA_IN_2__19, REG4_REG_2__19)
ADD_77_U14_19= NAND(ADD_77_U12_19, ADD_77_U13_19, ADD_77_U11_19)
ADD_77_U15_19= NAND(DATA_IN_3__19, REG4_REG_3__19)
ADD_77_U16_19= NAND(DATA_IN_2__19, REG4_REG_2__19)
ADD_77_U17_19= NAND(ADD_77_U15_19, ADD_77_U16_19, ADD_77_U14_19)
ADD_77_U18_19= OR(DATA_IN_3__19, REG4_REG_3__19)
ADD_77_U19_19= OR(DATA_IN_4__19, REG4_REG_4__19)
ADD_77_U20_19= NAND(ADD_77_U18_19, ADD_77_U19_19, ADD_77_U17_19)
ADD_77_U21_19= NAND(DATA_IN_4__19, REG4_REG_4__19)
ADD_77_U22_19= NAND(ADD_77_U20_19, ADD_77_U21_19)
ADD_77_U23_19= NAND(ADD_77_U22_19, ADD_77_U8_19)
ADD_77_U24_19= NAND(DATA_IN_5__19, REG4_REG_5__19)
ADD_77_U25_19= NOT(ADD_77_U7_19)
ADD_77_U26_19= OR(REG4_REG_6__19, ADD_77_U4_19)
ADD_77_U27_19= NAND(ADD_77_U25_19, ADD_77_U6_19)
ADD_77_U28_19= NAND(ADD_77_U27_19, ADD_77_U26_19)
ADD_77_U29_19= OR(REG4_REG_7__19, DATA_IN_7__19)
ADD_77_U30_19= NAND(REG4_REG_7__19, DATA_IN_7__19)
ADD_77_U31_19= NAND(ADD_77_U29_19, ADD_77_U28_19)
SUB_70_166_U6_19= AND(SUB_70_166_U31_19, SUB_70_166_U10_19)
SUB_70_166_U7_19= AND(SUB_70_166_U29_19, SUB_70_166_U11_19)
SUB_70_166_U8_19= AND(SUB_70_166_U27_19, SUB_70_166_U12_19)
SUB_70_166_U9_19= NAND(SUB_70_166_U21_19, SUB_70_166_U26_19)
SUB_70_166_U10_19= OR(SUB_70_U6_19, SUB_70_U15_19, SUB_70_U19_19)
SUB_70_166_U11_19= NAND(SUB_70_166_U23_19, SUB_70_166_U17_19, SUB_70_166_U15_19)
SUB_70_166_U12_19= NAND(SUB_70_166_U24_19, SUB_70_166_U14_19)
SUB_70_166_U13_19= NOT(SUB_70_U9_19)
SUB_70_166_U14_19= NOT(SUB_70_U17_19)
SUB_70_166_U15_19= NOT(SUB_70_U8_19)
SUB_70_166_U16_19= NAND(SUB_70_166_U35_19, SUB_70_166_U34_19)
SUB_70_166_U17_19= NOT(SUB_70_U7_19)
SUB_70_166_U18_19= AND(SUB_70_166_U33_19, SUB_70_166_U32_19)
SUB_70_166_U19_19= NOT(SUB_70_U6_19)
SUB_70_166_U20_19= NOT(SUB_70_U15_19)
SUB_70_166_U21_19= NAND(SUB_70_166_U12_19, SUB_70_166_U13_19)
SUB_70_166_U22_19= NOT(SUB_70_166_U21_19)
SUB_70_166_U23_19= NOT(SUB_70_166_U10_19)
SUB_70_166_U24_19= NOT(SUB_70_166_U11_19)
SUB_70_166_U25_19= NOT(SUB_70_166_U12_19)
SUB_70_166_U26_19= NAND(SUB_70_U9_19, SUB_70_166_U25_19)
SUB_70_166_U27_19= NAND(SUB_70_U17_19, SUB_70_166_U11_19)
SUB_70_166_U28_19= NAND(SUB_70_166_U23_19, SUB_70_166_U17_19)
SUB_70_166_U29_19= NAND(SUB_70_U8_19, SUB_70_166_U28_19)
SUB_70_166_U30_19= OR(SUB_70_U6_19, SUB_70_U15_19)
SUB_70_166_U31_19= NAND(SUB_70_U19_19, SUB_70_166_U30_19)
SUB_70_166_U32_19= NAND(SUB_70_U7_19, SUB_70_166_U10_19)
SUB_70_166_U33_19= NAND(SUB_70_166_U23_19, SUB_70_166_U17_19)
SUB_70_166_U34_19= NAND(SUB_70_U6_19, SUB_70_166_U20_19)
SUB_70_166_U35_19= NAND(SUB_70_U15_19, SUB_70_166_U19_19)
LT_90_U6_19= NAND(LT_90_U41_19, LT_90_U42_19)
LT_90_U7_19= NOT(DATA_IN_7__19)
LT_90_U8_19= NOT(DATA_IN_1__19)
LT_90_U9_19= NOT(RMIN_REG_1__19)
LT_90_U10_19= NOT(RMIN_REG_2__19)
LT_90_U11_19= NOT(DATA_IN_2__19)
LT_90_U12_19= NOT(DATA_IN_3__19)
LT_90_U13_19= NOT(RMIN_REG_3__19)
LT_90_U14_19= NOT(RMIN_REG_4__19)
LT_90_U15_19= NOT(DATA_IN_4__19)
LT_90_U16_19= NOT(DATA_IN_5__19)
LT_90_U17_19= NOT(RMIN_REG_5__19)
LT_90_U18_19= NOT(RMIN_REG_6__19)
LT_90_U19_19= NOT(DATA_IN_6__19)
LT_90_U20_19= NOT(RMIN_REG_7__19)
LT_90_U21_19= NOT(DATA_IN_0__19)
LT_90_U22_19= NAND(DATA_IN_1__19, LT_90_U9_19)
LT_90_U23_19= NAND(RMIN_REG_0__19, LT_90_U21_19, LT_90_U22_19)
LT_90_U24_19= NAND(RMIN_REG_1__19, LT_90_U8_19)
LT_90_U25_19= NAND(RMIN_REG_2__19, LT_90_U11_19)
LT_90_U26_19= NAND(LT_90_U24_19, LT_90_U25_19, LT_90_U23_19)
LT_90_U27_19= NAND(DATA_IN_2__19, LT_90_U10_19)
LT_90_U28_19= NAND(DATA_IN_3__19, LT_90_U13_19)
LT_90_U29_19= NAND(LT_90_U27_19, LT_90_U28_19, LT_90_U26_19)
LT_90_U30_19= NAND(RMIN_REG_3__19, LT_90_U12_19)
LT_90_U31_19= NAND(RMIN_REG_4__19, LT_90_U15_19)
LT_90_U32_19= NAND(LT_90_U30_19, LT_90_U31_19, LT_90_U29_19)
LT_90_U33_19= NAND(DATA_IN_4__19, LT_90_U14_19)
LT_90_U34_19= NAND(DATA_IN_5__19, LT_90_U17_19)
LT_90_U35_19= NAND(LT_90_U33_19, LT_90_U34_19, LT_90_U32_19)
LT_90_U36_19= NAND(RMIN_REG_5__19, LT_90_U16_19)
LT_90_U37_19= NAND(RMIN_REG_6__19, LT_90_U19_19)
LT_90_U38_19= NAND(LT_90_U36_19, LT_90_U37_19, LT_90_U35_19)
LT_90_U39_19= NAND(DATA_IN_6__19, LT_90_U18_19)
LT_90_U40_19= NAND(RMIN_REG_7__19, LT_90_U7_19)
LT_90_U41_19= NAND(LT_90_U39_19, LT_90_U40_19, LT_90_U38_19)
LT_90_U42_19= NAND(DATA_IN_7__19, LT_90_U20_19)
GT_88_U6_19= NAND(GT_88_U41_19, GT_88_U42_19)
GT_88_U7_19= NOT(RMAX_REG_7__19)
GT_88_U8_19= NOT(RMAX_REG_1__19)
GT_88_U9_19= NOT(DATA_IN_1__19)
GT_88_U10_19= NOT(DATA_IN_2__19)
GT_88_U11_19= NOT(RMAX_REG_2__19)
GT_88_U12_19= NOT(RMAX_REG_3__19)
GT_88_U13_19= NOT(DATA_IN_3__19)
GT_88_U14_19= NOT(DATA_IN_4__19)
GT_88_U15_19= NOT(RMAX_REG_4__19)
GT_88_U16_19= NOT(RMAX_REG_5__19)
GT_88_U17_19= NOT(DATA_IN_5__19)
GT_88_U18_19= NOT(DATA_IN_6__19)
GT_88_U19_19= NOT(RMAX_REG_6__19)
GT_88_U20_19= NOT(DATA_IN_7__19)
GT_88_U21_19= NOT(RMAX_REG_0__19)
GT_88_U22_19= NAND(RMAX_REG_1__19, GT_88_U9_19)
GT_88_U23_19= NAND(DATA_IN_0__19, GT_88_U21_19, GT_88_U22_19)
GT_88_U24_19= NAND(DATA_IN_1__19, GT_88_U8_19)
GT_88_U25_19= NAND(DATA_IN_2__19, GT_88_U11_19)
GT_88_U26_19= NAND(GT_88_U24_19, GT_88_U25_19, GT_88_U23_19)
GT_88_U27_19= NAND(RMAX_REG_2__19, GT_88_U10_19)
GT_88_U28_19= NAND(RMAX_REG_3__19, GT_88_U13_19)
GT_88_U29_19= NAND(GT_88_U27_19, GT_88_U28_19, GT_88_U26_19)
GT_88_U30_19= NAND(DATA_IN_3__19, GT_88_U12_19)
GT_88_U31_19= NAND(DATA_IN_4__19, GT_88_U15_19)
GT_88_U32_19= NAND(GT_88_U30_19, GT_88_U31_19, GT_88_U29_19)
GT_88_U33_19= NAND(RMAX_REG_4__19, GT_88_U14_19)
GT_88_U34_19= NAND(RMAX_REG_5__19, GT_88_U17_19)
GT_88_U35_19= NAND(GT_88_U33_19, GT_88_U34_19, GT_88_U32_19)
GT_88_U36_19= NAND(DATA_IN_5__19, GT_88_U16_19)
GT_88_U37_19= NAND(DATA_IN_6__19, GT_88_U19_19)
GT_88_U38_19= NAND(GT_88_U36_19, GT_88_U37_19, GT_88_U35_19)
GT_88_U39_19= NAND(RMAX_REG_6__19, GT_88_U18_19)
GT_88_U40_19= NAND(DATA_IN_7__19, GT_88_U7_19)
GT_88_U41_19= NAND(GT_88_U39_19, GT_88_U40_19, GT_88_U38_19)
GT_88_U42_19= NAND(RMAX_REG_7__19, GT_88_U20_19)
SUB_82_165_U6_19= AND(SUB_82_165_U31_19, SUB_82_165_U10_19)
SUB_82_165_U7_19= AND(SUB_82_165_U29_19, SUB_82_165_U11_19)
SUB_82_165_U8_19= AND(SUB_82_165_U27_19, SUB_82_165_U12_19)
SUB_82_165_U9_19= NAND(SUB_82_165_U21_19, SUB_82_165_U26_19)
SUB_82_165_U10_19= OR(SUB_82_U6_19, SUB_82_U15_19, SUB_82_U19_19)
SUB_82_165_U11_19= NAND(SUB_82_165_U23_19, SUB_82_165_U17_19, SUB_82_165_U15_19)
SUB_82_165_U12_19= NAND(SUB_82_165_U24_19, SUB_82_165_U14_19)
SUB_82_165_U13_19= NOT(SUB_82_U9_19)
SUB_82_165_U14_19= NOT(SUB_82_U17_19)
SUB_82_165_U15_19= NOT(SUB_82_U8_19)
SUB_82_165_U16_19= NAND(SUB_82_165_U35_19, SUB_82_165_U34_19)
SUB_82_165_U17_19= NOT(SUB_82_U7_19)
SUB_82_165_U18_19= AND(SUB_82_165_U33_19, SUB_82_165_U32_19)
SUB_82_165_U19_19= NOT(SUB_82_U6_19)
SUB_82_165_U20_19= NOT(SUB_82_U15_19)
SUB_82_165_U21_19= NAND(SUB_82_165_U12_19, SUB_82_165_U13_19)
SUB_82_165_U22_19= NOT(SUB_82_165_U21_19)
SUB_82_165_U23_19= NOT(SUB_82_165_U10_19)
SUB_82_165_U24_19= NOT(SUB_82_165_U11_19)
SUB_82_165_U25_19= NOT(SUB_82_165_U12_19)
SUB_82_165_U26_19= NAND(SUB_82_U9_19, SUB_82_165_U25_19)
SUB_82_165_U27_19= NAND(SUB_82_U17_19, SUB_82_165_U11_19)
SUB_82_165_U28_19= NAND(SUB_82_165_U23_19, SUB_82_165_U17_19)
SUB_82_165_U29_19= NAND(SUB_82_U8_19, SUB_82_165_U28_19)
SUB_82_165_U30_19= OR(SUB_82_U6_19, SUB_82_U15_19)
SUB_82_165_U31_19= NAND(SUB_82_U19_19, SUB_82_165_U30_19)
SUB_82_165_U32_19= NAND(SUB_82_U7_19, SUB_82_165_U10_19)
SUB_82_165_U33_19= NAND(SUB_82_165_U23_19, SUB_82_165_U17_19)
SUB_82_165_U34_19= NAND(SUB_82_U6_19, SUB_82_165_U20_19)
SUB_82_165_U35_19= NAND(SUB_82_U15_19, SUB_82_165_U19_19)
GTE_79_U6_19= NOT(ADD_77_U5_19)
R179_U4_19= AND(R179_U55_19, R179_U51_19)
R179_U5_19= NAND(R179_U94_19, R179_U93_19, R179_U56_19)
R179_U6_19= NOT(U359_19)
R179_U7_19= NOT(U366_19)
R179_U8_19= NOT(U365_19)
R179_U9_19= NAND(U366_19, U359_19)
R179_U10_19= NOT(U358_19)
R179_U11_19= NOT(U357_19)
R179_U12_19= NOT(U364_19)
R179_U13_19= NOT(U356_19)
R179_U14_19= NOT(U363_19)
R179_U15_19= NOT(U355_19)
R179_U16_19= NOT(U362_19)
R179_U17_19= NOT(U354_19)
R179_U18_19= NOT(U361_19)
R179_U19_19= NAND(R179_U46_19, R179_U45_19)
R179_U20_19= NAND(R179_U96_19, R179_U95_19)
R179_U21_19= NAND(R179_U68_19, R179_U67_19)
R179_U22_19= NAND(R179_U75_19, R179_U74_19)
R179_U23_19= NAND(R179_U82_19, R179_U81_19)
R179_U24_19= NAND(R179_U89_19, R179_U88_19)
R179_U25_19= NOT(U360_19)
R179_U26_19= NOT(U353_19)
R179_U27_19= NAND(R179_U42_19, R179_U41_19)
R179_U28_19= NAND(R179_U38_19, R179_U37_19)
R179_U29_19= NAND(R179_U30_19, R179_U34_19)
R179_U30_19= NAND(U358_19, R179_U32_19)
R179_U31_19= NOT(R179_U30_19)
R179_U32_19= NOT(R179_U9_19)
R179_U33_19= NAND(R179_U10_19, R179_U9_19)
R179_U34_19= NAND(U365_19, R179_U33_19)
R179_U35_19= NOT(R179_U29_19)
R179_U36_19= OR(U357_19, U364_19)
R179_U37_19= NAND(R179_U36_19, R179_U29_19)
R179_U38_19= NAND(U364_19, U357_19)
R179_U39_19= NOT(R179_U28_19)
R179_U40_19= OR(U356_19, U363_19)
R179_U41_19= NAND(R179_U40_19, R179_U28_19)
R179_U42_19= NAND(U363_19, U356_19)
R179_U43_19= NOT(R179_U27_19)
R179_U44_19= OR(U355_19, U362_19)
R179_U45_19= NAND(R179_U44_19, R179_U27_19)
R179_U46_19= NAND(U362_19, U355_19)
R179_U47_19= NOT(R179_U19_19)
R179_U48_19= OR(U354_19, U361_19)
R179_U49_19= NAND(R179_U48_19, R179_U19_19)
R179_U50_19= NAND(U361_19, U354_19)
R179_U51_19= NAND(R179_U58_19, R179_U57_19, R179_U50_19, R179_U49_19)
R179_U52_19= NAND(U361_19, U354_19)
R179_U53_19= NAND(R179_U47_19, R179_U52_19)
R179_U54_19= OR(U361_19, U354_19)
R179_U55_19= NAND(R179_U54_19, R179_U61_19, R179_U53_19)
R179_U56_19= NAND(R179_U92_19, R179_U10_19)
R179_U57_19= NAND(U360_19, R179_U26_19)
R179_U58_19= NAND(U353_19, R179_U25_19)
R179_U59_19= NAND(U360_19, R179_U26_19)
R179_U60_19= NAND(U353_19, R179_U25_19)
R179_U61_19= NAND(R179_U60_19, R179_U59_19)
R179_U62_19= NAND(U361_19, R179_U17_19)
R179_U63_19= NAND(U354_19, R179_U18_19)
R179_U64_19= NAND(U361_19, R179_U17_19)
R179_U65_19= NAND(U354_19, R179_U18_19)
R179_U66_19= NAND(R179_U65_19, R179_U64_19)
R179_U67_19= NAND(R179_U63_19, R179_U62_19, R179_U19_19)
R179_U68_19= NAND(R179_U66_19, R179_U47_19)
R179_U69_19= NAND(U362_19, R179_U15_19)
R179_U70_19= NAND(U355_19, R179_U16_19)
R179_U71_19= NAND(U362_19, R179_U15_19)
R179_U72_19= NAND(U355_19, R179_U16_19)
R179_U73_19= NAND(R179_U72_19, R179_U71_19)
R179_U74_19= NAND(R179_U70_19, R179_U69_19, R179_U27_19)
R179_U75_19= NAND(R179_U43_19, R179_U73_19)
R179_U76_19= NAND(U363_19, R179_U13_19)
R179_U77_19= NAND(U356_19, R179_U14_19)
R179_U78_19= NAND(U363_19, R179_U13_19)
R179_U79_19= NAND(U356_19, R179_U14_19)
R179_U80_19= NAND(R179_U79_19, R179_U78_19)
R179_U81_19= NAND(R179_U77_19, R179_U76_19, R179_U28_19)
R179_U82_19= NAND(R179_U39_19, R179_U80_19)
R179_U83_19= NAND(U364_19, R179_U11_19)
R179_U84_19= NAND(U357_19, R179_U12_19)
R179_U85_19= NAND(U364_19, R179_U11_19)
R179_U86_19= NAND(U357_19, R179_U12_19)
R179_U87_19= NAND(R179_U86_19, R179_U85_19)
R179_U88_19= NAND(R179_U84_19, R179_U83_19, R179_U29_19)
R179_U89_19= NAND(R179_U35_19, R179_U87_19)
R179_U90_19= NAND(U365_19, R179_U9_19)
R179_U91_19= NAND(R179_U32_19, R179_U8_19)
R179_U92_19= NAND(R179_U91_19, R179_U90_19)
R179_U93_19= NAND(U358_19, R179_U9_19, R179_U8_19)
R179_U94_19= NAND(R179_U31_19, U365_19)
R179_U95_19= NAND(U366_19, R179_U6_19)
R179_U96_19= NAND(U359_19, R179_U7_19)
SUB_70_U6_19= AND(SUB_70_U29_19, SUB_70_U10_19)
SUB_70_U7_19= AND(SUB_70_U27_19, SUB_70_U11_19)
SUB_70_U8_19= AND(SUB_70_U25_19, SUB_70_U12_19)
SUB_70_U9_19= NAND(SUB_70_U24_19, SUB_70_U16_19)
SUB_70_U10_19= OR(R179_U5_19, R179_U20_19, R179_U24_19)
SUB_70_U11_19= NAND(SUB_70_U22_19, SUB_70_U18_19, SUB_70_U14_19)
SUB_70_U12_19= NAND(SUB_70_U23_19, SUB_70_U13_19)
SUB_70_U13_19= NOT(R179_U21_19)
SUB_70_U14_19= NOT(R179_U22_19)
SUB_70_U15_19= NAND(SUB_70_U35_19, SUB_70_U34_19)
SUB_70_U16_19= NOT(R179_U4_19)
SUB_70_U17_19= AND(SUB_70_U31_19, SUB_70_U30_19)
SUB_70_U18_19= NOT(R179_U23_19)
SUB_70_U19_19= AND(SUB_70_U33_19, SUB_70_U32_19)
SUB_70_U20_19= NOT(R179_U5_19)
SUB_70_U21_19= NOT(R179_U20_19)
SUB_70_U22_19= NOT(SUB_70_U10_19)

RMAX_REG_7__21 = BUF(U344_20)
RMAX_REG_6__21 = BUF(U343_20)
RMAX_REG_5__21 = BUF(U342_20)
RMAX_REG_4__21 = BUF(U341_20)
RMAX_REG_3__21 = BUF(U340_20)
RMAX_REG_2__21 = BUF(U339_20)
RMAX_REG_1__21 = BUF(U338_20)
RMAX_REG_0__21 = BUF(U337_20)
RMIN_REG_7__21 = BUF(U336_20)
RMIN_REG_6__21 = BUF(U335_20)
RMIN_REG_5__21 = BUF(U334_20)
RMIN_REG_4__21 = BUF(U333_20)
RMIN_REG_3__21 = BUF(U332_20)
RMIN_REG_2__21 = BUF(U331_20)
RMIN_REG_1__21 = BUF(U330_20)
RMIN_REG_0__21 = BUF(U329_20)
RLAST_REG_7__21 = BUF(U328_20)
RLAST_REG_6__21 = BUF(U327_20)
RLAST_REG_5__21 = BUF(U326_20)
RLAST_REG_4__21 = BUF(U325_20)
RLAST_REG_3__21 = BUF(U324_20)
RLAST_REG_2__21 = BUF(U323_20)
RLAST_REG_1__21 = BUF(U322_20)
RLAST_REG_0__21 = BUF(U321_20)
REG1_REG_7__21 = BUF(U320_20)
REG1_REG_6__21 = BUF(U319_20)
REG1_REG_5__21 = BUF(U318_20)
REG1_REG_4__21 = BUF(U317_20)
REG1_REG_3__21 = BUF(U316_20)
REG1_REG_2__21 = BUF(U315_20)
REG1_REG_1__21 = BUF(U314_20)
REG1_REG_0__21 = BUF(U313_20)
REG2_REG_7__21 = BUF(U312_20)
REG2_REG_6__21 = BUF(U311_20)
REG2_REG_5__21 = BUF(U310_20)
REG2_REG_4__21 = BUF(U309_20)
REG2_REG_3__21 = BUF(U308_20)
REG2_REG_2__21 = BUF(U307_20)
REG2_REG_1__21 = BUF(U306_20)
REG2_REG_0__21 = BUF(U305_20)
REG3_REG_7__21 = BUF(U304_20)
REG3_REG_6__21 = BUF(U303_20)
REG3_REG_5__21 = BUF(U302_20)
REG3_REG_4__21 = BUF(U301_20)
REG3_REG_3__21 = BUF(U300_20)
REG3_REG_2__21 = BUF(U299_20)
REG3_REG_1__21 = BUF(U298_20)
REG3_REG_0__21 = BUF(U297_20)
REG4_REG_7__21 = BUF(U296_20)
REG4_REG_6__21 = BUF(U295_20)
REG4_REG_5__21 = BUF(U294_20)
REG4_REG_4__21 = BUF(U293_20)
REG4_REG_3__21 = BUF(U292_20)
REG4_REG_2__21 = BUF(U291_20)
REG4_REG_1__21 = BUF(U290_20)
REG4_REG_0__21 = BUF(U289_20)
DATA_OUT_REG_7__21 = BUF(U288_20)
DATA_OUT_REG_6__21 = BUF(U287_20)
DATA_OUT_REG_5__21 = BUF(U286_20)
DATA_OUT_REG_4__21 = BUF(U285_20)
DATA_OUT_REG_3__21 = BUF(U284_20)
DATA_OUT_REG_2__21 = BUF(U283_20)
DATA_OUT_REG_1__21 = BUF(U282_20)
DATA_OUT_REG_0__21 = BUF(U281_20)
STATO_REG_1__21 = BUF(U280_20)
STATO_REG_0__21 = BUF(U375_20)





SUB_70_U35_20= NAND(R179_U20_20, SUB_70_U20_20)
SUB_70_U34_20= NAND(R179_U5_20, SUB_70_U21_20)
U272_20= AND(U279_20, U351_20)
U273_20= AND(ENABLE_20, U272_20, U349_20, U352_20)
U274_20= AND(U279_20, RESTART_20, U373_20)
U275_20= AND(AVERAGE_20, ENABLE_20, U272_20)
U276_20= AND(U550_20, U549_20, U279_20)
U277_20= AND(U272_20, U350_20)
U278_20= AND(STATO_REG_1__20, U420_20)
U279_20= AND(STATO_REG_1__20, U280_20)
U280_20= NAND(U348_20, U377_20)
U281_20= NAND(U546_20, U545_20, U547_20, U372_20, U543_20)
U282_20= NAND(U540_20, U539_20, U541_20, U371_20, U537_20)
U283_20= NAND(U534_20, U533_20, U535_20, U370_20, U531_20)
U284_20= NAND(U528_20, U527_20, U529_20, U369_20)
U285_20= NAND(U522_20, U521_20, U368_20)
U286_20= NAND(U516_20, U515_20, U367_20)
U287_20= NAND(U508_20, U507_20, U509_20, U511_20, U510_20)
U288_20= NAND(U503_20, U502_20, U504_20, U506_20, U505_20)
U289_20= NAND(U501_20, U500_20)
U290_20= NAND(U499_20, U498_20)
U291_20= NAND(U497_20, U496_20)
U292_20= NAND(U495_20, U494_20)
U293_20= NAND(U493_20, U492_20)
U294_20= NAND(U491_20, U490_20)
U295_20= NAND(U489_20, U488_20)
U296_20= NAND(U487_20, U486_20)
U297_20= NAND(U485_20, U484_20)
U298_20= NAND(U483_20, U482_20)
U299_20= NAND(U481_20, U480_20)
U300_20= NAND(U479_20, U478_20)
U301_20= NAND(U477_20, U476_20)
U302_20= NAND(U475_20, U474_20)
U303_20= NAND(U473_20, U472_20)
U304_20= NAND(U471_20, U470_20)
U305_20= NAND(U469_20, U468_20)
U306_20= NAND(U467_20, U466_20)
U307_20= NAND(U465_20, U464_20)
U308_20= NAND(U463_20, U462_20)
U309_20= NAND(U461_20, U460_20)
U310_20= NAND(U459_20, U458_20)
U311_20= NAND(U457_20, U456_20)
U312_20= NAND(U455_20, U454_20)
U313_20= NAND(U453_20, U452_20)
U314_20= NAND(U451_20, U450_20)
U315_20= NAND(U449_20, U448_20)
U316_20= NAND(U447_20, U446_20)
U317_20= NAND(U445_20, U444_20)
U318_20= NAND(U443_20, U442_20)
U319_20= NAND(U441_20, U440_20)
U320_20= NAND(U439_20, U438_20)
U321_20= NAND(U437_20, U436_20)
U322_20= NAND(U435_20, U434_20)
U323_20= NAND(U433_20, U432_20)
U324_20= NAND(U431_20, U430_20)
U325_20= NAND(U429_20, U428_20)
U326_20= NAND(U427_20, U426_20)
U327_20= NAND(U425_20, U424_20)
U328_20= NAND(U423_20, U422_20)
U329_20= NAND(U419_20, U418_20)
U330_20= NAND(U417_20, U416_20)
U331_20= NAND(U415_20, U414_20)
U332_20= NAND(U413_20, U412_20)
U333_20= NAND(U411_20, U410_20)
U334_20= NAND(U409_20, U408_20)
U335_20= NAND(U407_20, U406_20)
U336_20= NAND(U405_20, U404_20)
U337_20= NAND(U398_20, U397_20)
U338_20= NAND(U396_20, U395_20)
U339_20= NAND(U394_20, U393_20)
U340_20= NAND(U392_20, U391_20)
U341_20= NAND(U390_20, U389_20)
U342_20= NAND(U388_20, U387_20)
U343_20= NAND(U386_20, U385_20)
U344_20= NAND(U384_20, U383_20)
U345_20= NOT(STATO_REG_0__20)
U346_20= NOT(STATO_REG_1__20)
U347_20= NOT(GT_88_U6_20)
U348_20= NAND(STATO_REG_1__20, U345_20)
U349_20= NOT(AVERAGE_20)
U350_20= NOT(ENABLE_20)
U351_20= NOT(RESTART_20)
U352_20= NOT(GTE_79_U6_20)
U353_20= NAND(U552_20, U551_20)
U354_20= NAND(U554_20, U553_20)
U355_20= NAND(U556_20, U555_20)
U356_20= NAND(U558_20, U557_20)
U357_20= NAND(U560_20, U559_20)
U358_20= NAND(U562_20, U561_20)
U359_20= NAND(U564_20, U563_20)
U360_20= NAND(U566_20, U565_20)
U361_20= NAND(U568_20, U567_20)
U362_20= NAND(U570_20, U569_20)
U363_20= NAND(U572_20, U571_20)
U364_20= NAND(U574_20, U573_20)
U365_20= NAND(U576_20, U575_20)
U366_20= NAND(U578_20, U577_20)
U367_20= AND(U514_20, U512_20, U513_20, U517_20)
U368_20= AND(U520_20, U518_20, U519_20, U523_20)
U369_20= AND(U526_20, U524_20, U525_20)
U370_20= AND(U532_20, U530_20)
U371_20= AND(U538_20, U536_20)
U372_20= AND(U544_20, U542_20)
U373_20= NOT(GTE_67_U6_20)
U374_20= OR(STATO_REG_1__20, STATO_REG_0__20)
U375_20= NOT(U374_20)
U376_20= NOT(U348_20)
U377_20= NAND(STATO_REG_0__20, U346_20)
U378_20= NOT(U280_20)
U379_20= NAND(GT_88_U6_20, STATO_REG_1__20)
U380_20= NAND(U345_20, U379_20)
U381_20= OR(STATO_REG_0__20, GT_88_U6_20)
U382_20= NAND(U374_20, U381_20)
U383_20= NAND(RMAX_REG_7__20, U382_20)
U384_20= NAND(DATA_IN_7__20, U380_20)
U385_20= NAND(RMAX_REG_6__20, U382_20)
U386_20= NAND(DATA_IN_6__20, U380_20)
U387_20= NAND(RMAX_REG_5__20, U382_20)
U388_20= NAND(DATA_IN_5__20, U380_20)
U389_20= NAND(RMAX_REG_4__20, U382_20)
U390_20= NAND(DATA_IN_4__20, U380_20)
U391_20= NAND(RMAX_REG_3__20, U382_20)
U392_20= NAND(DATA_IN_3__20, U380_20)
U393_20= NAND(RMAX_REG_2__20, U382_20)
U394_20= NAND(DATA_IN_2__20, U380_20)
U395_20= NAND(RMAX_REG_1__20, U382_20)
U396_20= NAND(DATA_IN_1__20, U380_20)
U397_20= NAND(RMAX_REG_0__20, U382_20)
U398_20= NAND(DATA_IN_0__20, U380_20)
U399_20= NAND(LT_90_U6_20, U347_20)
U400_20= NAND(U399_20, U345_20)
U401_20= NAND(U374_20, U400_20)
U402_20= NAND(STATO_REG_1__20, U347_20, LT_90_U6_20)
U403_20= NAND(U345_20, U402_20)
U404_20= NAND(DATA_IN_7__20, U403_20)
U405_20= NAND(RMIN_REG_7__20, U401_20)
U406_20= NAND(DATA_IN_6__20, U403_20)
U407_20= NAND(RMIN_REG_6__20, U401_20)
U408_20= NAND(DATA_IN_5__20, U403_20)
U409_20= NAND(RMIN_REG_5__20, U401_20)
U410_20= NAND(DATA_IN_4__20, U403_20)
U411_20= NAND(RMIN_REG_4__20, U401_20)
U412_20= NAND(DATA_IN_3__20, U403_20)
U413_20= NAND(RMIN_REG_3__20, U401_20)
U414_20= NAND(DATA_IN_2__20, U403_20)
U415_20= NAND(RMIN_REG_2__20, U401_20)
U416_20= NAND(DATA_IN_1__20, U403_20)
U417_20= NAND(RMIN_REG_1__20, U401_20)
U418_20= NAND(DATA_IN_0__20, U403_20)
U419_20= NAND(RMIN_REG_0__20, U401_20)
U420_20= OR(STATO_REG_0__20, ENABLE_20)
U421_20= NAND(U374_20, U420_20)
U422_20= NAND(U278_20, DATA_IN_7__20)
U423_20= NAND(RLAST_REG_7__20, U421_20)
U424_20= NAND(U278_20, DATA_IN_6__20)
U425_20= NAND(RLAST_REG_6__20, U421_20)
U426_20= NAND(U278_20, DATA_IN_5__20)
U427_20= NAND(RLAST_REG_5__20, U421_20)
U428_20= NAND(U278_20, DATA_IN_4__20)
U429_20= NAND(RLAST_REG_4__20, U421_20)
U430_20= NAND(U278_20, DATA_IN_3__20)
U431_20= NAND(RLAST_REG_3__20, U421_20)
U432_20= NAND(U278_20, DATA_IN_2__20)
U433_20= NAND(RLAST_REG_2__20, U421_20)
U434_20= NAND(U278_20, DATA_IN_1__20)
U435_20= NAND(RLAST_REG_1__20, U421_20)
U436_20= NAND(U278_20, DATA_IN_0__20)
U437_20= NAND(RLAST_REG_0__20, U421_20)
U438_20= NAND(U376_20, DATA_IN_7__20)
U439_20= NAND(REG1_REG_7__20, U378_20)
U440_20= NAND(U376_20, DATA_IN_6__20)
U441_20= NAND(REG1_REG_6__20, U378_20)
U442_20= NAND(U376_20, DATA_IN_5__20)
U443_20= NAND(REG1_REG_5__20, U378_20)
U444_20= NAND(U376_20, DATA_IN_4__20)
U445_20= NAND(REG1_REG_4__20, U378_20)
U446_20= NAND(U376_20, DATA_IN_3__20)
U447_20= NAND(REG1_REG_3__20, U378_20)
U448_20= NAND(U376_20, DATA_IN_2__20)
U449_20= NAND(REG1_REG_2__20, U378_20)
U450_20= NAND(U376_20, DATA_IN_1__20)
U451_20= NAND(REG1_REG_1__20, U378_20)
U452_20= NAND(U376_20, DATA_IN_0__20)
U453_20= NAND(REG1_REG_0__20, U378_20)
U454_20= NAND(REG1_REG_7__20, U376_20)
U455_20= NAND(REG2_REG_7__20, U378_20)
U456_20= NAND(REG1_REG_6__20, U376_20)
U457_20= NAND(REG2_REG_6__20, U378_20)
U458_20= NAND(REG1_REG_5__20, U376_20)
U459_20= NAND(REG2_REG_5__20, U378_20)
U460_20= NAND(REG1_REG_4__20, U376_20)
U461_20= NAND(REG2_REG_4__20, U378_20)
U462_20= NAND(REG1_REG_3__20, U376_20)
U463_20= NAND(REG2_REG_3__20, U378_20)
U464_20= NAND(REG1_REG_2__20, U376_20)
U465_20= NAND(REG2_REG_2__20, U378_20)
U466_20= NAND(REG1_REG_1__20, U376_20)
U467_20= NAND(REG2_REG_1__20, U378_20)
U468_20= NAND(REG1_REG_0__20, U376_20)
U469_20= NAND(REG2_REG_0__20, U378_20)
U470_20= NAND(REG2_REG_7__20, U376_20)
U471_20= NAND(REG3_REG_7__20, U378_20)
U472_20= NAND(REG2_REG_6__20, U376_20)
U473_20= NAND(REG3_REG_6__20, U378_20)
U474_20= NAND(REG2_REG_5__20, U376_20)
U475_20= NAND(REG3_REG_5__20, U378_20)
U476_20= NAND(REG2_REG_4__20, U376_20)
U477_20= NAND(REG3_REG_4__20, U378_20)
U478_20= NAND(REG2_REG_3__20, U376_20)
U479_20= NAND(REG3_REG_3__20, U378_20)
U480_20= NAND(REG2_REG_2__20, U376_20)
U481_20= NAND(REG3_REG_2__20, U378_20)
U482_20= NAND(REG2_REG_1__20, U376_20)
U483_20= NAND(REG3_REG_1__20, U378_20)
U484_20= NAND(REG2_REG_0__20, U376_20)
U485_20= NAND(REG3_REG_0__20, U378_20)
U486_20= NAND(REG3_REG_7__20, U376_20)
U487_20= NAND(REG4_REG_7__20, U378_20)
U488_20= NAND(REG3_REG_6__20, U376_20)
U489_20= NAND(REG4_REG_6__20, U378_20)
U490_20= NAND(REG3_REG_5__20, U376_20)
U491_20= NAND(REG4_REG_5__20, U378_20)
U492_20= NAND(REG3_REG_4__20, U376_20)
U493_20= NAND(REG4_REG_4__20, U378_20)
U494_20= NAND(REG3_REG_3__20, U376_20)
U495_20= NAND(REG4_REG_3__20, U378_20)
U496_20= NAND(REG3_REG_2__20, U376_20)
U497_20= NAND(REG4_REG_2__20, U378_20)
U498_20= NAND(REG3_REG_1__20, U376_20)
U499_20= NAND(REG4_REG_1__20, U378_20)
U500_20= NAND(REG3_REG_0__20, U376_20)
U501_20= NAND(REG4_REG_0__20, U378_20)
U502_20= NAND(U277_20, RLAST_REG_7__20)
U503_20= NAND(U275_20, REG4_REG_7__20)
U504_20= NAND(SUB_70_166_U22_20, U274_20)
U505_20= NAND(SUB_82_165_U22_20, U273_20)
U506_20= NAND(DATA_OUT_REG_7__20, U378_20)
U507_20= NAND(U277_20, RLAST_REG_6__20)
U508_20= NAND(U275_20, REG4_REG_6__20)
U509_20= NAND(SUB_70_166_U9_20, U274_20)
U510_20= NAND(SUB_82_165_U9_20, U273_20)
U511_20= NAND(DATA_OUT_REG_6__20, U378_20)
U512_20= NAND(U277_20, RLAST_REG_5__20)
U513_20= NAND(R179_U4_20, U276_20)
U514_20= NAND(U275_20, REG4_REG_5__20)
U515_20= NAND(SUB_70_166_U8_20, U274_20)
U516_20= NAND(SUB_82_165_U8_20, U273_20)
U517_20= NAND(DATA_OUT_REG_5__20, U378_20)
U518_20= NAND(U277_20, RLAST_REG_4__20)
U519_20= NAND(R179_U21_20, U276_20)
U520_20= NAND(U275_20, REG4_REG_4__20)
U521_20= NAND(SUB_70_166_U7_20, U274_20)
U522_20= NAND(SUB_82_165_U7_20, U273_20)
U523_20= NAND(DATA_OUT_REG_4__20, U378_20)
U524_20= NAND(U277_20, RLAST_REG_3__20)
U525_20= NAND(R179_U22_20, U276_20)
U526_20= NAND(U275_20, REG4_REG_3__20)
U527_20= NAND(SUB_70_166_U18_20, U274_20)
U528_20= NAND(SUB_82_165_U18_20, U273_20)
U529_20= NAND(DATA_OUT_REG_3__20, U378_20)
U530_20= NAND(U277_20, RLAST_REG_2__20)
U531_20= NAND(R179_U23_20, U276_20)
U532_20= NAND(U275_20, REG4_REG_2__20)
U533_20= NAND(SUB_70_166_U6_20, U274_20)
U534_20= NAND(SUB_82_165_U6_20, U273_20)
U535_20= NAND(DATA_OUT_REG_2__20, U378_20)
U536_20= NAND(U277_20, RLAST_REG_1__20)
U537_20= NAND(R179_U24_20, U276_20)
U538_20= NAND(U275_20, REG4_REG_1__20)
U539_20= NAND(SUB_70_166_U16_20, U274_20)
U540_20= NAND(SUB_82_165_U16_20, U273_20)
U541_20= NAND(DATA_OUT_REG_1__20, U378_20)
U542_20= NAND(U277_20, RLAST_REG_0__20)
U543_20= NAND(R179_U5_20, U276_20)
U544_20= NAND(U275_20, REG4_REG_0__20)
U545_20= NAND(SUB_70_U15_20, U274_20)
U546_20= NAND(SUB_82_U15_20, U273_20)
U547_20= NAND(DATA_OUT_REG_0__20, U378_20)
U548_20= NAND(ENABLE_20, U349_20, GTE_79_U6_20)
U549_20= NAND(RESTART_20, U373_20)
U550_20= NAND(U548_20, U351_20)
U551_20= NAND(DATA_IN_6__20, U351_20)
U552_20= NAND(RESTART_20, RMAX_REG_6__20)
U553_20= NAND(DATA_IN_5__20, U351_20)
U554_20= NAND(RESTART_20, RMAX_REG_5__20)
U555_20= NAND(DATA_IN_4__20, U351_20)
U556_20= NAND(RESTART_20, RMAX_REG_4__20)
U557_20= NAND(DATA_IN_3__20, U351_20)
U558_20= NAND(RESTART_20, RMAX_REG_3__20)
U559_20= NAND(DATA_IN_2__20, U351_20)
U560_20= NAND(RESTART_20, RMAX_REG_2__20)
U561_20= NAND(DATA_IN_1__20, U351_20)
U562_20= NAND(RESTART_20, RMAX_REG_1__20)
U563_20= NAND(DATA_IN_0__20, U351_20)
U564_20= NAND(RESTART_20, RMAX_REG_0__20)
U565_20= NAND(REG4_REG_6__20, U351_20)
U566_20= NAND(RESTART_20, RMIN_REG_6__20)
U567_20= NAND(REG4_REG_5__20, U351_20)
U568_20= NAND(RESTART_20, RMIN_REG_5__20)
U569_20= NAND(REG4_REG_4__20, U351_20)
U570_20= NAND(RESTART_20, RMIN_REG_4__20)
U571_20= NAND(REG4_REG_3__20, U351_20)
U572_20= NAND(RESTART_20, RMIN_REG_3__20)
U573_20= NAND(REG4_REG_2__20, U351_20)
U574_20= NAND(RESTART_20, RMIN_REG_2__20)
U575_20= NAND(REG4_REG_1__20, U351_20)
U576_20= NAND(RESTART_20, RMIN_REG_1__20)
U577_20= NAND(REG4_REG_0__20, U351_20)
U578_20= NAND(RESTART_20, RMIN_REG_0__20)
SUB_70_U33_20= NAND(SUB_70_U22_20, SUB_70_U18_20)
SUB_70_U32_20= NAND(R179_U23_20, SUB_70_U10_20)
SUB_70_U31_20= NAND(SUB_70_U24_20, SUB_70_U16_20)
SUB_70_U30_20= NAND(R179_U4_20, SUB_70_U12_20)
SUB_70_U29_20= NAND(R179_U24_20, SUB_70_U28_20)
SUB_70_U28_20= OR(R179_U5_20, R179_U20_20)
SUB_70_U27_20= NAND(R179_U22_20, SUB_70_U26_20)
SUB_70_U26_20= NAND(SUB_70_U22_20, SUB_70_U18_20)
SUB_70_U25_20= NAND(R179_U21_20, SUB_70_U11_20)
SUB_70_U24_20= NOT(SUB_70_U12_20)
SUB_70_U23_20= NOT(SUB_70_U11_20)
GTE_67_U6_20= NOT(ADD_65_U5_20)
SUB_82_U6_20= AND(SUB_82_U29_20, SUB_82_U10_20)
SUB_82_U7_20= AND(SUB_82_U27_20, SUB_82_U11_20)
SUB_82_U8_20= AND(SUB_82_U25_20, SUB_82_U12_20)
SUB_82_U9_20= NAND(SUB_82_U24_20, SUB_82_U16_20)
SUB_82_U10_20= OR(R179_U5_20, R179_U20_20, R179_U24_20)
SUB_82_U11_20= NAND(SUB_82_U22_20, SUB_82_U18_20, SUB_82_U14_20)
SUB_82_U12_20= NAND(SUB_82_U23_20, SUB_82_U13_20)
SUB_82_U13_20= NOT(R179_U21_20)
SUB_82_U14_20= NOT(R179_U22_20)
SUB_82_U15_20= NAND(SUB_82_U35_20, SUB_82_U34_20)
SUB_82_U16_20= NOT(R179_U4_20)
SUB_82_U17_20= AND(SUB_82_U31_20, SUB_82_U30_20)
SUB_82_U18_20= NOT(R179_U23_20)
SUB_82_U19_20= AND(SUB_82_U33_20, SUB_82_U32_20)
SUB_82_U20_20= NOT(R179_U5_20)
SUB_82_U21_20= NOT(R179_U20_20)
SUB_82_U22_20= NOT(SUB_82_U10_20)
SUB_82_U23_20= NOT(SUB_82_U11_20)
SUB_82_U24_20= NOT(SUB_82_U12_20)
SUB_82_U25_20= NAND(R179_U21_20, SUB_82_U11_20)
SUB_82_U26_20= NAND(SUB_82_U22_20, SUB_82_U18_20)
SUB_82_U27_20= NAND(R179_U22_20, SUB_82_U26_20)
SUB_82_U28_20= OR(R179_U5_20, R179_U20_20)
SUB_82_U29_20= NAND(R179_U24_20, SUB_82_U28_20)
SUB_82_U30_20= NAND(R179_U4_20, SUB_82_U12_20)
SUB_82_U31_20= NAND(SUB_82_U24_20, SUB_82_U16_20)
SUB_82_U32_20= NAND(R179_U23_20, SUB_82_U10_20)
SUB_82_U33_20= NAND(SUB_82_U22_20, SUB_82_U18_20)
SUB_82_U34_20= NAND(R179_U5_20, SUB_82_U21_20)
SUB_82_U35_20= NAND(R179_U20_20, SUB_82_U20_20)
ADD_65_U4_20= AND(RMAX_REG_6__20, ADD_65_U7_20)
ADD_65_U5_20= NAND(ADD_65_U31_20, ADD_65_U30_20)
ADD_65_U6_20= NOT(RMAX_REG_6__20)
ADD_65_U7_20= NAND(ADD_65_U24_20, ADD_65_U23_20)
ADD_65_U8_20= OR(RMIN_REG_5__20, RMAX_REG_5__20)
ADD_65_U9_20= NAND(RMAX_REG_1__20, RMIN_REG_1__20)
ADD_65_U10_20= NAND(RMAX_REG_0__20, RMIN_REG_0__20)
ADD_65_U11_20= NAND(ADD_65_U10_20, ADD_65_U9_20)
ADD_65_U12_20= OR(RMAX_REG_1__20, RMIN_REG_1__20)
ADD_65_U13_20= OR(RMAX_REG_2__20, RMIN_REG_2__20)
ADD_65_U14_20= NAND(ADD_65_U12_20, ADD_65_U13_20, ADD_65_U11_20)
ADD_65_U15_20= NAND(RMAX_REG_3__20, RMIN_REG_3__20)
ADD_65_U16_20= NAND(RMAX_REG_2__20, RMIN_REG_2__20)
ADD_65_U17_20= NAND(ADD_65_U15_20, ADD_65_U16_20, ADD_65_U14_20)
ADD_65_U18_20= OR(RMAX_REG_3__20, RMIN_REG_3__20)
ADD_65_U19_20= OR(RMAX_REG_4__20, RMIN_REG_4__20)
ADD_65_U20_20= NAND(ADD_65_U18_20, ADD_65_U19_20, ADD_65_U17_20)
ADD_65_U21_20= NAND(RMAX_REG_4__20, RMIN_REG_4__20)
ADD_65_U22_20= NAND(ADD_65_U20_20, ADD_65_U21_20)
ADD_65_U23_20= NAND(ADD_65_U22_20, ADD_65_U8_20)
ADD_65_U24_20= NAND(RMAX_REG_5__20, RMIN_REG_5__20)
ADD_65_U25_20= NOT(ADD_65_U7_20)
ADD_65_U26_20= OR(RMIN_REG_6__20, ADD_65_U4_20)
ADD_65_U27_20= NAND(ADD_65_U25_20, ADD_65_U6_20)
ADD_65_U28_20= NAND(ADD_65_U27_20, ADD_65_U26_20)
ADD_65_U29_20= OR(RMIN_REG_7__20, RMAX_REG_7__20)
ADD_65_U30_20= NAND(RMIN_REG_7__20, RMAX_REG_7__20)
ADD_65_U31_20= NAND(ADD_65_U29_20, ADD_65_U28_20)
ADD_77_U4_20= AND(DATA_IN_6__20, ADD_77_U7_20)
ADD_77_U5_20= NAND(ADD_77_U31_20, ADD_77_U30_20)
ADD_77_U6_20= NOT(DATA_IN_6__20)
ADD_77_U7_20= NAND(ADD_77_U24_20, ADD_77_U23_20)
ADD_77_U8_20= OR(REG4_REG_5__20, DATA_IN_5__20)
ADD_77_U9_20= NAND(DATA_IN_1__20, REG4_REG_1__20)
ADD_77_U10_20= NAND(DATA_IN_0__20, REG4_REG_0__20)
ADD_77_U11_20= NAND(ADD_77_U10_20, ADD_77_U9_20)
ADD_77_U12_20= OR(DATA_IN_1__20, REG4_REG_1__20)
ADD_77_U13_20= OR(DATA_IN_2__20, REG4_REG_2__20)
ADD_77_U14_20= NAND(ADD_77_U12_20, ADD_77_U13_20, ADD_77_U11_20)
ADD_77_U15_20= NAND(DATA_IN_3__20, REG4_REG_3__20)
ADD_77_U16_20= NAND(DATA_IN_2__20, REG4_REG_2__20)
ADD_77_U17_20= NAND(ADD_77_U15_20, ADD_77_U16_20, ADD_77_U14_20)
ADD_77_U18_20= OR(DATA_IN_3__20, REG4_REG_3__20)
ADD_77_U19_20= OR(DATA_IN_4__20, REG4_REG_4__20)
ADD_77_U20_20= NAND(ADD_77_U18_20, ADD_77_U19_20, ADD_77_U17_20)
ADD_77_U21_20= NAND(DATA_IN_4__20, REG4_REG_4__20)
ADD_77_U22_20= NAND(ADD_77_U20_20, ADD_77_U21_20)
ADD_77_U23_20= NAND(ADD_77_U22_20, ADD_77_U8_20)
ADD_77_U24_20= NAND(DATA_IN_5__20, REG4_REG_5__20)
ADD_77_U25_20= NOT(ADD_77_U7_20)
ADD_77_U26_20= OR(REG4_REG_6__20, ADD_77_U4_20)
ADD_77_U27_20= NAND(ADD_77_U25_20, ADD_77_U6_20)
ADD_77_U28_20= NAND(ADD_77_U27_20, ADD_77_U26_20)
ADD_77_U29_20= OR(REG4_REG_7__20, DATA_IN_7__20)
ADD_77_U30_20= NAND(REG4_REG_7__20, DATA_IN_7__20)
ADD_77_U31_20= NAND(ADD_77_U29_20, ADD_77_U28_20)
SUB_70_166_U6_20= AND(SUB_70_166_U31_20, SUB_70_166_U10_20)
SUB_70_166_U7_20= AND(SUB_70_166_U29_20, SUB_70_166_U11_20)
SUB_70_166_U8_20= AND(SUB_70_166_U27_20, SUB_70_166_U12_20)
SUB_70_166_U9_20= NAND(SUB_70_166_U21_20, SUB_70_166_U26_20)
SUB_70_166_U10_20= OR(SUB_70_U6_20, SUB_70_U15_20, SUB_70_U19_20)
SUB_70_166_U11_20= NAND(SUB_70_166_U23_20, SUB_70_166_U17_20, SUB_70_166_U15_20)
SUB_70_166_U12_20= NAND(SUB_70_166_U24_20, SUB_70_166_U14_20)
SUB_70_166_U13_20= NOT(SUB_70_U9_20)
SUB_70_166_U14_20= NOT(SUB_70_U17_20)
SUB_70_166_U15_20= NOT(SUB_70_U8_20)
SUB_70_166_U16_20= NAND(SUB_70_166_U35_20, SUB_70_166_U34_20)
SUB_70_166_U17_20= NOT(SUB_70_U7_20)
SUB_70_166_U18_20= AND(SUB_70_166_U33_20, SUB_70_166_U32_20)
SUB_70_166_U19_20= NOT(SUB_70_U6_20)
SUB_70_166_U20_20= NOT(SUB_70_U15_20)
SUB_70_166_U21_20= NAND(SUB_70_166_U12_20, SUB_70_166_U13_20)
SUB_70_166_U22_20= NOT(SUB_70_166_U21_20)
SUB_70_166_U23_20= NOT(SUB_70_166_U10_20)
SUB_70_166_U24_20= NOT(SUB_70_166_U11_20)
SUB_70_166_U25_20= NOT(SUB_70_166_U12_20)
SUB_70_166_U26_20= NAND(SUB_70_U9_20, SUB_70_166_U25_20)
SUB_70_166_U27_20= NAND(SUB_70_U17_20, SUB_70_166_U11_20)
SUB_70_166_U28_20= NAND(SUB_70_166_U23_20, SUB_70_166_U17_20)
SUB_70_166_U29_20= NAND(SUB_70_U8_20, SUB_70_166_U28_20)
SUB_70_166_U30_20= OR(SUB_70_U6_20, SUB_70_U15_20)
SUB_70_166_U31_20= NAND(SUB_70_U19_20, SUB_70_166_U30_20)
SUB_70_166_U32_20= NAND(SUB_70_U7_20, SUB_70_166_U10_20)
SUB_70_166_U33_20= NAND(SUB_70_166_U23_20, SUB_70_166_U17_20)
SUB_70_166_U34_20= NAND(SUB_70_U6_20, SUB_70_166_U20_20)
SUB_70_166_U35_20= NAND(SUB_70_U15_20, SUB_70_166_U19_20)
LT_90_U6_20= NAND(LT_90_U41_20, LT_90_U42_20)
LT_90_U7_20= NOT(DATA_IN_7__20)
LT_90_U8_20= NOT(DATA_IN_1__20)
LT_90_U9_20= NOT(RMIN_REG_1__20)
LT_90_U10_20= NOT(RMIN_REG_2__20)
LT_90_U11_20= NOT(DATA_IN_2__20)
LT_90_U12_20= NOT(DATA_IN_3__20)
LT_90_U13_20= NOT(RMIN_REG_3__20)
LT_90_U14_20= NOT(RMIN_REG_4__20)
LT_90_U15_20= NOT(DATA_IN_4__20)
LT_90_U16_20= NOT(DATA_IN_5__20)
LT_90_U17_20= NOT(RMIN_REG_5__20)
LT_90_U18_20= NOT(RMIN_REG_6__20)
LT_90_U19_20= NOT(DATA_IN_6__20)
LT_90_U20_20= NOT(RMIN_REG_7__20)
LT_90_U21_20= NOT(DATA_IN_0__20)
LT_90_U22_20= NAND(DATA_IN_1__20, LT_90_U9_20)
LT_90_U23_20= NAND(RMIN_REG_0__20, LT_90_U21_20, LT_90_U22_20)
LT_90_U24_20= NAND(RMIN_REG_1__20, LT_90_U8_20)
LT_90_U25_20= NAND(RMIN_REG_2__20, LT_90_U11_20)
LT_90_U26_20= NAND(LT_90_U24_20, LT_90_U25_20, LT_90_U23_20)
LT_90_U27_20= NAND(DATA_IN_2__20, LT_90_U10_20)
LT_90_U28_20= NAND(DATA_IN_3__20, LT_90_U13_20)
LT_90_U29_20= NAND(LT_90_U27_20, LT_90_U28_20, LT_90_U26_20)
LT_90_U30_20= NAND(RMIN_REG_3__20, LT_90_U12_20)
LT_90_U31_20= NAND(RMIN_REG_4__20, LT_90_U15_20)
LT_90_U32_20= NAND(LT_90_U30_20, LT_90_U31_20, LT_90_U29_20)
LT_90_U33_20= NAND(DATA_IN_4__20, LT_90_U14_20)
LT_90_U34_20= NAND(DATA_IN_5__20, LT_90_U17_20)
LT_90_U35_20= NAND(LT_90_U33_20, LT_90_U34_20, LT_90_U32_20)
LT_90_U36_20= NAND(RMIN_REG_5__20, LT_90_U16_20)
LT_90_U37_20= NAND(RMIN_REG_6__20, LT_90_U19_20)
LT_90_U38_20= NAND(LT_90_U36_20, LT_90_U37_20, LT_90_U35_20)
LT_90_U39_20= NAND(DATA_IN_6__20, LT_90_U18_20)
LT_90_U40_20= NAND(RMIN_REG_7__20, LT_90_U7_20)
LT_90_U41_20= NAND(LT_90_U39_20, LT_90_U40_20, LT_90_U38_20)
LT_90_U42_20= NAND(DATA_IN_7__20, LT_90_U20_20)
GT_88_U6_20= NAND(GT_88_U41_20, GT_88_U42_20)
GT_88_U7_20= NOT(RMAX_REG_7__20)
GT_88_U8_20= NOT(RMAX_REG_1__20)
GT_88_U9_20= NOT(DATA_IN_1__20)
GT_88_U10_20= NOT(DATA_IN_2__20)
GT_88_U11_20= NOT(RMAX_REG_2__20)
GT_88_U12_20= NOT(RMAX_REG_3__20)
GT_88_U13_20= NOT(DATA_IN_3__20)
GT_88_U14_20= NOT(DATA_IN_4__20)
GT_88_U15_20= NOT(RMAX_REG_4__20)
GT_88_U16_20= NOT(RMAX_REG_5__20)
GT_88_U17_20= NOT(DATA_IN_5__20)
GT_88_U18_20= NOT(DATA_IN_6__20)
GT_88_U19_20= NOT(RMAX_REG_6__20)
GT_88_U20_20= NOT(DATA_IN_7__20)
GT_88_U21_20= NOT(RMAX_REG_0__20)
GT_88_U22_20= NAND(RMAX_REG_1__20, GT_88_U9_20)
GT_88_U23_20= NAND(DATA_IN_0__20, GT_88_U21_20, GT_88_U22_20)
GT_88_U24_20= NAND(DATA_IN_1__20, GT_88_U8_20)
GT_88_U25_20= NAND(DATA_IN_2__20, GT_88_U11_20)
GT_88_U26_20= NAND(GT_88_U24_20, GT_88_U25_20, GT_88_U23_20)
GT_88_U27_20= NAND(RMAX_REG_2__20, GT_88_U10_20)
GT_88_U28_20= NAND(RMAX_REG_3__20, GT_88_U13_20)
GT_88_U29_20= NAND(GT_88_U27_20, GT_88_U28_20, GT_88_U26_20)
GT_88_U30_20= NAND(DATA_IN_3__20, GT_88_U12_20)
GT_88_U31_20= NAND(DATA_IN_4__20, GT_88_U15_20)
GT_88_U32_20= NAND(GT_88_U30_20, GT_88_U31_20, GT_88_U29_20)
GT_88_U33_20= NAND(RMAX_REG_4__20, GT_88_U14_20)
GT_88_U34_20= NAND(RMAX_REG_5__20, GT_88_U17_20)
GT_88_U35_20= NAND(GT_88_U33_20, GT_88_U34_20, GT_88_U32_20)
GT_88_U36_20= NAND(DATA_IN_5__20, GT_88_U16_20)
GT_88_U37_20= NAND(DATA_IN_6__20, GT_88_U19_20)
GT_88_U38_20= NAND(GT_88_U36_20, GT_88_U37_20, GT_88_U35_20)
GT_88_U39_20= NAND(RMAX_REG_6__20, GT_88_U18_20)
GT_88_U40_20= NAND(DATA_IN_7__20, GT_88_U7_20)
GT_88_U41_20= NAND(GT_88_U39_20, GT_88_U40_20, GT_88_U38_20)
GT_88_U42_20= NAND(RMAX_REG_7__20, GT_88_U20_20)
SUB_82_165_U6_20= AND(SUB_82_165_U31_20, SUB_82_165_U10_20)
SUB_82_165_U7_20= AND(SUB_82_165_U29_20, SUB_82_165_U11_20)
SUB_82_165_U8_20= AND(SUB_82_165_U27_20, SUB_82_165_U12_20)
SUB_82_165_U9_20= NAND(SUB_82_165_U21_20, SUB_82_165_U26_20)
SUB_82_165_U10_20= OR(SUB_82_U6_20, SUB_82_U15_20, SUB_82_U19_20)
SUB_82_165_U11_20= NAND(SUB_82_165_U23_20, SUB_82_165_U17_20, SUB_82_165_U15_20)
SUB_82_165_U12_20= NAND(SUB_82_165_U24_20, SUB_82_165_U14_20)
SUB_82_165_U13_20= NOT(SUB_82_U9_20)
SUB_82_165_U14_20= NOT(SUB_82_U17_20)
SUB_82_165_U15_20= NOT(SUB_82_U8_20)
SUB_82_165_U16_20= NAND(SUB_82_165_U35_20, SUB_82_165_U34_20)
SUB_82_165_U17_20= NOT(SUB_82_U7_20)
SUB_82_165_U18_20= AND(SUB_82_165_U33_20, SUB_82_165_U32_20)
SUB_82_165_U19_20= NOT(SUB_82_U6_20)
SUB_82_165_U20_20= NOT(SUB_82_U15_20)
SUB_82_165_U21_20= NAND(SUB_82_165_U12_20, SUB_82_165_U13_20)
SUB_82_165_U22_20= NOT(SUB_82_165_U21_20)
SUB_82_165_U23_20= NOT(SUB_82_165_U10_20)
SUB_82_165_U24_20= NOT(SUB_82_165_U11_20)
SUB_82_165_U25_20= NOT(SUB_82_165_U12_20)
SUB_82_165_U26_20= NAND(SUB_82_U9_20, SUB_82_165_U25_20)
SUB_82_165_U27_20= NAND(SUB_82_U17_20, SUB_82_165_U11_20)
SUB_82_165_U28_20= NAND(SUB_82_165_U23_20, SUB_82_165_U17_20)
SUB_82_165_U29_20= NAND(SUB_82_U8_20, SUB_82_165_U28_20)
SUB_82_165_U30_20= OR(SUB_82_U6_20, SUB_82_U15_20)
SUB_82_165_U31_20= NAND(SUB_82_U19_20, SUB_82_165_U30_20)
SUB_82_165_U32_20= NAND(SUB_82_U7_20, SUB_82_165_U10_20)
SUB_82_165_U33_20= NAND(SUB_82_165_U23_20, SUB_82_165_U17_20)
SUB_82_165_U34_20= NAND(SUB_82_U6_20, SUB_82_165_U20_20)
SUB_82_165_U35_20= NAND(SUB_82_U15_20, SUB_82_165_U19_20)
GTE_79_U6_20= NOT(ADD_77_U5_20)
R179_U4_20= AND(R179_U55_20, R179_U51_20)
R179_U5_20= NAND(R179_U94_20, R179_U93_20, R179_U56_20)
R179_U6_20= NOT(U359_20)
R179_U7_20= NOT(U366_20)
R179_U8_20= NOT(U365_20)
R179_U9_20= NAND(U366_20, U359_20)
R179_U10_20= NOT(U358_20)
R179_U11_20= NOT(U357_20)
R179_U12_20= NOT(U364_20)
R179_U13_20= NOT(U356_20)
R179_U14_20= NOT(U363_20)
R179_U15_20= NOT(U355_20)
R179_U16_20= NOT(U362_20)
R179_U17_20= NOT(U354_20)
R179_U18_20= NOT(U361_20)
R179_U19_20= NAND(R179_U46_20, R179_U45_20)
R179_U20_20= NAND(R179_U96_20, R179_U95_20)
R179_U21_20= NAND(R179_U68_20, R179_U67_20)
R179_U22_20= NAND(R179_U75_20, R179_U74_20)
R179_U23_20= NAND(R179_U82_20, R179_U81_20)
R179_U24_20= NAND(R179_U89_20, R179_U88_20)
R179_U25_20= NOT(U360_20)
R179_U26_20= NOT(U353_20)
R179_U27_20= NAND(R179_U42_20, R179_U41_20)
R179_U28_20= NAND(R179_U38_20, R179_U37_20)
R179_U29_20= NAND(R179_U30_20, R179_U34_20)
R179_U30_20= NAND(U358_20, R179_U32_20)
R179_U31_20= NOT(R179_U30_20)
R179_U32_20= NOT(R179_U9_20)
R179_U33_20= NAND(R179_U10_20, R179_U9_20)
R179_U34_20= NAND(U365_20, R179_U33_20)
R179_U35_20= NOT(R179_U29_20)
R179_U36_20= OR(U357_20, U364_20)
R179_U37_20= NAND(R179_U36_20, R179_U29_20)
R179_U38_20= NAND(U364_20, U357_20)
R179_U39_20= NOT(R179_U28_20)
R179_U40_20= OR(U356_20, U363_20)
R179_U41_20= NAND(R179_U40_20, R179_U28_20)
R179_U42_20= NAND(U363_20, U356_20)
R179_U43_20= NOT(R179_U27_20)
R179_U44_20= OR(U355_20, U362_20)
R179_U45_20= NAND(R179_U44_20, R179_U27_20)
R179_U46_20= NAND(U362_20, U355_20)
R179_U47_20= NOT(R179_U19_20)
R179_U48_20= OR(U354_20, U361_20)
R179_U49_20= NAND(R179_U48_20, R179_U19_20)
R179_U50_20= NAND(U361_20, U354_20)
R179_U51_20= NAND(R179_U58_20, R179_U57_20, R179_U50_20, R179_U49_20)
R179_U52_20= NAND(U361_20, U354_20)
R179_U53_20= NAND(R179_U47_20, R179_U52_20)
R179_U54_20= OR(U361_20, U354_20)
R179_U55_20= NAND(R179_U54_20, R179_U61_20, R179_U53_20)
R179_U56_20= NAND(R179_U92_20, R179_U10_20)
R179_U57_20= NAND(U360_20, R179_U26_20)
R179_U58_20= NAND(U353_20, R179_U25_20)
R179_U59_20= NAND(U360_20, R179_U26_20)
R179_U60_20= NAND(U353_20, R179_U25_20)
R179_U61_20= NAND(R179_U60_20, R179_U59_20)
R179_U62_20= NAND(U361_20, R179_U17_20)
R179_U63_20= NAND(U354_20, R179_U18_20)
R179_U64_20= NAND(U361_20, R179_U17_20)
R179_U65_20= NAND(U354_20, R179_U18_20)
R179_U66_20= NAND(R179_U65_20, R179_U64_20)
R179_U67_20= NAND(R179_U63_20, R179_U62_20, R179_U19_20)
R179_U68_20= NAND(R179_U66_20, R179_U47_20)
R179_U69_20= NAND(U362_20, R179_U15_20)
R179_U70_20= NAND(U355_20, R179_U16_20)
R179_U71_20= NAND(U362_20, R179_U15_20)
R179_U72_20= NAND(U355_20, R179_U16_20)
R179_U73_20= NAND(R179_U72_20, R179_U71_20)
R179_U74_20= NAND(R179_U70_20, R179_U69_20, R179_U27_20)
R179_U75_20= NAND(R179_U43_20, R179_U73_20)
R179_U76_20= NAND(U363_20, R179_U13_20)
R179_U77_20= NAND(U356_20, R179_U14_20)
R179_U78_20= NAND(U363_20, R179_U13_20)
R179_U79_20= NAND(U356_20, R179_U14_20)
R179_U80_20= NAND(R179_U79_20, R179_U78_20)
R179_U81_20= NAND(R179_U77_20, R179_U76_20, R179_U28_20)
R179_U82_20= NAND(R179_U39_20, R179_U80_20)
R179_U83_20= NAND(U364_20, R179_U11_20)
R179_U84_20= NAND(U357_20, R179_U12_20)
R179_U85_20= NAND(U364_20, R179_U11_20)
R179_U86_20= NAND(U357_20, R179_U12_20)
R179_U87_20= NAND(R179_U86_20, R179_U85_20)
R179_U88_20= NAND(R179_U84_20, R179_U83_20, R179_U29_20)
R179_U89_20= NAND(R179_U35_20, R179_U87_20)
R179_U90_20= NAND(U365_20, R179_U9_20)
R179_U91_20= NAND(R179_U32_20, R179_U8_20)
R179_U92_20= NAND(R179_U91_20, R179_U90_20)
R179_U93_20= NAND(U358_20, R179_U9_20, R179_U8_20)
R179_U94_20= NAND(R179_U31_20, U365_20)
R179_U95_20= NAND(U366_20, R179_U6_20)
R179_U96_20= NAND(U359_20, R179_U7_20)
SUB_70_U6_20= AND(SUB_70_U29_20, SUB_70_U10_20)
SUB_70_U7_20= AND(SUB_70_U27_20, SUB_70_U11_20)
SUB_70_U8_20= AND(SUB_70_U25_20, SUB_70_U12_20)
SUB_70_U9_20= NAND(SUB_70_U24_20, SUB_70_U16_20)
SUB_70_U10_20= OR(R179_U5_20, R179_U20_20, R179_U24_20)
SUB_70_U11_20= NAND(SUB_70_U22_20, SUB_70_U18_20, SUB_70_U14_20)
SUB_70_U12_20= NAND(SUB_70_U23_20, SUB_70_U13_20)
SUB_70_U13_20= NOT(R179_U21_20)
SUB_70_U14_20= NOT(R179_U22_20)
SUB_70_U15_20= NAND(SUB_70_U35_20, SUB_70_U34_20)
SUB_70_U16_20= NOT(R179_U4_20)
SUB_70_U17_20= AND(SUB_70_U31_20, SUB_70_U30_20)
SUB_70_U18_20= NOT(R179_U23_20)
SUB_70_U19_20= AND(SUB_70_U33_20, SUB_70_U32_20)
SUB_70_U20_20= NOT(R179_U5_20)
SUB_70_U21_20= NOT(R179_U20_20)
SUB_70_U22_20= NOT(SUB_70_U10_20)


#Input encryption logic for RMAX_REG_7_
RMAX_REG_7__1enc = XOR(RMAX_REG_7__1, keyinput0)

#Output encryption logic for U344
U344_20$enc_0 = XOR(U344_20, keyinput0)
U344_20$enc_1 = XOR(U344_20$enc_0, keyinput1)
U344_20$enc_2 = XOR(U344_20$enc_1, keyinput2)
U344_20$enc_3 = XOR(U344_20$enc_2, keyinput3)
U344_20$enc_4 = XOR(U344_20$enc_3, keyinput4)
U344_20$enc_5 = XOR(U344_20$enc_4, keyinput5)
U344_20$enc_6 = XOR(U344_20$enc_5, keyinput6)
U344_20$enc_7 = XOR(U344_20$enc_6, keyinput7)
U344_20$enc_8 = XOR(U344_20$enc_7, keyinput8)
U344_20$enc_9 = XOR(U344_20$enc_8, keyinput9)
U344_20$enc_10 = XOR(U344_20$enc_9, keyinput10)
U344_20$enc_11 = XOR(U344_20$enc_10, keyinput11)
U344_20$enc_12 = XOR(U344_20$enc_11, keyinput12)
U344_20$enc_13 = XOR(U344_20$enc_12, keyinput13)
U344_20$enc_14 = XOR(U344_20$enc_13, keyinput14)
U344_20$enc_15 = XOR(U344_20$enc_14, keyinput15)
U344_20$enc_16 = XOR(U344_20$enc_15, keyinput16)
U344_20$enc_17 = XOR(U344_20$enc_16, keyinput17)
U344_20$enc_18 = XOR(U344_20$enc_17, keyinput18)
U344_20$enc_19 = XOR(U344_20$enc_18, keyinput19)
U344_20$enc_20 = XOR(U344_20$enc_19, keyinput20)
U344_20$enc_21 = XOR(U344_20$enc_20, keyinput21)
U344_20$enc_22 = XOR(U344_20$enc_21, keyinput22)
U344_20$enc_23 = XOR(U344_20$enc_22, keyinput23)
U344_20$enc_24 = XOR(U344_20$enc_23, keyinput24)
U344_20$enc_25 = XOR(U344_20$enc_24, keyinput25)
U344_20$enc_26 = XOR(U344_20$enc_25, keyinput26)
U344_20$enc_27 = XOR(U344_20$enc_26, keyinput27)
U344_20$enc_28 = XOR(U344_20$enc_27, keyinput28)
U344_20$enc_29 = XOR(U344_20$enc_28, keyinput29)
U344_20$enc_30 = XOR(U344_20$enc_29, keyinput30)
U344_20$enc_31 = XOR(U344_20$enc_30, keyinput31)
U344_20$enc_32 = XOR(U344_20$enc_31, keyinput32)
U344_20$enc_33 = XOR(U344_20$enc_32, keyinput33)
U344_20$enc_34 = XOR(U344_20$enc_33, keyinput34)
U344_20$enc_35 = XOR(U344_20$enc_34, keyinput35)
U344_20$enc_36 = XOR(U344_20$enc_35, keyinput36)
U344_20$enc_37 = XOR(U344_20$enc_36, keyinput37)
U344_20$enc_38 = XOR(U344_20$enc_37, keyinput38)
U344_20$enc_39 = XOR(U344_20$enc_38, keyinput39)
U344_20$enc_40 = XOR(U344_20$enc_39, keyinput40)
U344_20$enc_41 = XOR(U344_20$enc_40, keyinput41)
U344_20$enc_42 = XOR(U344_20$enc_41, keyinput42)
U344_20$enc_43 = XOR(U344_20$enc_42, keyinput43)
U344_20$enc_44 = XOR(U344_20$enc_43, keyinput44)
U344_20$enc_45 = XOR(U344_20$enc_44, keyinput45)
U344_20$enc_46 = XOR(U344_20$enc_45, keyinput46)
U344_20$enc_47 = XOR(U344_20$enc_46, keyinput47)
U344_20$enc_48 = XOR(U344_20$enc_47, keyinput48)
U344_20$enc_49 = XOR(U344_20$enc_48, keyinput49)
U344_20$enc_50 = XOR(U344_20$enc_49, keyinput50)
U344_20$enc_51 = XOR(U344_20$enc_50, keyinput51)
U344_20$enc_52 = XOR(U344_20$enc_51, keyinput52)
U344_20$enc_53 = XOR(U344_20$enc_52, keyinput53)
U344_20$enc_54 = XOR(U344_20$enc_53, keyinput54)
U344_20$enc_55 = XOR(U344_20$enc_54, keyinput55)
U344_20$enc_56 = XOR(U344_20$enc_55, keyinput56)
U344_20$enc_57 = XOR(U344_20$enc_56, keyinput57)
U344_20$enc_58 = XOR(U344_20$enc_57, keyinput58)
U344_20$enc_59 = XOR(U344_20$enc_58, keyinput59)
U344_20$enc_60 = XOR(U344_20$enc_59, keyinput60)
U344_20$enc_61 = XOR(U344_20$enc_60, keyinput61)
U344_20$enc_62 = XOR(U344_20$enc_61, keyinput62)
U344_20$enc_63 = XOR(U344_20$enc_62, keyinput63)
U344_20$enc_64 = XOR(U344_20$enc_63, keyinput64)
U344_20$enc = XOR(U344_20$enc_64, keyinput65)


#Input encryption logic for RMAX_REG_6_
RMAX_REG_6__1enc_0 = XOR(RMAX_REG_6__1, keyinput0)
RMAX_REG_6__1enc = XOR(RMAX_REG_6__1enc_0, keyinput1)

#Output encryption logic for U343
U343_20$enc_0 = XOR(U343_20, keyinput1)
U343_20$enc_1 = XOR(U343_20$enc_0, keyinput2)
U343_20$enc_2 = XOR(U343_20$enc_1, keyinput3)
U343_20$enc_3 = XOR(U343_20$enc_2, keyinput4)
U343_20$enc_4 = XOR(U343_20$enc_3, keyinput5)
U343_20$enc_5 = XOR(U343_20$enc_4, keyinput6)
U343_20$enc_6 = XOR(U343_20$enc_5, keyinput7)
U343_20$enc_7 = XOR(U343_20$enc_6, keyinput8)
U343_20$enc_8 = XOR(U343_20$enc_7, keyinput9)
U343_20$enc_9 = XOR(U343_20$enc_8, keyinput10)
U343_20$enc_10 = XOR(U343_20$enc_9, keyinput11)
U343_20$enc_11 = XOR(U343_20$enc_10, keyinput12)
U343_20$enc_12 = XOR(U343_20$enc_11, keyinput13)
U343_20$enc_13 = XOR(U343_20$enc_12, keyinput14)
U343_20$enc_14 = XOR(U343_20$enc_13, keyinput15)
U343_20$enc_15 = XOR(U343_20$enc_14, keyinput16)
U343_20$enc_16 = XOR(U343_20$enc_15, keyinput17)
U343_20$enc_17 = XOR(U343_20$enc_16, keyinput18)
U343_20$enc_18 = XOR(U343_20$enc_17, keyinput19)
U343_20$enc_19 = XOR(U343_20$enc_18, keyinput20)
U343_20$enc_20 = XOR(U343_20$enc_19, keyinput21)
U343_20$enc_21 = XOR(U343_20$enc_20, keyinput22)
U343_20$enc_22 = XOR(U343_20$enc_21, keyinput23)
U343_20$enc_23 = XOR(U343_20$enc_22, keyinput24)
U343_20$enc_24 = XOR(U343_20$enc_23, keyinput25)
U343_20$enc_25 = XOR(U343_20$enc_24, keyinput26)
U343_20$enc_26 = XOR(U343_20$enc_25, keyinput27)
U343_20$enc_27 = XOR(U343_20$enc_26, keyinput28)
U343_20$enc_28 = XOR(U343_20$enc_27, keyinput29)
U343_20$enc_29 = XOR(U343_20$enc_28, keyinput30)
U343_20$enc_30 = XOR(U343_20$enc_29, keyinput31)
U343_20$enc_31 = XOR(U343_20$enc_30, keyinput32)
U343_20$enc_32 = XOR(U343_20$enc_31, keyinput33)
U343_20$enc_33 = XOR(U343_20$enc_32, keyinput34)
U343_20$enc_34 = XOR(U343_20$enc_33, keyinput35)
U343_20$enc_35 = XOR(U343_20$enc_34, keyinput36)
U343_20$enc_36 = XOR(U343_20$enc_35, keyinput37)
U343_20$enc_37 = XOR(U343_20$enc_36, keyinput38)
U343_20$enc_38 = XOR(U343_20$enc_37, keyinput39)
U343_20$enc_39 = XOR(U343_20$enc_38, keyinput40)
U343_20$enc_40 = XOR(U343_20$enc_39, keyinput41)
U343_20$enc_41 = XOR(U343_20$enc_40, keyinput42)
U343_20$enc_42 = XOR(U343_20$enc_41, keyinput43)
U343_20$enc_43 = XOR(U343_20$enc_42, keyinput44)
U343_20$enc_44 = XOR(U343_20$enc_43, keyinput45)
U343_20$enc_45 = XOR(U343_20$enc_44, keyinput46)
U343_20$enc_46 = XOR(U343_20$enc_45, keyinput47)
U343_20$enc_47 = XOR(U343_20$enc_46, keyinput48)
U343_20$enc_48 = XOR(U343_20$enc_47, keyinput49)
U343_20$enc_49 = XOR(U343_20$enc_48, keyinput50)
U343_20$enc_50 = XOR(U343_20$enc_49, keyinput51)
U343_20$enc_51 = XOR(U343_20$enc_50, keyinput52)
U343_20$enc_52 = XOR(U343_20$enc_51, keyinput53)
U343_20$enc_53 = XOR(U343_20$enc_52, keyinput54)
U343_20$enc_54 = XOR(U343_20$enc_53, keyinput55)
U343_20$enc_55 = XOR(U343_20$enc_54, keyinput56)
U343_20$enc_56 = XOR(U343_20$enc_55, keyinput57)
U343_20$enc_57 = XOR(U343_20$enc_56, keyinput58)
U343_20$enc_58 = XOR(U343_20$enc_57, keyinput59)
U343_20$enc_59 = XOR(U343_20$enc_58, keyinput60)
U343_20$enc_60 = XOR(U343_20$enc_59, keyinput61)
U343_20$enc_61 = XOR(U343_20$enc_60, keyinput62)
U343_20$enc_62 = XOR(U343_20$enc_61, keyinput63)
U343_20$enc_63 = XOR(U343_20$enc_62, keyinput64)
U343_20$enc = XOR(U343_20$enc_63, keyinput65)


#Input encryption logic for RMAX_REG_5_
RMAX_REG_5__1enc_0 = XOR(RMAX_REG_5__1, keyinput0)
RMAX_REG_5__1enc_1 = XOR(RMAX_REG_5__1enc_0, keyinput1)
RMAX_REG_5__1enc = XOR(RMAX_REG_5__1enc_1, keyinput2)

#Output encryption logic for U342
U342_20$enc_0 = XOR(U342_20, keyinput2)
U342_20$enc_1 = XOR(U342_20$enc_0, keyinput3)
U342_20$enc_2 = XOR(U342_20$enc_1, keyinput4)
U342_20$enc_3 = XOR(U342_20$enc_2, keyinput5)
U342_20$enc_4 = XOR(U342_20$enc_3, keyinput6)
U342_20$enc_5 = XOR(U342_20$enc_4, keyinput7)
U342_20$enc_6 = XOR(U342_20$enc_5, keyinput8)
U342_20$enc_7 = XOR(U342_20$enc_6, keyinput9)
U342_20$enc_8 = XOR(U342_20$enc_7, keyinput10)
U342_20$enc_9 = XOR(U342_20$enc_8, keyinput11)
U342_20$enc_10 = XOR(U342_20$enc_9, keyinput12)
U342_20$enc_11 = XOR(U342_20$enc_10, keyinput13)
U342_20$enc_12 = XOR(U342_20$enc_11, keyinput14)
U342_20$enc_13 = XOR(U342_20$enc_12, keyinput15)
U342_20$enc_14 = XOR(U342_20$enc_13, keyinput16)
U342_20$enc_15 = XOR(U342_20$enc_14, keyinput17)
U342_20$enc_16 = XOR(U342_20$enc_15, keyinput18)
U342_20$enc_17 = XOR(U342_20$enc_16, keyinput19)
U342_20$enc_18 = XOR(U342_20$enc_17, keyinput20)
U342_20$enc_19 = XOR(U342_20$enc_18, keyinput21)
U342_20$enc_20 = XOR(U342_20$enc_19, keyinput22)
U342_20$enc_21 = XOR(U342_20$enc_20, keyinput23)
U342_20$enc_22 = XOR(U342_20$enc_21, keyinput24)
U342_20$enc_23 = XOR(U342_20$enc_22, keyinput25)
U342_20$enc_24 = XOR(U342_20$enc_23, keyinput26)
U342_20$enc_25 = XOR(U342_20$enc_24, keyinput27)
U342_20$enc_26 = XOR(U342_20$enc_25, keyinput28)
U342_20$enc_27 = XOR(U342_20$enc_26, keyinput29)
U342_20$enc_28 = XOR(U342_20$enc_27, keyinput30)
U342_20$enc_29 = XOR(U342_20$enc_28, keyinput31)
U342_20$enc_30 = XOR(U342_20$enc_29, keyinput32)
U342_20$enc_31 = XOR(U342_20$enc_30, keyinput33)
U342_20$enc_32 = XOR(U342_20$enc_31, keyinput34)
U342_20$enc_33 = XOR(U342_20$enc_32, keyinput35)
U342_20$enc_34 = XOR(U342_20$enc_33, keyinput36)
U342_20$enc_35 = XOR(U342_20$enc_34, keyinput37)
U342_20$enc_36 = XOR(U342_20$enc_35, keyinput38)
U342_20$enc_37 = XOR(U342_20$enc_36, keyinput39)
U342_20$enc_38 = XOR(U342_20$enc_37, keyinput40)
U342_20$enc_39 = XOR(U342_20$enc_38, keyinput41)
U342_20$enc_40 = XOR(U342_20$enc_39, keyinput42)
U342_20$enc_41 = XOR(U342_20$enc_40, keyinput43)
U342_20$enc_42 = XOR(U342_20$enc_41, keyinput44)
U342_20$enc_43 = XOR(U342_20$enc_42, keyinput45)
U342_20$enc_44 = XOR(U342_20$enc_43, keyinput46)
U342_20$enc_45 = XOR(U342_20$enc_44, keyinput47)
U342_20$enc_46 = XOR(U342_20$enc_45, keyinput48)
U342_20$enc_47 = XOR(U342_20$enc_46, keyinput49)
U342_20$enc_48 = XOR(U342_20$enc_47, keyinput50)
U342_20$enc_49 = XOR(U342_20$enc_48, keyinput51)
U342_20$enc_50 = XOR(U342_20$enc_49, keyinput52)
U342_20$enc_51 = XOR(U342_20$enc_50, keyinput53)
U342_20$enc_52 = XOR(U342_20$enc_51, keyinput54)
U342_20$enc_53 = XOR(U342_20$enc_52, keyinput55)
U342_20$enc_54 = XOR(U342_20$enc_53, keyinput56)
U342_20$enc_55 = XOR(U342_20$enc_54, keyinput57)
U342_20$enc_56 = XOR(U342_20$enc_55, keyinput58)
U342_20$enc_57 = XOR(U342_20$enc_56, keyinput59)
U342_20$enc_58 = XOR(U342_20$enc_57, keyinput60)
U342_20$enc_59 = XOR(U342_20$enc_58, keyinput61)
U342_20$enc_60 = XOR(U342_20$enc_59, keyinput62)
U342_20$enc_61 = XOR(U342_20$enc_60, keyinput63)
U342_20$enc_62 = XOR(U342_20$enc_61, keyinput64)
U342_20$enc = XOR(U342_20$enc_62, keyinput65)


#Input encryption logic for RMAX_REG_4_
RMAX_REG_4__1enc_0 = XOR(RMAX_REG_4__1, keyinput0)
RMAX_REG_4__1enc_1 = XOR(RMAX_REG_4__1enc_0, keyinput1)
RMAX_REG_4__1enc_2 = XOR(RMAX_REG_4__1enc_1, keyinput2)
RMAX_REG_4__1enc = XOR(RMAX_REG_4__1enc_2, keyinput3)

#Output encryption logic for U341
U341_20$enc_0 = XOR(U341_20, keyinput3)
U341_20$enc_1 = XOR(U341_20$enc_0, keyinput4)
U341_20$enc_2 = XOR(U341_20$enc_1, keyinput5)
U341_20$enc_3 = XOR(U341_20$enc_2, keyinput6)
U341_20$enc_4 = XOR(U341_20$enc_3, keyinput7)
U341_20$enc_5 = XOR(U341_20$enc_4, keyinput8)
U341_20$enc_6 = XOR(U341_20$enc_5, keyinput9)
U341_20$enc_7 = XOR(U341_20$enc_6, keyinput10)
U341_20$enc_8 = XOR(U341_20$enc_7, keyinput11)
U341_20$enc_9 = XOR(U341_20$enc_8, keyinput12)
U341_20$enc_10 = XOR(U341_20$enc_9, keyinput13)
U341_20$enc_11 = XOR(U341_20$enc_10, keyinput14)
U341_20$enc_12 = XOR(U341_20$enc_11, keyinput15)
U341_20$enc_13 = XOR(U341_20$enc_12, keyinput16)
U341_20$enc_14 = XOR(U341_20$enc_13, keyinput17)
U341_20$enc_15 = XOR(U341_20$enc_14, keyinput18)
U341_20$enc_16 = XOR(U341_20$enc_15, keyinput19)
U341_20$enc_17 = XOR(U341_20$enc_16, keyinput20)
U341_20$enc_18 = XOR(U341_20$enc_17, keyinput21)
U341_20$enc_19 = XOR(U341_20$enc_18, keyinput22)
U341_20$enc_20 = XOR(U341_20$enc_19, keyinput23)
U341_20$enc_21 = XOR(U341_20$enc_20, keyinput24)
U341_20$enc_22 = XOR(U341_20$enc_21, keyinput25)
U341_20$enc_23 = XOR(U341_20$enc_22, keyinput26)
U341_20$enc_24 = XOR(U341_20$enc_23, keyinput27)
U341_20$enc_25 = XOR(U341_20$enc_24, keyinput28)
U341_20$enc_26 = XOR(U341_20$enc_25, keyinput29)
U341_20$enc_27 = XOR(U341_20$enc_26, keyinput30)
U341_20$enc_28 = XOR(U341_20$enc_27, keyinput31)
U341_20$enc_29 = XOR(U341_20$enc_28, keyinput32)
U341_20$enc_30 = XOR(U341_20$enc_29, keyinput33)
U341_20$enc_31 = XOR(U341_20$enc_30, keyinput34)
U341_20$enc_32 = XOR(U341_20$enc_31, keyinput35)
U341_20$enc_33 = XOR(U341_20$enc_32, keyinput36)
U341_20$enc_34 = XOR(U341_20$enc_33, keyinput37)
U341_20$enc_35 = XOR(U341_20$enc_34, keyinput38)
U341_20$enc_36 = XOR(U341_20$enc_35, keyinput39)
U341_20$enc_37 = XOR(U341_20$enc_36, keyinput40)
U341_20$enc_38 = XOR(U341_20$enc_37, keyinput41)
U341_20$enc_39 = XOR(U341_20$enc_38, keyinput42)
U341_20$enc_40 = XOR(U341_20$enc_39, keyinput43)
U341_20$enc_41 = XOR(U341_20$enc_40, keyinput44)
U341_20$enc_42 = XOR(U341_20$enc_41, keyinput45)
U341_20$enc_43 = XOR(U341_20$enc_42, keyinput46)
U341_20$enc_44 = XOR(U341_20$enc_43, keyinput47)
U341_20$enc_45 = XOR(U341_20$enc_44, keyinput48)
U341_20$enc_46 = XOR(U341_20$enc_45, keyinput49)
U341_20$enc_47 = XOR(U341_20$enc_46, keyinput50)
U341_20$enc_48 = XOR(U341_20$enc_47, keyinput51)
U341_20$enc_49 = XOR(U341_20$enc_48, keyinput52)
U341_20$enc_50 = XOR(U341_20$enc_49, keyinput53)
U341_20$enc_51 = XOR(U341_20$enc_50, keyinput54)
U341_20$enc_52 = XOR(U341_20$enc_51, keyinput55)
U341_20$enc_53 = XOR(U341_20$enc_52, keyinput56)
U341_20$enc_54 = XOR(U341_20$enc_53, keyinput57)
U341_20$enc_55 = XOR(U341_20$enc_54, keyinput58)
U341_20$enc_56 = XOR(U341_20$enc_55, keyinput59)
U341_20$enc_57 = XOR(U341_20$enc_56, keyinput60)
U341_20$enc_58 = XOR(U341_20$enc_57, keyinput61)
U341_20$enc_59 = XOR(U341_20$enc_58, keyinput62)
U341_20$enc_60 = XOR(U341_20$enc_59, keyinput63)
U341_20$enc_61 = XOR(U341_20$enc_60, keyinput64)
U341_20$enc = XOR(U341_20$enc_61, keyinput65)


#Input encryption logic for RMAX_REG_3_
RMAX_REG_3__1enc_0 = XOR(RMAX_REG_3__1, keyinput0)
RMAX_REG_3__1enc_1 = XOR(RMAX_REG_3__1enc_0, keyinput1)
RMAX_REG_3__1enc_2 = XOR(RMAX_REG_3__1enc_1, keyinput2)
RMAX_REG_3__1enc_3 = XOR(RMAX_REG_3__1enc_2, keyinput3)
RMAX_REG_3__1enc = XOR(RMAX_REG_3__1enc_3, keyinput4)

#Output encryption logic for U340
U340_20$enc_0 = XOR(U340_20, keyinput4)
U340_20$enc_1 = XOR(U340_20$enc_0, keyinput5)
U340_20$enc_2 = XOR(U340_20$enc_1, keyinput6)
U340_20$enc_3 = XOR(U340_20$enc_2, keyinput7)
U340_20$enc_4 = XOR(U340_20$enc_3, keyinput8)
U340_20$enc_5 = XOR(U340_20$enc_4, keyinput9)
U340_20$enc_6 = XOR(U340_20$enc_5, keyinput10)
U340_20$enc_7 = XOR(U340_20$enc_6, keyinput11)
U340_20$enc_8 = XOR(U340_20$enc_7, keyinput12)
U340_20$enc_9 = XOR(U340_20$enc_8, keyinput13)
U340_20$enc_10 = XOR(U340_20$enc_9, keyinput14)
U340_20$enc_11 = XOR(U340_20$enc_10, keyinput15)
U340_20$enc_12 = XOR(U340_20$enc_11, keyinput16)
U340_20$enc_13 = XOR(U340_20$enc_12, keyinput17)
U340_20$enc_14 = XOR(U340_20$enc_13, keyinput18)
U340_20$enc_15 = XOR(U340_20$enc_14, keyinput19)
U340_20$enc_16 = XOR(U340_20$enc_15, keyinput20)
U340_20$enc_17 = XOR(U340_20$enc_16, keyinput21)
U340_20$enc_18 = XOR(U340_20$enc_17, keyinput22)
U340_20$enc_19 = XOR(U340_20$enc_18, keyinput23)
U340_20$enc_20 = XOR(U340_20$enc_19, keyinput24)
U340_20$enc_21 = XOR(U340_20$enc_20, keyinput25)
U340_20$enc_22 = XOR(U340_20$enc_21, keyinput26)
U340_20$enc_23 = XOR(U340_20$enc_22, keyinput27)
U340_20$enc_24 = XOR(U340_20$enc_23, keyinput28)
U340_20$enc_25 = XOR(U340_20$enc_24, keyinput29)
U340_20$enc_26 = XOR(U340_20$enc_25, keyinput30)
U340_20$enc_27 = XOR(U340_20$enc_26, keyinput31)
U340_20$enc_28 = XOR(U340_20$enc_27, keyinput32)
U340_20$enc_29 = XOR(U340_20$enc_28, keyinput33)
U340_20$enc_30 = XOR(U340_20$enc_29, keyinput34)
U340_20$enc_31 = XOR(U340_20$enc_30, keyinput35)
U340_20$enc_32 = XOR(U340_20$enc_31, keyinput36)
U340_20$enc_33 = XOR(U340_20$enc_32, keyinput37)
U340_20$enc_34 = XOR(U340_20$enc_33, keyinput38)
U340_20$enc_35 = XOR(U340_20$enc_34, keyinput39)
U340_20$enc_36 = XOR(U340_20$enc_35, keyinput40)
U340_20$enc_37 = XOR(U340_20$enc_36, keyinput41)
U340_20$enc_38 = XOR(U340_20$enc_37, keyinput42)
U340_20$enc_39 = XOR(U340_20$enc_38, keyinput43)
U340_20$enc_40 = XOR(U340_20$enc_39, keyinput44)
U340_20$enc_41 = XOR(U340_20$enc_40, keyinput45)
U340_20$enc_42 = XOR(U340_20$enc_41, keyinput46)
U340_20$enc_43 = XOR(U340_20$enc_42, keyinput47)
U340_20$enc_44 = XOR(U340_20$enc_43, keyinput48)
U340_20$enc_45 = XOR(U340_20$enc_44, keyinput49)
U340_20$enc_46 = XOR(U340_20$enc_45, keyinput50)
U340_20$enc_47 = XOR(U340_20$enc_46, keyinput51)
U340_20$enc_48 = XOR(U340_20$enc_47, keyinput52)
U340_20$enc_49 = XOR(U340_20$enc_48, keyinput53)
U340_20$enc_50 = XOR(U340_20$enc_49, keyinput54)
U340_20$enc_51 = XOR(U340_20$enc_50, keyinput55)
U340_20$enc_52 = XOR(U340_20$enc_51, keyinput56)
U340_20$enc_53 = XOR(U340_20$enc_52, keyinput57)
U340_20$enc_54 = XOR(U340_20$enc_53, keyinput58)
U340_20$enc_55 = XOR(U340_20$enc_54, keyinput59)
U340_20$enc_56 = XOR(U340_20$enc_55, keyinput60)
U340_20$enc_57 = XOR(U340_20$enc_56, keyinput61)
U340_20$enc_58 = XOR(U340_20$enc_57, keyinput62)
U340_20$enc_59 = XOR(U340_20$enc_58, keyinput63)
U340_20$enc_60 = XOR(U340_20$enc_59, keyinput64)
U340_20$enc = XOR(U340_20$enc_60, keyinput65)


#Input encryption logic for RMAX_REG_2_
RMAX_REG_2__1enc_0 = XOR(RMAX_REG_2__1, keyinput0)
RMAX_REG_2__1enc_1 = XOR(RMAX_REG_2__1enc_0, keyinput1)
RMAX_REG_2__1enc_2 = XOR(RMAX_REG_2__1enc_1, keyinput2)
RMAX_REG_2__1enc_3 = XOR(RMAX_REG_2__1enc_2, keyinput3)
RMAX_REG_2__1enc_4 = XOR(RMAX_REG_2__1enc_3, keyinput4)
RMAX_REG_2__1enc = XOR(RMAX_REG_2__1enc_4, keyinput5)

#Output encryption logic for U339
U339_20$enc_0 = XOR(U339_20, keyinput5)
U339_20$enc_1 = XOR(U339_20$enc_0, keyinput6)
U339_20$enc_2 = XOR(U339_20$enc_1, keyinput7)
U339_20$enc_3 = XOR(U339_20$enc_2, keyinput8)
U339_20$enc_4 = XOR(U339_20$enc_3, keyinput9)
U339_20$enc_5 = XOR(U339_20$enc_4, keyinput10)
U339_20$enc_6 = XOR(U339_20$enc_5, keyinput11)
U339_20$enc_7 = XOR(U339_20$enc_6, keyinput12)
U339_20$enc_8 = XOR(U339_20$enc_7, keyinput13)
U339_20$enc_9 = XOR(U339_20$enc_8, keyinput14)
U339_20$enc_10 = XOR(U339_20$enc_9, keyinput15)
U339_20$enc_11 = XOR(U339_20$enc_10, keyinput16)
U339_20$enc_12 = XOR(U339_20$enc_11, keyinput17)
U339_20$enc_13 = XOR(U339_20$enc_12, keyinput18)
U339_20$enc_14 = XOR(U339_20$enc_13, keyinput19)
U339_20$enc_15 = XOR(U339_20$enc_14, keyinput20)
U339_20$enc_16 = XOR(U339_20$enc_15, keyinput21)
U339_20$enc_17 = XOR(U339_20$enc_16, keyinput22)
U339_20$enc_18 = XOR(U339_20$enc_17, keyinput23)
U339_20$enc_19 = XOR(U339_20$enc_18, keyinput24)
U339_20$enc_20 = XOR(U339_20$enc_19, keyinput25)
U339_20$enc_21 = XOR(U339_20$enc_20, keyinput26)
U339_20$enc_22 = XOR(U339_20$enc_21, keyinput27)
U339_20$enc_23 = XOR(U339_20$enc_22, keyinput28)
U339_20$enc_24 = XOR(U339_20$enc_23, keyinput29)
U339_20$enc_25 = XOR(U339_20$enc_24, keyinput30)
U339_20$enc_26 = XOR(U339_20$enc_25, keyinput31)
U339_20$enc_27 = XOR(U339_20$enc_26, keyinput32)
U339_20$enc_28 = XOR(U339_20$enc_27, keyinput33)
U339_20$enc_29 = XOR(U339_20$enc_28, keyinput34)
U339_20$enc_30 = XOR(U339_20$enc_29, keyinput35)
U339_20$enc_31 = XOR(U339_20$enc_30, keyinput36)
U339_20$enc_32 = XOR(U339_20$enc_31, keyinput37)
U339_20$enc_33 = XOR(U339_20$enc_32, keyinput38)
U339_20$enc_34 = XOR(U339_20$enc_33, keyinput39)
U339_20$enc_35 = XOR(U339_20$enc_34, keyinput40)
U339_20$enc_36 = XOR(U339_20$enc_35, keyinput41)
U339_20$enc_37 = XOR(U339_20$enc_36, keyinput42)
U339_20$enc_38 = XOR(U339_20$enc_37, keyinput43)
U339_20$enc_39 = XOR(U339_20$enc_38, keyinput44)
U339_20$enc_40 = XOR(U339_20$enc_39, keyinput45)
U339_20$enc_41 = XOR(U339_20$enc_40, keyinput46)
U339_20$enc_42 = XOR(U339_20$enc_41, keyinput47)
U339_20$enc_43 = XOR(U339_20$enc_42, keyinput48)
U339_20$enc_44 = XOR(U339_20$enc_43, keyinput49)
U339_20$enc_45 = XOR(U339_20$enc_44, keyinput50)
U339_20$enc_46 = XOR(U339_20$enc_45, keyinput51)
U339_20$enc_47 = XOR(U339_20$enc_46, keyinput52)
U339_20$enc_48 = XOR(U339_20$enc_47, keyinput53)
U339_20$enc_49 = XOR(U339_20$enc_48, keyinput54)
U339_20$enc_50 = XOR(U339_20$enc_49, keyinput55)
U339_20$enc_51 = XOR(U339_20$enc_50, keyinput56)
U339_20$enc_52 = XOR(U339_20$enc_51, keyinput57)
U339_20$enc_53 = XOR(U339_20$enc_52, keyinput58)
U339_20$enc_54 = XOR(U339_20$enc_53, keyinput59)
U339_20$enc_55 = XOR(U339_20$enc_54, keyinput60)
U339_20$enc_56 = XOR(U339_20$enc_55, keyinput61)
U339_20$enc_57 = XOR(U339_20$enc_56, keyinput62)
U339_20$enc_58 = XOR(U339_20$enc_57, keyinput63)
U339_20$enc_59 = XOR(U339_20$enc_58, keyinput64)
U339_20$enc = XOR(U339_20$enc_59, keyinput65)


#Input encryption logic for RMAX_REG_1_
RMAX_REG_1__1enc_0 = XOR(RMAX_REG_1__1, keyinput0)
RMAX_REG_1__1enc_1 = XOR(RMAX_REG_1__1enc_0, keyinput1)
RMAX_REG_1__1enc_2 = XOR(RMAX_REG_1__1enc_1, keyinput2)
RMAX_REG_1__1enc_3 = XOR(RMAX_REG_1__1enc_2, keyinput3)
RMAX_REG_1__1enc_4 = XOR(RMAX_REG_1__1enc_3, keyinput4)
RMAX_REG_1__1enc_5 = XOR(RMAX_REG_1__1enc_4, keyinput5)
RMAX_REG_1__1enc = XOR(RMAX_REG_1__1enc_5, keyinput6)

#Output encryption logic for U338
U338_20$enc_0 = XOR(U338_20, keyinput6)
U338_20$enc_1 = XOR(U338_20$enc_0, keyinput7)
U338_20$enc_2 = XOR(U338_20$enc_1, keyinput8)
U338_20$enc_3 = XOR(U338_20$enc_2, keyinput9)
U338_20$enc_4 = XOR(U338_20$enc_3, keyinput10)
U338_20$enc_5 = XOR(U338_20$enc_4, keyinput11)
U338_20$enc_6 = XOR(U338_20$enc_5, keyinput12)
U338_20$enc_7 = XOR(U338_20$enc_6, keyinput13)
U338_20$enc_8 = XOR(U338_20$enc_7, keyinput14)
U338_20$enc_9 = XOR(U338_20$enc_8, keyinput15)
U338_20$enc_10 = XOR(U338_20$enc_9, keyinput16)
U338_20$enc_11 = XOR(U338_20$enc_10, keyinput17)
U338_20$enc_12 = XOR(U338_20$enc_11, keyinput18)
U338_20$enc_13 = XOR(U338_20$enc_12, keyinput19)
U338_20$enc_14 = XOR(U338_20$enc_13, keyinput20)
U338_20$enc_15 = XOR(U338_20$enc_14, keyinput21)
U338_20$enc_16 = XOR(U338_20$enc_15, keyinput22)
U338_20$enc_17 = XOR(U338_20$enc_16, keyinput23)
U338_20$enc_18 = XOR(U338_20$enc_17, keyinput24)
U338_20$enc_19 = XOR(U338_20$enc_18, keyinput25)
U338_20$enc_20 = XOR(U338_20$enc_19, keyinput26)
U338_20$enc_21 = XOR(U338_20$enc_20, keyinput27)
U338_20$enc_22 = XOR(U338_20$enc_21, keyinput28)
U338_20$enc_23 = XOR(U338_20$enc_22, keyinput29)
U338_20$enc_24 = XOR(U338_20$enc_23, keyinput30)
U338_20$enc_25 = XOR(U338_20$enc_24, keyinput31)
U338_20$enc_26 = XOR(U338_20$enc_25, keyinput32)
U338_20$enc_27 = XOR(U338_20$enc_26, keyinput33)
U338_20$enc_28 = XOR(U338_20$enc_27, keyinput34)
U338_20$enc_29 = XOR(U338_20$enc_28, keyinput35)
U338_20$enc_30 = XOR(U338_20$enc_29, keyinput36)
U338_20$enc_31 = XOR(U338_20$enc_30, keyinput37)
U338_20$enc_32 = XOR(U338_20$enc_31, keyinput38)
U338_20$enc_33 = XOR(U338_20$enc_32, keyinput39)
U338_20$enc_34 = XOR(U338_20$enc_33, keyinput40)
U338_20$enc_35 = XOR(U338_20$enc_34, keyinput41)
U338_20$enc_36 = XOR(U338_20$enc_35, keyinput42)
U338_20$enc_37 = XOR(U338_20$enc_36, keyinput43)
U338_20$enc_38 = XOR(U338_20$enc_37, keyinput44)
U338_20$enc_39 = XOR(U338_20$enc_38, keyinput45)
U338_20$enc_40 = XOR(U338_20$enc_39, keyinput46)
U338_20$enc_41 = XOR(U338_20$enc_40, keyinput47)
U338_20$enc_42 = XOR(U338_20$enc_41, keyinput48)
U338_20$enc_43 = XOR(U338_20$enc_42, keyinput49)
U338_20$enc_44 = XOR(U338_20$enc_43, keyinput50)
U338_20$enc_45 = XOR(U338_20$enc_44, keyinput51)
U338_20$enc_46 = XOR(U338_20$enc_45, keyinput52)
U338_20$enc_47 = XOR(U338_20$enc_46, keyinput53)
U338_20$enc_48 = XOR(U338_20$enc_47, keyinput54)
U338_20$enc_49 = XOR(U338_20$enc_48, keyinput55)
U338_20$enc_50 = XOR(U338_20$enc_49, keyinput56)
U338_20$enc_51 = XOR(U338_20$enc_50, keyinput57)
U338_20$enc_52 = XOR(U338_20$enc_51, keyinput58)
U338_20$enc_53 = XOR(U338_20$enc_52, keyinput59)
U338_20$enc_54 = XOR(U338_20$enc_53, keyinput60)
U338_20$enc_55 = XOR(U338_20$enc_54, keyinput61)
U338_20$enc_56 = XOR(U338_20$enc_55, keyinput62)
U338_20$enc_57 = XOR(U338_20$enc_56, keyinput63)
U338_20$enc_58 = XOR(U338_20$enc_57, keyinput64)
U338_20$enc = XOR(U338_20$enc_58, keyinput65)


#Input encryption logic for RMAX_REG_0_
RMAX_REG_0__1enc_0 = XOR(RMAX_REG_0__1, keyinput0)
RMAX_REG_0__1enc_1 = XOR(RMAX_REG_0__1enc_0, keyinput1)
RMAX_REG_0__1enc_2 = XOR(RMAX_REG_0__1enc_1, keyinput2)
RMAX_REG_0__1enc_3 = XOR(RMAX_REG_0__1enc_2, keyinput3)
RMAX_REG_0__1enc_4 = XOR(RMAX_REG_0__1enc_3, keyinput4)
RMAX_REG_0__1enc_5 = XOR(RMAX_REG_0__1enc_4, keyinput5)
RMAX_REG_0__1enc_6 = XOR(RMAX_REG_0__1enc_5, keyinput6)
RMAX_REG_0__1enc = XOR(RMAX_REG_0__1enc_6, keyinput7)

#Output encryption logic for U337
U337_20$enc_0 = XOR(U337_20, keyinput7)
U337_20$enc_1 = XOR(U337_20$enc_0, keyinput8)
U337_20$enc_2 = XOR(U337_20$enc_1, keyinput9)
U337_20$enc_3 = XOR(U337_20$enc_2, keyinput10)
U337_20$enc_4 = XOR(U337_20$enc_3, keyinput11)
U337_20$enc_5 = XOR(U337_20$enc_4, keyinput12)
U337_20$enc_6 = XOR(U337_20$enc_5, keyinput13)
U337_20$enc_7 = XOR(U337_20$enc_6, keyinput14)
U337_20$enc_8 = XOR(U337_20$enc_7, keyinput15)
U337_20$enc_9 = XOR(U337_20$enc_8, keyinput16)
U337_20$enc_10 = XOR(U337_20$enc_9, keyinput17)
U337_20$enc_11 = XOR(U337_20$enc_10, keyinput18)
U337_20$enc_12 = XOR(U337_20$enc_11, keyinput19)
U337_20$enc_13 = XOR(U337_20$enc_12, keyinput20)
U337_20$enc_14 = XOR(U337_20$enc_13, keyinput21)
U337_20$enc_15 = XOR(U337_20$enc_14, keyinput22)
U337_20$enc_16 = XOR(U337_20$enc_15, keyinput23)
U337_20$enc_17 = XOR(U337_20$enc_16, keyinput24)
U337_20$enc_18 = XOR(U337_20$enc_17, keyinput25)
U337_20$enc_19 = XOR(U337_20$enc_18, keyinput26)
U337_20$enc_20 = XOR(U337_20$enc_19, keyinput27)
U337_20$enc_21 = XOR(U337_20$enc_20, keyinput28)
U337_20$enc_22 = XOR(U337_20$enc_21, keyinput29)
U337_20$enc_23 = XOR(U337_20$enc_22, keyinput30)
U337_20$enc_24 = XOR(U337_20$enc_23, keyinput31)
U337_20$enc_25 = XOR(U337_20$enc_24, keyinput32)
U337_20$enc_26 = XOR(U337_20$enc_25, keyinput33)
U337_20$enc_27 = XOR(U337_20$enc_26, keyinput34)
U337_20$enc_28 = XOR(U337_20$enc_27, keyinput35)
U337_20$enc_29 = XOR(U337_20$enc_28, keyinput36)
U337_20$enc_30 = XOR(U337_20$enc_29, keyinput37)
U337_20$enc_31 = XOR(U337_20$enc_30, keyinput38)
U337_20$enc_32 = XOR(U337_20$enc_31, keyinput39)
U337_20$enc_33 = XOR(U337_20$enc_32, keyinput40)
U337_20$enc_34 = XOR(U337_20$enc_33, keyinput41)
U337_20$enc_35 = XOR(U337_20$enc_34, keyinput42)
U337_20$enc_36 = XOR(U337_20$enc_35, keyinput43)
U337_20$enc_37 = XOR(U337_20$enc_36, keyinput44)
U337_20$enc_38 = XOR(U337_20$enc_37, keyinput45)
U337_20$enc_39 = XOR(U337_20$enc_38, keyinput46)
U337_20$enc_40 = XOR(U337_20$enc_39, keyinput47)
U337_20$enc_41 = XOR(U337_20$enc_40, keyinput48)
U337_20$enc_42 = XOR(U337_20$enc_41, keyinput49)
U337_20$enc_43 = XOR(U337_20$enc_42, keyinput50)
U337_20$enc_44 = XOR(U337_20$enc_43, keyinput51)
U337_20$enc_45 = XOR(U337_20$enc_44, keyinput52)
U337_20$enc_46 = XOR(U337_20$enc_45, keyinput53)
U337_20$enc_47 = XOR(U337_20$enc_46, keyinput54)
U337_20$enc_48 = XOR(U337_20$enc_47, keyinput55)
U337_20$enc_49 = XOR(U337_20$enc_48, keyinput56)
U337_20$enc_50 = XOR(U337_20$enc_49, keyinput57)
U337_20$enc_51 = XOR(U337_20$enc_50, keyinput58)
U337_20$enc_52 = XOR(U337_20$enc_51, keyinput59)
U337_20$enc_53 = XOR(U337_20$enc_52, keyinput60)
U337_20$enc_54 = XOR(U337_20$enc_53, keyinput61)
U337_20$enc_55 = XOR(U337_20$enc_54, keyinput62)
U337_20$enc_56 = XOR(U337_20$enc_55, keyinput63)
U337_20$enc_57 = XOR(U337_20$enc_56, keyinput64)
U337_20$enc = XOR(U337_20$enc_57, keyinput65)


#Input encryption logic for RMIN_REG_7_
RMIN_REG_7__1enc_0 = XOR(RMIN_REG_7__1, keyinput0)
RMIN_REG_7__1enc_1 = XOR(RMIN_REG_7__1enc_0, keyinput1)
RMIN_REG_7__1enc_2 = XOR(RMIN_REG_7__1enc_1, keyinput2)
RMIN_REG_7__1enc_3 = XOR(RMIN_REG_7__1enc_2, keyinput3)
RMIN_REG_7__1enc_4 = XOR(RMIN_REG_7__1enc_3, keyinput4)
RMIN_REG_7__1enc_5 = XOR(RMIN_REG_7__1enc_4, keyinput5)
RMIN_REG_7__1enc_6 = XOR(RMIN_REG_7__1enc_5, keyinput6)
RMIN_REG_7__1enc_7 = XOR(RMIN_REG_7__1enc_6, keyinput7)
RMIN_REG_7__1enc = XOR(RMIN_REG_7__1enc_7, keyinput8)

#Output encryption logic for U336
U336_20$enc_0 = XOR(U336_20, keyinput8)
U336_20$enc_1 = XOR(U336_20$enc_0, keyinput9)
U336_20$enc_2 = XOR(U336_20$enc_1, keyinput10)
U336_20$enc_3 = XOR(U336_20$enc_2, keyinput11)
U336_20$enc_4 = XOR(U336_20$enc_3, keyinput12)
U336_20$enc_5 = XOR(U336_20$enc_4, keyinput13)
U336_20$enc_6 = XOR(U336_20$enc_5, keyinput14)
U336_20$enc_7 = XOR(U336_20$enc_6, keyinput15)
U336_20$enc_8 = XOR(U336_20$enc_7, keyinput16)
U336_20$enc_9 = XOR(U336_20$enc_8, keyinput17)
U336_20$enc_10 = XOR(U336_20$enc_9, keyinput18)
U336_20$enc_11 = XOR(U336_20$enc_10, keyinput19)
U336_20$enc_12 = XOR(U336_20$enc_11, keyinput20)
U336_20$enc_13 = XOR(U336_20$enc_12, keyinput21)
U336_20$enc_14 = XOR(U336_20$enc_13, keyinput22)
U336_20$enc_15 = XOR(U336_20$enc_14, keyinput23)
U336_20$enc_16 = XOR(U336_20$enc_15, keyinput24)
U336_20$enc_17 = XOR(U336_20$enc_16, keyinput25)
U336_20$enc_18 = XOR(U336_20$enc_17, keyinput26)
U336_20$enc_19 = XOR(U336_20$enc_18, keyinput27)
U336_20$enc_20 = XOR(U336_20$enc_19, keyinput28)
U336_20$enc_21 = XOR(U336_20$enc_20, keyinput29)
U336_20$enc_22 = XOR(U336_20$enc_21, keyinput30)
U336_20$enc_23 = XOR(U336_20$enc_22, keyinput31)
U336_20$enc_24 = XOR(U336_20$enc_23, keyinput32)
U336_20$enc_25 = XOR(U336_20$enc_24, keyinput33)
U336_20$enc_26 = XOR(U336_20$enc_25, keyinput34)
U336_20$enc_27 = XOR(U336_20$enc_26, keyinput35)
U336_20$enc_28 = XOR(U336_20$enc_27, keyinput36)
U336_20$enc_29 = XOR(U336_20$enc_28, keyinput37)
U336_20$enc_30 = XOR(U336_20$enc_29, keyinput38)
U336_20$enc_31 = XOR(U336_20$enc_30, keyinput39)
U336_20$enc_32 = XOR(U336_20$enc_31, keyinput40)
U336_20$enc_33 = XOR(U336_20$enc_32, keyinput41)
U336_20$enc_34 = XOR(U336_20$enc_33, keyinput42)
U336_20$enc_35 = XOR(U336_20$enc_34, keyinput43)
U336_20$enc_36 = XOR(U336_20$enc_35, keyinput44)
U336_20$enc_37 = XOR(U336_20$enc_36, keyinput45)
U336_20$enc_38 = XOR(U336_20$enc_37, keyinput46)
U336_20$enc_39 = XOR(U336_20$enc_38, keyinput47)
U336_20$enc_40 = XOR(U336_20$enc_39, keyinput48)
U336_20$enc_41 = XOR(U336_20$enc_40, keyinput49)
U336_20$enc_42 = XOR(U336_20$enc_41, keyinput50)
U336_20$enc_43 = XOR(U336_20$enc_42, keyinput51)
U336_20$enc_44 = XOR(U336_20$enc_43, keyinput52)
U336_20$enc_45 = XOR(U336_20$enc_44, keyinput53)
U336_20$enc_46 = XOR(U336_20$enc_45, keyinput54)
U336_20$enc_47 = XOR(U336_20$enc_46, keyinput55)
U336_20$enc_48 = XOR(U336_20$enc_47, keyinput56)
U336_20$enc_49 = XOR(U336_20$enc_48, keyinput57)
U336_20$enc_50 = XOR(U336_20$enc_49, keyinput58)
U336_20$enc_51 = XOR(U336_20$enc_50, keyinput59)
U336_20$enc_52 = XOR(U336_20$enc_51, keyinput60)
U336_20$enc_53 = XOR(U336_20$enc_52, keyinput61)
U336_20$enc_54 = XOR(U336_20$enc_53, keyinput62)
U336_20$enc_55 = XOR(U336_20$enc_54, keyinput63)
U336_20$enc_56 = XOR(U336_20$enc_55, keyinput64)
U336_20$enc = XOR(U336_20$enc_56, keyinput65)


#Input encryption logic for RMIN_REG_6_
RMIN_REG_6__1enc_0 = XOR(RMIN_REG_6__1, keyinput0)
RMIN_REG_6__1enc_1 = XOR(RMIN_REG_6__1enc_0, keyinput1)
RMIN_REG_6__1enc_2 = XOR(RMIN_REG_6__1enc_1, keyinput2)
RMIN_REG_6__1enc_3 = XOR(RMIN_REG_6__1enc_2, keyinput3)
RMIN_REG_6__1enc_4 = XOR(RMIN_REG_6__1enc_3, keyinput4)
RMIN_REG_6__1enc_5 = XOR(RMIN_REG_6__1enc_4, keyinput5)
RMIN_REG_6__1enc_6 = XOR(RMIN_REG_6__1enc_5, keyinput6)
RMIN_REG_6__1enc_7 = XOR(RMIN_REG_6__1enc_6, keyinput7)
RMIN_REG_6__1enc_8 = XOR(RMIN_REG_6__1enc_7, keyinput8)
RMIN_REG_6__1enc = XOR(RMIN_REG_6__1enc_8, keyinput9)

#Output encryption logic for U335
U335_20$enc_0 = XOR(U335_20, keyinput9)
U335_20$enc_1 = XOR(U335_20$enc_0, keyinput10)
U335_20$enc_2 = XOR(U335_20$enc_1, keyinput11)
U335_20$enc_3 = XOR(U335_20$enc_2, keyinput12)
U335_20$enc_4 = XOR(U335_20$enc_3, keyinput13)
U335_20$enc_5 = XOR(U335_20$enc_4, keyinput14)
U335_20$enc_6 = XOR(U335_20$enc_5, keyinput15)
U335_20$enc_7 = XOR(U335_20$enc_6, keyinput16)
U335_20$enc_8 = XOR(U335_20$enc_7, keyinput17)
U335_20$enc_9 = XOR(U335_20$enc_8, keyinput18)
U335_20$enc_10 = XOR(U335_20$enc_9, keyinput19)
U335_20$enc_11 = XOR(U335_20$enc_10, keyinput20)
U335_20$enc_12 = XOR(U335_20$enc_11, keyinput21)
U335_20$enc_13 = XOR(U335_20$enc_12, keyinput22)
U335_20$enc_14 = XOR(U335_20$enc_13, keyinput23)
U335_20$enc_15 = XOR(U335_20$enc_14, keyinput24)
U335_20$enc_16 = XOR(U335_20$enc_15, keyinput25)
U335_20$enc_17 = XOR(U335_20$enc_16, keyinput26)
U335_20$enc_18 = XOR(U335_20$enc_17, keyinput27)
U335_20$enc_19 = XOR(U335_20$enc_18, keyinput28)
U335_20$enc_20 = XOR(U335_20$enc_19, keyinput29)
U335_20$enc_21 = XOR(U335_20$enc_20, keyinput30)
U335_20$enc_22 = XOR(U335_20$enc_21, keyinput31)
U335_20$enc_23 = XOR(U335_20$enc_22, keyinput32)
U335_20$enc_24 = XOR(U335_20$enc_23, keyinput33)
U335_20$enc_25 = XOR(U335_20$enc_24, keyinput34)
U335_20$enc_26 = XOR(U335_20$enc_25, keyinput35)
U335_20$enc_27 = XOR(U335_20$enc_26, keyinput36)
U335_20$enc_28 = XOR(U335_20$enc_27, keyinput37)
U335_20$enc_29 = XOR(U335_20$enc_28, keyinput38)
U335_20$enc_30 = XOR(U335_20$enc_29, keyinput39)
U335_20$enc_31 = XOR(U335_20$enc_30, keyinput40)
U335_20$enc_32 = XOR(U335_20$enc_31, keyinput41)
U335_20$enc_33 = XOR(U335_20$enc_32, keyinput42)
U335_20$enc_34 = XOR(U335_20$enc_33, keyinput43)
U335_20$enc_35 = XOR(U335_20$enc_34, keyinput44)
U335_20$enc_36 = XOR(U335_20$enc_35, keyinput45)
U335_20$enc_37 = XOR(U335_20$enc_36, keyinput46)
U335_20$enc_38 = XOR(U335_20$enc_37, keyinput47)
U335_20$enc_39 = XOR(U335_20$enc_38, keyinput48)
U335_20$enc_40 = XOR(U335_20$enc_39, keyinput49)
U335_20$enc_41 = XOR(U335_20$enc_40, keyinput50)
U335_20$enc_42 = XOR(U335_20$enc_41, keyinput51)
U335_20$enc_43 = XOR(U335_20$enc_42, keyinput52)
U335_20$enc_44 = XOR(U335_20$enc_43, keyinput53)
U335_20$enc_45 = XOR(U335_20$enc_44, keyinput54)
U335_20$enc_46 = XOR(U335_20$enc_45, keyinput55)
U335_20$enc_47 = XOR(U335_20$enc_46, keyinput56)
U335_20$enc_48 = XOR(U335_20$enc_47, keyinput57)
U335_20$enc_49 = XOR(U335_20$enc_48, keyinput58)
U335_20$enc_50 = XOR(U335_20$enc_49, keyinput59)
U335_20$enc_51 = XOR(U335_20$enc_50, keyinput60)
U335_20$enc_52 = XOR(U335_20$enc_51, keyinput61)
U335_20$enc_53 = XOR(U335_20$enc_52, keyinput62)
U335_20$enc_54 = XOR(U335_20$enc_53, keyinput63)
U335_20$enc_55 = XOR(U335_20$enc_54, keyinput64)
U335_20$enc = XOR(U335_20$enc_55, keyinput65)


#Input encryption logic for RMIN_REG_5_
RMIN_REG_5__1enc_0 = XOR(RMIN_REG_5__1, keyinput0)
RMIN_REG_5__1enc_1 = XOR(RMIN_REG_5__1enc_0, keyinput1)
RMIN_REG_5__1enc_2 = XOR(RMIN_REG_5__1enc_1, keyinput2)
RMIN_REG_5__1enc_3 = XOR(RMIN_REG_5__1enc_2, keyinput3)
RMIN_REG_5__1enc_4 = XOR(RMIN_REG_5__1enc_3, keyinput4)
RMIN_REG_5__1enc_5 = XOR(RMIN_REG_5__1enc_4, keyinput5)
RMIN_REG_5__1enc_6 = XOR(RMIN_REG_5__1enc_5, keyinput6)
RMIN_REG_5__1enc_7 = XOR(RMIN_REG_5__1enc_6, keyinput7)
RMIN_REG_5__1enc_8 = XOR(RMIN_REG_5__1enc_7, keyinput8)
RMIN_REG_5__1enc_9 = XOR(RMIN_REG_5__1enc_8, keyinput9)
RMIN_REG_5__1enc = XOR(RMIN_REG_5__1enc_9, keyinput10)

#Output encryption logic for U334
U334_20$enc_0 = XOR(U334_20, keyinput10)
U334_20$enc_1 = XOR(U334_20$enc_0, keyinput11)
U334_20$enc_2 = XOR(U334_20$enc_1, keyinput12)
U334_20$enc_3 = XOR(U334_20$enc_2, keyinput13)
U334_20$enc_4 = XOR(U334_20$enc_3, keyinput14)
U334_20$enc_5 = XOR(U334_20$enc_4, keyinput15)
U334_20$enc_6 = XOR(U334_20$enc_5, keyinput16)
U334_20$enc_7 = XOR(U334_20$enc_6, keyinput17)
U334_20$enc_8 = XOR(U334_20$enc_7, keyinput18)
U334_20$enc_9 = XOR(U334_20$enc_8, keyinput19)
U334_20$enc_10 = XOR(U334_20$enc_9, keyinput20)
U334_20$enc_11 = XOR(U334_20$enc_10, keyinput21)
U334_20$enc_12 = XOR(U334_20$enc_11, keyinput22)
U334_20$enc_13 = XOR(U334_20$enc_12, keyinput23)
U334_20$enc_14 = XOR(U334_20$enc_13, keyinput24)
U334_20$enc_15 = XOR(U334_20$enc_14, keyinput25)
U334_20$enc_16 = XOR(U334_20$enc_15, keyinput26)
U334_20$enc_17 = XOR(U334_20$enc_16, keyinput27)
U334_20$enc_18 = XOR(U334_20$enc_17, keyinput28)
U334_20$enc_19 = XOR(U334_20$enc_18, keyinput29)
U334_20$enc_20 = XOR(U334_20$enc_19, keyinput30)
U334_20$enc_21 = XOR(U334_20$enc_20, keyinput31)
U334_20$enc_22 = XOR(U334_20$enc_21, keyinput32)
U334_20$enc_23 = XOR(U334_20$enc_22, keyinput33)
U334_20$enc_24 = XOR(U334_20$enc_23, keyinput34)
U334_20$enc_25 = XOR(U334_20$enc_24, keyinput35)
U334_20$enc_26 = XOR(U334_20$enc_25, keyinput36)
U334_20$enc_27 = XOR(U334_20$enc_26, keyinput37)
U334_20$enc_28 = XOR(U334_20$enc_27, keyinput38)
U334_20$enc_29 = XOR(U334_20$enc_28, keyinput39)
U334_20$enc_30 = XOR(U334_20$enc_29, keyinput40)
U334_20$enc_31 = XOR(U334_20$enc_30, keyinput41)
U334_20$enc_32 = XOR(U334_20$enc_31, keyinput42)
U334_20$enc_33 = XOR(U334_20$enc_32, keyinput43)
U334_20$enc_34 = XOR(U334_20$enc_33, keyinput44)
U334_20$enc_35 = XOR(U334_20$enc_34, keyinput45)
U334_20$enc_36 = XOR(U334_20$enc_35, keyinput46)
U334_20$enc_37 = XOR(U334_20$enc_36, keyinput47)
U334_20$enc_38 = XOR(U334_20$enc_37, keyinput48)
U334_20$enc_39 = XOR(U334_20$enc_38, keyinput49)
U334_20$enc_40 = XOR(U334_20$enc_39, keyinput50)
U334_20$enc_41 = XOR(U334_20$enc_40, keyinput51)
U334_20$enc_42 = XOR(U334_20$enc_41, keyinput52)
U334_20$enc_43 = XOR(U334_20$enc_42, keyinput53)
U334_20$enc_44 = XOR(U334_20$enc_43, keyinput54)
U334_20$enc_45 = XOR(U334_20$enc_44, keyinput55)
U334_20$enc_46 = XOR(U334_20$enc_45, keyinput56)
U334_20$enc_47 = XOR(U334_20$enc_46, keyinput57)
U334_20$enc_48 = XOR(U334_20$enc_47, keyinput58)
U334_20$enc_49 = XOR(U334_20$enc_48, keyinput59)
U334_20$enc_50 = XOR(U334_20$enc_49, keyinput60)
U334_20$enc_51 = XOR(U334_20$enc_50, keyinput61)
U334_20$enc_52 = XOR(U334_20$enc_51, keyinput62)
U334_20$enc_53 = XOR(U334_20$enc_52, keyinput63)
U334_20$enc_54 = XOR(U334_20$enc_53, keyinput64)
U334_20$enc = XOR(U334_20$enc_54, keyinput65)


#Input encryption logic for RMIN_REG_4_
RMIN_REG_4__1enc_0 = XOR(RMIN_REG_4__1, keyinput0)
RMIN_REG_4__1enc_1 = XOR(RMIN_REG_4__1enc_0, keyinput1)
RMIN_REG_4__1enc_2 = XOR(RMIN_REG_4__1enc_1, keyinput2)
RMIN_REG_4__1enc_3 = XOR(RMIN_REG_4__1enc_2, keyinput3)
RMIN_REG_4__1enc_4 = XOR(RMIN_REG_4__1enc_3, keyinput4)
RMIN_REG_4__1enc_5 = XOR(RMIN_REG_4__1enc_4, keyinput5)
RMIN_REG_4__1enc_6 = XOR(RMIN_REG_4__1enc_5, keyinput6)
RMIN_REG_4__1enc_7 = XOR(RMIN_REG_4__1enc_6, keyinput7)
RMIN_REG_4__1enc_8 = XOR(RMIN_REG_4__1enc_7, keyinput8)
RMIN_REG_4__1enc_9 = XOR(RMIN_REG_4__1enc_8, keyinput9)
RMIN_REG_4__1enc_10 = XOR(RMIN_REG_4__1enc_9, keyinput10)
RMIN_REG_4__1enc = XOR(RMIN_REG_4__1enc_10, keyinput11)

#Output encryption logic for U333
U333_20$enc_0 = XOR(U333_20, keyinput11)
U333_20$enc_1 = XOR(U333_20$enc_0, keyinput12)
U333_20$enc_2 = XOR(U333_20$enc_1, keyinput13)
U333_20$enc_3 = XOR(U333_20$enc_2, keyinput14)
U333_20$enc_4 = XOR(U333_20$enc_3, keyinput15)
U333_20$enc_5 = XOR(U333_20$enc_4, keyinput16)
U333_20$enc_6 = XOR(U333_20$enc_5, keyinput17)
U333_20$enc_7 = XOR(U333_20$enc_6, keyinput18)
U333_20$enc_8 = XOR(U333_20$enc_7, keyinput19)
U333_20$enc_9 = XOR(U333_20$enc_8, keyinput20)
U333_20$enc_10 = XOR(U333_20$enc_9, keyinput21)
U333_20$enc_11 = XOR(U333_20$enc_10, keyinput22)
U333_20$enc_12 = XOR(U333_20$enc_11, keyinput23)
U333_20$enc_13 = XOR(U333_20$enc_12, keyinput24)
U333_20$enc_14 = XOR(U333_20$enc_13, keyinput25)
U333_20$enc_15 = XOR(U333_20$enc_14, keyinput26)
U333_20$enc_16 = XOR(U333_20$enc_15, keyinput27)
U333_20$enc_17 = XOR(U333_20$enc_16, keyinput28)
U333_20$enc_18 = XOR(U333_20$enc_17, keyinput29)
U333_20$enc_19 = XOR(U333_20$enc_18, keyinput30)
U333_20$enc_20 = XOR(U333_20$enc_19, keyinput31)
U333_20$enc_21 = XOR(U333_20$enc_20, keyinput32)
U333_20$enc_22 = XOR(U333_20$enc_21, keyinput33)
U333_20$enc_23 = XOR(U333_20$enc_22, keyinput34)
U333_20$enc_24 = XOR(U333_20$enc_23, keyinput35)
U333_20$enc_25 = XOR(U333_20$enc_24, keyinput36)
U333_20$enc_26 = XOR(U333_20$enc_25, keyinput37)
U333_20$enc_27 = XOR(U333_20$enc_26, keyinput38)
U333_20$enc_28 = XOR(U333_20$enc_27, keyinput39)
U333_20$enc_29 = XOR(U333_20$enc_28, keyinput40)
U333_20$enc_30 = XOR(U333_20$enc_29, keyinput41)
U333_20$enc_31 = XOR(U333_20$enc_30, keyinput42)
U333_20$enc_32 = XOR(U333_20$enc_31, keyinput43)
U333_20$enc_33 = XOR(U333_20$enc_32, keyinput44)
U333_20$enc_34 = XOR(U333_20$enc_33, keyinput45)
U333_20$enc_35 = XOR(U333_20$enc_34, keyinput46)
U333_20$enc_36 = XOR(U333_20$enc_35, keyinput47)
U333_20$enc_37 = XOR(U333_20$enc_36, keyinput48)
U333_20$enc_38 = XOR(U333_20$enc_37, keyinput49)
U333_20$enc_39 = XOR(U333_20$enc_38, keyinput50)
U333_20$enc_40 = XOR(U333_20$enc_39, keyinput51)
U333_20$enc_41 = XOR(U333_20$enc_40, keyinput52)
U333_20$enc_42 = XOR(U333_20$enc_41, keyinput53)
U333_20$enc_43 = XOR(U333_20$enc_42, keyinput54)
U333_20$enc_44 = XOR(U333_20$enc_43, keyinput55)
U333_20$enc_45 = XOR(U333_20$enc_44, keyinput56)
U333_20$enc_46 = XOR(U333_20$enc_45, keyinput57)
U333_20$enc_47 = XOR(U333_20$enc_46, keyinput58)
U333_20$enc_48 = XOR(U333_20$enc_47, keyinput59)
U333_20$enc_49 = XOR(U333_20$enc_48, keyinput60)
U333_20$enc_50 = XOR(U333_20$enc_49, keyinput61)
U333_20$enc_51 = XOR(U333_20$enc_50, keyinput62)
U333_20$enc_52 = XOR(U333_20$enc_51, keyinput63)
U333_20$enc_53 = XOR(U333_20$enc_52, keyinput64)
U333_20$enc = XOR(U333_20$enc_53, keyinput65)


#Input encryption logic for RMIN_REG_3_
RMIN_REG_3__1enc_0 = XOR(RMIN_REG_3__1, keyinput0)
RMIN_REG_3__1enc_1 = XOR(RMIN_REG_3__1enc_0, keyinput1)
RMIN_REG_3__1enc_2 = XOR(RMIN_REG_3__1enc_1, keyinput2)
RMIN_REG_3__1enc_3 = XOR(RMIN_REG_3__1enc_2, keyinput3)
RMIN_REG_3__1enc_4 = XOR(RMIN_REG_3__1enc_3, keyinput4)
RMIN_REG_3__1enc_5 = XOR(RMIN_REG_3__1enc_4, keyinput5)
RMIN_REG_3__1enc_6 = XOR(RMIN_REG_3__1enc_5, keyinput6)
RMIN_REG_3__1enc_7 = XOR(RMIN_REG_3__1enc_6, keyinput7)
RMIN_REG_3__1enc_8 = XOR(RMIN_REG_3__1enc_7, keyinput8)
RMIN_REG_3__1enc_9 = XOR(RMIN_REG_3__1enc_8, keyinput9)
RMIN_REG_3__1enc_10 = XOR(RMIN_REG_3__1enc_9, keyinput10)
RMIN_REG_3__1enc_11 = XOR(RMIN_REG_3__1enc_10, keyinput11)
RMIN_REG_3__1enc = XOR(RMIN_REG_3__1enc_11, keyinput12)

#Output encryption logic for U332
U332_20$enc_0 = XOR(U332_20, keyinput12)
U332_20$enc_1 = XOR(U332_20$enc_0, keyinput13)
U332_20$enc_2 = XOR(U332_20$enc_1, keyinput14)
U332_20$enc_3 = XOR(U332_20$enc_2, keyinput15)
U332_20$enc_4 = XOR(U332_20$enc_3, keyinput16)
U332_20$enc_5 = XOR(U332_20$enc_4, keyinput17)
U332_20$enc_6 = XOR(U332_20$enc_5, keyinput18)
U332_20$enc_7 = XOR(U332_20$enc_6, keyinput19)
U332_20$enc_8 = XOR(U332_20$enc_7, keyinput20)
U332_20$enc_9 = XOR(U332_20$enc_8, keyinput21)
U332_20$enc_10 = XOR(U332_20$enc_9, keyinput22)
U332_20$enc_11 = XOR(U332_20$enc_10, keyinput23)
U332_20$enc_12 = XOR(U332_20$enc_11, keyinput24)
U332_20$enc_13 = XOR(U332_20$enc_12, keyinput25)
U332_20$enc_14 = XOR(U332_20$enc_13, keyinput26)
U332_20$enc_15 = XOR(U332_20$enc_14, keyinput27)
U332_20$enc_16 = XOR(U332_20$enc_15, keyinput28)
U332_20$enc_17 = XOR(U332_20$enc_16, keyinput29)
U332_20$enc_18 = XOR(U332_20$enc_17, keyinput30)
U332_20$enc_19 = XOR(U332_20$enc_18, keyinput31)
U332_20$enc_20 = XOR(U332_20$enc_19, keyinput32)
U332_20$enc_21 = XOR(U332_20$enc_20, keyinput33)
U332_20$enc_22 = XOR(U332_20$enc_21, keyinput34)
U332_20$enc_23 = XOR(U332_20$enc_22, keyinput35)
U332_20$enc_24 = XOR(U332_20$enc_23, keyinput36)
U332_20$enc_25 = XOR(U332_20$enc_24, keyinput37)
U332_20$enc_26 = XOR(U332_20$enc_25, keyinput38)
U332_20$enc_27 = XOR(U332_20$enc_26, keyinput39)
U332_20$enc_28 = XOR(U332_20$enc_27, keyinput40)
U332_20$enc_29 = XOR(U332_20$enc_28, keyinput41)
U332_20$enc_30 = XOR(U332_20$enc_29, keyinput42)
U332_20$enc_31 = XOR(U332_20$enc_30, keyinput43)
U332_20$enc_32 = XOR(U332_20$enc_31, keyinput44)
U332_20$enc_33 = XOR(U332_20$enc_32, keyinput45)
U332_20$enc_34 = XOR(U332_20$enc_33, keyinput46)
U332_20$enc_35 = XOR(U332_20$enc_34, keyinput47)
U332_20$enc_36 = XOR(U332_20$enc_35, keyinput48)
U332_20$enc_37 = XOR(U332_20$enc_36, keyinput49)
U332_20$enc_38 = XOR(U332_20$enc_37, keyinput50)
U332_20$enc_39 = XOR(U332_20$enc_38, keyinput51)
U332_20$enc_40 = XOR(U332_20$enc_39, keyinput52)
U332_20$enc_41 = XOR(U332_20$enc_40, keyinput53)
U332_20$enc_42 = XOR(U332_20$enc_41, keyinput54)
U332_20$enc_43 = XOR(U332_20$enc_42, keyinput55)
U332_20$enc_44 = XOR(U332_20$enc_43, keyinput56)
U332_20$enc_45 = XOR(U332_20$enc_44, keyinput57)
U332_20$enc_46 = XOR(U332_20$enc_45, keyinput58)
U332_20$enc_47 = XOR(U332_20$enc_46, keyinput59)
U332_20$enc_48 = XOR(U332_20$enc_47, keyinput60)
U332_20$enc_49 = XOR(U332_20$enc_48, keyinput61)
U332_20$enc_50 = XOR(U332_20$enc_49, keyinput62)
U332_20$enc_51 = XOR(U332_20$enc_50, keyinput63)
U332_20$enc_52 = XOR(U332_20$enc_51, keyinput64)
U332_20$enc = XOR(U332_20$enc_52, keyinput65)


#Input encryption logic for RMIN_REG_2_
RMIN_REG_2__1enc_0 = XOR(RMIN_REG_2__1, keyinput0)
RMIN_REG_2__1enc_1 = XOR(RMIN_REG_2__1enc_0, keyinput1)
RMIN_REG_2__1enc_2 = XOR(RMIN_REG_2__1enc_1, keyinput2)
RMIN_REG_2__1enc_3 = XOR(RMIN_REG_2__1enc_2, keyinput3)
RMIN_REG_2__1enc_4 = XOR(RMIN_REG_2__1enc_3, keyinput4)
RMIN_REG_2__1enc_5 = XOR(RMIN_REG_2__1enc_4, keyinput5)
RMIN_REG_2__1enc_6 = XOR(RMIN_REG_2__1enc_5, keyinput6)
RMIN_REG_2__1enc_7 = XOR(RMIN_REG_2__1enc_6, keyinput7)
RMIN_REG_2__1enc_8 = XOR(RMIN_REG_2__1enc_7, keyinput8)
RMIN_REG_2__1enc_9 = XOR(RMIN_REG_2__1enc_8, keyinput9)
RMIN_REG_2__1enc_10 = XOR(RMIN_REG_2__1enc_9, keyinput10)
RMIN_REG_2__1enc_11 = XOR(RMIN_REG_2__1enc_10, keyinput11)
RMIN_REG_2__1enc_12 = XOR(RMIN_REG_2__1enc_11, keyinput12)
RMIN_REG_2__1enc = XOR(RMIN_REG_2__1enc_12, keyinput13)

#Output encryption logic for U331
U331_20$enc_0 = XOR(U331_20, keyinput13)
U331_20$enc_1 = XOR(U331_20$enc_0, keyinput14)
U331_20$enc_2 = XOR(U331_20$enc_1, keyinput15)
U331_20$enc_3 = XOR(U331_20$enc_2, keyinput16)
U331_20$enc_4 = XOR(U331_20$enc_3, keyinput17)
U331_20$enc_5 = XOR(U331_20$enc_4, keyinput18)
U331_20$enc_6 = XOR(U331_20$enc_5, keyinput19)
U331_20$enc_7 = XOR(U331_20$enc_6, keyinput20)
U331_20$enc_8 = XOR(U331_20$enc_7, keyinput21)
U331_20$enc_9 = XOR(U331_20$enc_8, keyinput22)
U331_20$enc_10 = XOR(U331_20$enc_9, keyinput23)
U331_20$enc_11 = XOR(U331_20$enc_10, keyinput24)
U331_20$enc_12 = XOR(U331_20$enc_11, keyinput25)
U331_20$enc_13 = XOR(U331_20$enc_12, keyinput26)
U331_20$enc_14 = XOR(U331_20$enc_13, keyinput27)
U331_20$enc_15 = XOR(U331_20$enc_14, keyinput28)
U331_20$enc_16 = XOR(U331_20$enc_15, keyinput29)
U331_20$enc_17 = XOR(U331_20$enc_16, keyinput30)
U331_20$enc_18 = XOR(U331_20$enc_17, keyinput31)
U331_20$enc_19 = XOR(U331_20$enc_18, keyinput32)
U331_20$enc_20 = XOR(U331_20$enc_19, keyinput33)
U331_20$enc_21 = XOR(U331_20$enc_20, keyinput34)
U331_20$enc_22 = XOR(U331_20$enc_21, keyinput35)
U331_20$enc_23 = XOR(U331_20$enc_22, keyinput36)
U331_20$enc_24 = XOR(U331_20$enc_23, keyinput37)
U331_20$enc_25 = XOR(U331_20$enc_24, keyinput38)
U331_20$enc_26 = XOR(U331_20$enc_25, keyinput39)
U331_20$enc_27 = XOR(U331_20$enc_26, keyinput40)
U331_20$enc_28 = XOR(U331_20$enc_27, keyinput41)
U331_20$enc_29 = XOR(U331_20$enc_28, keyinput42)
U331_20$enc_30 = XOR(U331_20$enc_29, keyinput43)
U331_20$enc_31 = XOR(U331_20$enc_30, keyinput44)
U331_20$enc_32 = XOR(U331_20$enc_31, keyinput45)
U331_20$enc_33 = XOR(U331_20$enc_32, keyinput46)
U331_20$enc_34 = XOR(U331_20$enc_33, keyinput47)
U331_20$enc_35 = XOR(U331_20$enc_34, keyinput48)
U331_20$enc_36 = XOR(U331_20$enc_35, keyinput49)
U331_20$enc_37 = XOR(U331_20$enc_36, keyinput50)
U331_20$enc_38 = XOR(U331_20$enc_37, keyinput51)
U331_20$enc_39 = XOR(U331_20$enc_38, keyinput52)
U331_20$enc_40 = XOR(U331_20$enc_39, keyinput53)
U331_20$enc_41 = XOR(U331_20$enc_40, keyinput54)
U331_20$enc_42 = XOR(U331_20$enc_41, keyinput55)
U331_20$enc_43 = XOR(U331_20$enc_42, keyinput56)
U331_20$enc_44 = XOR(U331_20$enc_43, keyinput57)
U331_20$enc_45 = XOR(U331_20$enc_44, keyinput58)
U331_20$enc_46 = XOR(U331_20$enc_45, keyinput59)
U331_20$enc_47 = XOR(U331_20$enc_46, keyinput60)
U331_20$enc_48 = XOR(U331_20$enc_47, keyinput61)
U331_20$enc_49 = XOR(U331_20$enc_48, keyinput62)
U331_20$enc_50 = XOR(U331_20$enc_49, keyinput63)
U331_20$enc_51 = XOR(U331_20$enc_50, keyinput64)
U331_20$enc = XOR(U331_20$enc_51, keyinput65)


#Input encryption logic for RMIN_REG_1_
RMIN_REG_1__1enc_0 = XOR(RMIN_REG_1__1, keyinput0)
RMIN_REG_1__1enc_1 = XOR(RMIN_REG_1__1enc_0, keyinput1)
RMIN_REG_1__1enc_2 = XOR(RMIN_REG_1__1enc_1, keyinput2)
RMIN_REG_1__1enc_3 = XOR(RMIN_REG_1__1enc_2, keyinput3)
RMIN_REG_1__1enc_4 = XOR(RMIN_REG_1__1enc_3, keyinput4)
RMIN_REG_1__1enc_5 = XOR(RMIN_REG_1__1enc_4, keyinput5)
RMIN_REG_1__1enc_6 = XOR(RMIN_REG_1__1enc_5, keyinput6)
RMIN_REG_1__1enc_7 = XOR(RMIN_REG_1__1enc_6, keyinput7)
RMIN_REG_1__1enc_8 = XOR(RMIN_REG_1__1enc_7, keyinput8)
RMIN_REG_1__1enc_9 = XOR(RMIN_REG_1__1enc_8, keyinput9)
RMIN_REG_1__1enc_10 = XOR(RMIN_REG_1__1enc_9, keyinput10)
RMIN_REG_1__1enc_11 = XOR(RMIN_REG_1__1enc_10, keyinput11)
RMIN_REG_1__1enc_12 = XOR(RMIN_REG_1__1enc_11, keyinput12)
RMIN_REG_1__1enc_13 = XOR(RMIN_REG_1__1enc_12, keyinput13)
RMIN_REG_1__1enc = XOR(RMIN_REG_1__1enc_13, keyinput14)

#Output encryption logic for U330
U330_20$enc_0 = XOR(U330_20, keyinput14)
U330_20$enc_1 = XOR(U330_20$enc_0, keyinput15)
U330_20$enc_2 = XOR(U330_20$enc_1, keyinput16)
U330_20$enc_3 = XOR(U330_20$enc_2, keyinput17)
U330_20$enc_4 = XOR(U330_20$enc_3, keyinput18)
U330_20$enc_5 = XOR(U330_20$enc_4, keyinput19)
U330_20$enc_6 = XOR(U330_20$enc_5, keyinput20)
U330_20$enc_7 = XOR(U330_20$enc_6, keyinput21)
U330_20$enc_8 = XOR(U330_20$enc_7, keyinput22)
U330_20$enc_9 = XOR(U330_20$enc_8, keyinput23)
U330_20$enc_10 = XOR(U330_20$enc_9, keyinput24)
U330_20$enc_11 = XOR(U330_20$enc_10, keyinput25)
U330_20$enc_12 = XOR(U330_20$enc_11, keyinput26)
U330_20$enc_13 = XOR(U330_20$enc_12, keyinput27)
U330_20$enc_14 = XOR(U330_20$enc_13, keyinput28)
U330_20$enc_15 = XOR(U330_20$enc_14, keyinput29)
U330_20$enc_16 = XOR(U330_20$enc_15, keyinput30)
U330_20$enc_17 = XOR(U330_20$enc_16, keyinput31)
U330_20$enc_18 = XOR(U330_20$enc_17, keyinput32)
U330_20$enc_19 = XOR(U330_20$enc_18, keyinput33)
U330_20$enc_20 = XOR(U330_20$enc_19, keyinput34)
U330_20$enc_21 = XOR(U330_20$enc_20, keyinput35)
U330_20$enc_22 = XOR(U330_20$enc_21, keyinput36)
U330_20$enc_23 = XOR(U330_20$enc_22, keyinput37)
U330_20$enc_24 = XOR(U330_20$enc_23, keyinput38)
U330_20$enc_25 = XOR(U330_20$enc_24, keyinput39)
U330_20$enc_26 = XOR(U330_20$enc_25, keyinput40)
U330_20$enc_27 = XOR(U330_20$enc_26, keyinput41)
U330_20$enc_28 = XOR(U330_20$enc_27, keyinput42)
U330_20$enc_29 = XOR(U330_20$enc_28, keyinput43)
U330_20$enc_30 = XOR(U330_20$enc_29, keyinput44)
U330_20$enc_31 = XOR(U330_20$enc_30, keyinput45)
U330_20$enc_32 = XOR(U330_20$enc_31, keyinput46)
U330_20$enc_33 = XOR(U330_20$enc_32, keyinput47)
U330_20$enc_34 = XOR(U330_20$enc_33, keyinput48)
U330_20$enc_35 = XOR(U330_20$enc_34, keyinput49)
U330_20$enc_36 = XOR(U330_20$enc_35, keyinput50)
U330_20$enc_37 = XOR(U330_20$enc_36, keyinput51)
U330_20$enc_38 = XOR(U330_20$enc_37, keyinput52)
U330_20$enc_39 = XOR(U330_20$enc_38, keyinput53)
U330_20$enc_40 = XOR(U330_20$enc_39, keyinput54)
U330_20$enc_41 = XOR(U330_20$enc_40, keyinput55)
U330_20$enc_42 = XOR(U330_20$enc_41, keyinput56)
U330_20$enc_43 = XOR(U330_20$enc_42, keyinput57)
U330_20$enc_44 = XOR(U330_20$enc_43, keyinput58)
U330_20$enc_45 = XOR(U330_20$enc_44, keyinput59)
U330_20$enc_46 = XOR(U330_20$enc_45, keyinput60)
U330_20$enc_47 = XOR(U330_20$enc_46, keyinput61)
U330_20$enc_48 = XOR(U330_20$enc_47, keyinput62)
U330_20$enc_49 = XOR(U330_20$enc_48, keyinput63)
U330_20$enc_50 = XOR(U330_20$enc_49, keyinput64)
U330_20$enc = XOR(U330_20$enc_50, keyinput65)


#Input encryption logic for RMIN_REG_0_
RMIN_REG_0__1enc_0 = XOR(RMIN_REG_0__1, keyinput0)
RMIN_REG_0__1enc_1 = XOR(RMIN_REG_0__1enc_0, keyinput1)
RMIN_REG_0__1enc_2 = XOR(RMIN_REG_0__1enc_1, keyinput2)
RMIN_REG_0__1enc_3 = XOR(RMIN_REG_0__1enc_2, keyinput3)
RMIN_REG_0__1enc_4 = XOR(RMIN_REG_0__1enc_3, keyinput4)
RMIN_REG_0__1enc_5 = XOR(RMIN_REG_0__1enc_4, keyinput5)
RMIN_REG_0__1enc_6 = XOR(RMIN_REG_0__1enc_5, keyinput6)
RMIN_REG_0__1enc_7 = XOR(RMIN_REG_0__1enc_6, keyinput7)
RMIN_REG_0__1enc_8 = XOR(RMIN_REG_0__1enc_7, keyinput8)
RMIN_REG_0__1enc_9 = XOR(RMIN_REG_0__1enc_8, keyinput9)
RMIN_REG_0__1enc_10 = XOR(RMIN_REG_0__1enc_9, keyinput10)
RMIN_REG_0__1enc_11 = XOR(RMIN_REG_0__1enc_10, keyinput11)
RMIN_REG_0__1enc_12 = XOR(RMIN_REG_0__1enc_11, keyinput12)
RMIN_REG_0__1enc_13 = XOR(RMIN_REG_0__1enc_12, keyinput13)
RMIN_REG_0__1enc_14 = XOR(RMIN_REG_0__1enc_13, keyinput14)
RMIN_REG_0__1enc = XOR(RMIN_REG_0__1enc_14, keyinput15)

#Output encryption logic for U329
U329_20$enc_0 = XOR(U329_20, keyinput15)
U329_20$enc_1 = XOR(U329_20$enc_0, keyinput16)
U329_20$enc_2 = XOR(U329_20$enc_1, keyinput17)
U329_20$enc_3 = XOR(U329_20$enc_2, keyinput18)
U329_20$enc_4 = XOR(U329_20$enc_3, keyinput19)
U329_20$enc_5 = XOR(U329_20$enc_4, keyinput20)
U329_20$enc_6 = XOR(U329_20$enc_5, keyinput21)
U329_20$enc_7 = XOR(U329_20$enc_6, keyinput22)
U329_20$enc_8 = XOR(U329_20$enc_7, keyinput23)
U329_20$enc_9 = XOR(U329_20$enc_8, keyinput24)
U329_20$enc_10 = XOR(U329_20$enc_9, keyinput25)
U329_20$enc_11 = XOR(U329_20$enc_10, keyinput26)
U329_20$enc_12 = XOR(U329_20$enc_11, keyinput27)
U329_20$enc_13 = XOR(U329_20$enc_12, keyinput28)
U329_20$enc_14 = XOR(U329_20$enc_13, keyinput29)
U329_20$enc_15 = XOR(U329_20$enc_14, keyinput30)
U329_20$enc_16 = XOR(U329_20$enc_15, keyinput31)
U329_20$enc_17 = XOR(U329_20$enc_16, keyinput32)
U329_20$enc_18 = XOR(U329_20$enc_17, keyinput33)
U329_20$enc_19 = XOR(U329_20$enc_18, keyinput34)
U329_20$enc_20 = XOR(U329_20$enc_19, keyinput35)
U329_20$enc_21 = XOR(U329_20$enc_20, keyinput36)
U329_20$enc_22 = XOR(U329_20$enc_21, keyinput37)
U329_20$enc_23 = XOR(U329_20$enc_22, keyinput38)
U329_20$enc_24 = XOR(U329_20$enc_23, keyinput39)
U329_20$enc_25 = XOR(U329_20$enc_24, keyinput40)
U329_20$enc_26 = XOR(U329_20$enc_25, keyinput41)
U329_20$enc_27 = XOR(U329_20$enc_26, keyinput42)
U329_20$enc_28 = XOR(U329_20$enc_27, keyinput43)
U329_20$enc_29 = XOR(U329_20$enc_28, keyinput44)
U329_20$enc_30 = XOR(U329_20$enc_29, keyinput45)
U329_20$enc_31 = XOR(U329_20$enc_30, keyinput46)
U329_20$enc_32 = XOR(U329_20$enc_31, keyinput47)
U329_20$enc_33 = XOR(U329_20$enc_32, keyinput48)
U329_20$enc_34 = XOR(U329_20$enc_33, keyinput49)
U329_20$enc_35 = XOR(U329_20$enc_34, keyinput50)
U329_20$enc_36 = XOR(U329_20$enc_35, keyinput51)
U329_20$enc_37 = XOR(U329_20$enc_36, keyinput52)
U329_20$enc_38 = XOR(U329_20$enc_37, keyinput53)
U329_20$enc_39 = XOR(U329_20$enc_38, keyinput54)
U329_20$enc_40 = XOR(U329_20$enc_39, keyinput55)
U329_20$enc_41 = XOR(U329_20$enc_40, keyinput56)
U329_20$enc_42 = XOR(U329_20$enc_41, keyinput57)
U329_20$enc_43 = XOR(U329_20$enc_42, keyinput58)
U329_20$enc_44 = XOR(U329_20$enc_43, keyinput59)
U329_20$enc_45 = XOR(U329_20$enc_44, keyinput60)
U329_20$enc_46 = XOR(U329_20$enc_45, keyinput61)
U329_20$enc_47 = XOR(U329_20$enc_46, keyinput62)
U329_20$enc_48 = XOR(U329_20$enc_47, keyinput63)
U329_20$enc_49 = XOR(U329_20$enc_48, keyinput64)
U329_20$enc = XOR(U329_20$enc_49, keyinput65)


#Input encryption logic for RLAST_REG_7_
RLAST_REG_7__1enc_0 = XOR(RLAST_REG_7__1, keyinput0)
RLAST_REG_7__1enc_1 = XOR(RLAST_REG_7__1enc_0, keyinput1)
RLAST_REG_7__1enc_2 = XOR(RLAST_REG_7__1enc_1, keyinput2)
RLAST_REG_7__1enc_3 = XOR(RLAST_REG_7__1enc_2, keyinput3)
RLAST_REG_7__1enc_4 = XOR(RLAST_REG_7__1enc_3, keyinput4)
RLAST_REG_7__1enc_5 = XOR(RLAST_REG_7__1enc_4, keyinput5)
RLAST_REG_7__1enc_6 = XOR(RLAST_REG_7__1enc_5, keyinput6)
RLAST_REG_7__1enc_7 = XOR(RLAST_REG_7__1enc_6, keyinput7)
RLAST_REG_7__1enc_8 = XOR(RLAST_REG_7__1enc_7, keyinput8)
RLAST_REG_7__1enc_9 = XOR(RLAST_REG_7__1enc_8, keyinput9)
RLAST_REG_7__1enc_10 = XOR(RLAST_REG_7__1enc_9, keyinput10)
RLAST_REG_7__1enc_11 = XOR(RLAST_REG_7__1enc_10, keyinput11)
RLAST_REG_7__1enc_12 = XOR(RLAST_REG_7__1enc_11, keyinput12)
RLAST_REG_7__1enc_13 = XOR(RLAST_REG_7__1enc_12, keyinput13)
RLAST_REG_7__1enc_14 = XOR(RLAST_REG_7__1enc_13, keyinput14)
RLAST_REG_7__1enc_15 = XOR(RLAST_REG_7__1enc_14, keyinput15)
RLAST_REG_7__1enc = XOR(RLAST_REG_7__1enc_15, keyinput16)

#Output encryption logic for U328
U328_20$enc_0 = XOR(U328_20, keyinput16)
U328_20$enc_1 = XOR(U328_20$enc_0, keyinput17)
U328_20$enc_2 = XOR(U328_20$enc_1, keyinput18)
U328_20$enc_3 = XOR(U328_20$enc_2, keyinput19)
U328_20$enc_4 = XOR(U328_20$enc_3, keyinput20)
U328_20$enc_5 = XOR(U328_20$enc_4, keyinput21)
U328_20$enc_6 = XOR(U328_20$enc_5, keyinput22)
U328_20$enc_7 = XOR(U328_20$enc_6, keyinput23)
U328_20$enc_8 = XOR(U328_20$enc_7, keyinput24)
U328_20$enc_9 = XOR(U328_20$enc_8, keyinput25)
U328_20$enc_10 = XOR(U328_20$enc_9, keyinput26)
U328_20$enc_11 = XOR(U328_20$enc_10, keyinput27)
U328_20$enc_12 = XOR(U328_20$enc_11, keyinput28)
U328_20$enc_13 = XOR(U328_20$enc_12, keyinput29)
U328_20$enc_14 = XOR(U328_20$enc_13, keyinput30)
U328_20$enc_15 = XOR(U328_20$enc_14, keyinput31)
U328_20$enc_16 = XOR(U328_20$enc_15, keyinput32)
U328_20$enc_17 = XOR(U328_20$enc_16, keyinput33)
U328_20$enc_18 = XOR(U328_20$enc_17, keyinput34)
U328_20$enc_19 = XOR(U328_20$enc_18, keyinput35)
U328_20$enc_20 = XOR(U328_20$enc_19, keyinput36)
U328_20$enc_21 = XOR(U328_20$enc_20, keyinput37)
U328_20$enc_22 = XOR(U328_20$enc_21, keyinput38)
U328_20$enc_23 = XOR(U328_20$enc_22, keyinput39)
U328_20$enc_24 = XOR(U328_20$enc_23, keyinput40)
U328_20$enc_25 = XOR(U328_20$enc_24, keyinput41)
U328_20$enc_26 = XOR(U328_20$enc_25, keyinput42)
U328_20$enc_27 = XOR(U328_20$enc_26, keyinput43)
U328_20$enc_28 = XOR(U328_20$enc_27, keyinput44)
U328_20$enc_29 = XOR(U328_20$enc_28, keyinput45)
U328_20$enc_30 = XOR(U328_20$enc_29, keyinput46)
U328_20$enc_31 = XOR(U328_20$enc_30, keyinput47)
U328_20$enc_32 = XOR(U328_20$enc_31, keyinput48)
U328_20$enc_33 = XOR(U328_20$enc_32, keyinput49)
U328_20$enc_34 = XOR(U328_20$enc_33, keyinput50)
U328_20$enc_35 = XOR(U328_20$enc_34, keyinput51)
U328_20$enc_36 = XOR(U328_20$enc_35, keyinput52)
U328_20$enc_37 = XOR(U328_20$enc_36, keyinput53)
U328_20$enc_38 = XOR(U328_20$enc_37, keyinput54)
U328_20$enc_39 = XOR(U328_20$enc_38, keyinput55)
U328_20$enc_40 = XOR(U328_20$enc_39, keyinput56)
U328_20$enc_41 = XOR(U328_20$enc_40, keyinput57)
U328_20$enc_42 = XOR(U328_20$enc_41, keyinput58)
U328_20$enc_43 = XOR(U328_20$enc_42, keyinput59)
U328_20$enc_44 = XOR(U328_20$enc_43, keyinput60)
U328_20$enc_45 = XOR(U328_20$enc_44, keyinput61)
U328_20$enc_46 = XOR(U328_20$enc_45, keyinput62)
U328_20$enc_47 = XOR(U328_20$enc_46, keyinput63)
U328_20$enc_48 = XOR(U328_20$enc_47, keyinput64)
U328_20$enc = XOR(U328_20$enc_48, keyinput65)


#Input encryption logic for RLAST_REG_6_
RLAST_REG_6__1enc_0 = XOR(RLAST_REG_6__1, keyinput0)
RLAST_REG_6__1enc_1 = XOR(RLAST_REG_6__1enc_0, keyinput1)
RLAST_REG_6__1enc_2 = XOR(RLAST_REG_6__1enc_1, keyinput2)
RLAST_REG_6__1enc_3 = XOR(RLAST_REG_6__1enc_2, keyinput3)
RLAST_REG_6__1enc_4 = XOR(RLAST_REG_6__1enc_3, keyinput4)
RLAST_REG_6__1enc_5 = XOR(RLAST_REG_6__1enc_4, keyinput5)
RLAST_REG_6__1enc_6 = XOR(RLAST_REG_6__1enc_5, keyinput6)
RLAST_REG_6__1enc_7 = XOR(RLAST_REG_6__1enc_6, keyinput7)
RLAST_REG_6__1enc_8 = XOR(RLAST_REG_6__1enc_7, keyinput8)
RLAST_REG_6__1enc_9 = XOR(RLAST_REG_6__1enc_8, keyinput9)
RLAST_REG_6__1enc_10 = XOR(RLAST_REG_6__1enc_9, keyinput10)
RLAST_REG_6__1enc_11 = XOR(RLAST_REG_6__1enc_10, keyinput11)
RLAST_REG_6__1enc_12 = XOR(RLAST_REG_6__1enc_11, keyinput12)
RLAST_REG_6__1enc_13 = XOR(RLAST_REG_6__1enc_12, keyinput13)
RLAST_REG_6__1enc_14 = XOR(RLAST_REG_6__1enc_13, keyinput14)
RLAST_REG_6__1enc_15 = XOR(RLAST_REG_6__1enc_14, keyinput15)
RLAST_REG_6__1enc_16 = XOR(RLAST_REG_6__1enc_15, keyinput16)
RLAST_REG_6__1enc = XOR(RLAST_REG_6__1enc_16, keyinput17)

#Output encryption logic for U327
U327_20$enc_0 = XOR(U327_20, keyinput17)
U327_20$enc_1 = XOR(U327_20$enc_0, keyinput18)
U327_20$enc_2 = XOR(U327_20$enc_1, keyinput19)
U327_20$enc_3 = XOR(U327_20$enc_2, keyinput20)
U327_20$enc_4 = XOR(U327_20$enc_3, keyinput21)
U327_20$enc_5 = XOR(U327_20$enc_4, keyinput22)
U327_20$enc_6 = XOR(U327_20$enc_5, keyinput23)
U327_20$enc_7 = XOR(U327_20$enc_6, keyinput24)
U327_20$enc_8 = XOR(U327_20$enc_7, keyinput25)
U327_20$enc_9 = XOR(U327_20$enc_8, keyinput26)
U327_20$enc_10 = XOR(U327_20$enc_9, keyinput27)
U327_20$enc_11 = XOR(U327_20$enc_10, keyinput28)
U327_20$enc_12 = XOR(U327_20$enc_11, keyinput29)
U327_20$enc_13 = XOR(U327_20$enc_12, keyinput30)
U327_20$enc_14 = XOR(U327_20$enc_13, keyinput31)
U327_20$enc_15 = XOR(U327_20$enc_14, keyinput32)
U327_20$enc_16 = XOR(U327_20$enc_15, keyinput33)
U327_20$enc_17 = XOR(U327_20$enc_16, keyinput34)
U327_20$enc_18 = XOR(U327_20$enc_17, keyinput35)
U327_20$enc_19 = XOR(U327_20$enc_18, keyinput36)
U327_20$enc_20 = XOR(U327_20$enc_19, keyinput37)
U327_20$enc_21 = XOR(U327_20$enc_20, keyinput38)
U327_20$enc_22 = XOR(U327_20$enc_21, keyinput39)
U327_20$enc_23 = XOR(U327_20$enc_22, keyinput40)
U327_20$enc_24 = XOR(U327_20$enc_23, keyinput41)
U327_20$enc_25 = XOR(U327_20$enc_24, keyinput42)
U327_20$enc_26 = XOR(U327_20$enc_25, keyinput43)
U327_20$enc_27 = XOR(U327_20$enc_26, keyinput44)
U327_20$enc_28 = XOR(U327_20$enc_27, keyinput45)
U327_20$enc_29 = XOR(U327_20$enc_28, keyinput46)
U327_20$enc_30 = XOR(U327_20$enc_29, keyinput47)
U327_20$enc_31 = XOR(U327_20$enc_30, keyinput48)
U327_20$enc_32 = XOR(U327_20$enc_31, keyinput49)
U327_20$enc_33 = XOR(U327_20$enc_32, keyinput50)
U327_20$enc_34 = XOR(U327_20$enc_33, keyinput51)
U327_20$enc_35 = XOR(U327_20$enc_34, keyinput52)
U327_20$enc_36 = XOR(U327_20$enc_35, keyinput53)
U327_20$enc_37 = XOR(U327_20$enc_36, keyinput54)
U327_20$enc_38 = XOR(U327_20$enc_37, keyinput55)
U327_20$enc_39 = XOR(U327_20$enc_38, keyinput56)
U327_20$enc_40 = XOR(U327_20$enc_39, keyinput57)
U327_20$enc_41 = XOR(U327_20$enc_40, keyinput58)
U327_20$enc_42 = XOR(U327_20$enc_41, keyinput59)
U327_20$enc_43 = XOR(U327_20$enc_42, keyinput60)
U327_20$enc_44 = XOR(U327_20$enc_43, keyinput61)
U327_20$enc_45 = XOR(U327_20$enc_44, keyinput62)
U327_20$enc_46 = XOR(U327_20$enc_45, keyinput63)
U327_20$enc_47 = XOR(U327_20$enc_46, keyinput64)
U327_20$enc = XOR(U327_20$enc_47, keyinput65)


#Input encryption logic for RLAST_REG_5_
RLAST_REG_5__1enc_0 = XOR(RLAST_REG_5__1, keyinput0)
RLAST_REG_5__1enc_1 = XOR(RLAST_REG_5__1enc_0, keyinput1)
RLAST_REG_5__1enc_2 = XOR(RLAST_REG_5__1enc_1, keyinput2)
RLAST_REG_5__1enc_3 = XOR(RLAST_REG_5__1enc_2, keyinput3)
RLAST_REG_5__1enc_4 = XOR(RLAST_REG_5__1enc_3, keyinput4)
RLAST_REG_5__1enc_5 = XOR(RLAST_REG_5__1enc_4, keyinput5)
RLAST_REG_5__1enc_6 = XOR(RLAST_REG_5__1enc_5, keyinput6)
RLAST_REG_5__1enc_7 = XOR(RLAST_REG_5__1enc_6, keyinput7)
RLAST_REG_5__1enc_8 = XOR(RLAST_REG_5__1enc_7, keyinput8)
RLAST_REG_5__1enc_9 = XOR(RLAST_REG_5__1enc_8, keyinput9)
RLAST_REG_5__1enc_10 = XOR(RLAST_REG_5__1enc_9, keyinput10)
RLAST_REG_5__1enc_11 = XOR(RLAST_REG_5__1enc_10, keyinput11)
RLAST_REG_5__1enc_12 = XOR(RLAST_REG_5__1enc_11, keyinput12)
RLAST_REG_5__1enc_13 = XOR(RLAST_REG_5__1enc_12, keyinput13)
RLAST_REG_5__1enc_14 = XOR(RLAST_REG_5__1enc_13, keyinput14)
RLAST_REG_5__1enc_15 = XOR(RLAST_REG_5__1enc_14, keyinput15)
RLAST_REG_5__1enc_16 = XOR(RLAST_REG_5__1enc_15, keyinput16)
RLAST_REG_5__1enc_17 = XOR(RLAST_REG_5__1enc_16, keyinput17)
RLAST_REG_5__1enc = XOR(RLAST_REG_5__1enc_17, keyinput18)

#Output encryption logic for U326
U326_20$enc_0 = XOR(U326_20, keyinput18)
U326_20$enc_1 = XOR(U326_20$enc_0, keyinput19)
U326_20$enc_2 = XOR(U326_20$enc_1, keyinput20)
U326_20$enc_3 = XOR(U326_20$enc_2, keyinput21)
U326_20$enc_4 = XOR(U326_20$enc_3, keyinput22)
U326_20$enc_5 = XOR(U326_20$enc_4, keyinput23)
U326_20$enc_6 = XOR(U326_20$enc_5, keyinput24)
U326_20$enc_7 = XOR(U326_20$enc_6, keyinput25)
U326_20$enc_8 = XOR(U326_20$enc_7, keyinput26)
U326_20$enc_9 = XOR(U326_20$enc_8, keyinput27)
U326_20$enc_10 = XOR(U326_20$enc_9, keyinput28)
U326_20$enc_11 = XOR(U326_20$enc_10, keyinput29)
U326_20$enc_12 = XOR(U326_20$enc_11, keyinput30)
U326_20$enc_13 = XOR(U326_20$enc_12, keyinput31)
U326_20$enc_14 = XOR(U326_20$enc_13, keyinput32)
U326_20$enc_15 = XOR(U326_20$enc_14, keyinput33)
U326_20$enc_16 = XOR(U326_20$enc_15, keyinput34)
U326_20$enc_17 = XOR(U326_20$enc_16, keyinput35)
U326_20$enc_18 = XOR(U326_20$enc_17, keyinput36)
U326_20$enc_19 = XOR(U326_20$enc_18, keyinput37)
U326_20$enc_20 = XOR(U326_20$enc_19, keyinput38)
U326_20$enc_21 = XOR(U326_20$enc_20, keyinput39)
U326_20$enc_22 = XOR(U326_20$enc_21, keyinput40)
U326_20$enc_23 = XOR(U326_20$enc_22, keyinput41)
U326_20$enc_24 = XOR(U326_20$enc_23, keyinput42)
U326_20$enc_25 = XOR(U326_20$enc_24, keyinput43)
U326_20$enc_26 = XOR(U326_20$enc_25, keyinput44)
U326_20$enc_27 = XOR(U326_20$enc_26, keyinput45)
U326_20$enc_28 = XOR(U326_20$enc_27, keyinput46)
U326_20$enc_29 = XOR(U326_20$enc_28, keyinput47)
U326_20$enc_30 = XOR(U326_20$enc_29, keyinput48)
U326_20$enc_31 = XOR(U326_20$enc_30, keyinput49)
U326_20$enc_32 = XOR(U326_20$enc_31, keyinput50)
U326_20$enc_33 = XOR(U326_20$enc_32, keyinput51)
U326_20$enc_34 = XOR(U326_20$enc_33, keyinput52)
U326_20$enc_35 = XOR(U326_20$enc_34, keyinput53)
U326_20$enc_36 = XOR(U326_20$enc_35, keyinput54)
U326_20$enc_37 = XOR(U326_20$enc_36, keyinput55)
U326_20$enc_38 = XOR(U326_20$enc_37, keyinput56)
U326_20$enc_39 = XOR(U326_20$enc_38, keyinput57)
U326_20$enc_40 = XOR(U326_20$enc_39, keyinput58)
U326_20$enc_41 = XOR(U326_20$enc_40, keyinput59)
U326_20$enc_42 = XOR(U326_20$enc_41, keyinput60)
U326_20$enc_43 = XOR(U326_20$enc_42, keyinput61)
U326_20$enc_44 = XOR(U326_20$enc_43, keyinput62)
U326_20$enc_45 = XOR(U326_20$enc_44, keyinput63)
U326_20$enc_46 = XOR(U326_20$enc_45, keyinput64)
U326_20$enc = XOR(U326_20$enc_46, keyinput65)


#Input encryption logic for RLAST_REG_4_
RLAST_REG_4__1enc_0 = XOR(RLAST_REG_4__1, keyinput0)
RLAST_REG_4__1enc_1 = XOR(RLAST_REG_4__1enc_0, keyinput1)
RLAST_REG_4__1enc_2 = XOR(RLAST_REG_4__1enc_1, keyinput2)
RLAST_REG_4__1enc_3 = XOR(RLAST_REG_4__1enc_2, keyinput3)
RLAST_REG_4__1enc_4 = XOR(RLAST_REG_4__1enc_3, keyinput4)
RLAST_REG_4__1enc_5 = XOR(RLAST_REG_4__1enc_4, keyinput5)
RLAST_REG_4__1enc_6 = XOR(RLAST_REG_4__1enc_5, keyinput6)
RLAST_REG_4__1enc_7 = XOR(RLAST_REG_4__1enc_6, keyinput7)
RLAST_REG_4__1enc_8 = XOR(RLAST_REG_4__1enc_7, keyinput8)
RLAST_REG_4__1enc_9 = XOR(RLAST_REG_4__1enc_8, keyinput9)
RLAST_REG_4__1enc_10 = XOR(RLAST_REG_4__1enc_9, keyinput10)
RLAST_REG_4__1enc_11 = XOR(RLAST_REG_4__1enc_10, keyinput11)
RLAST_REG_4__1enc_12 = XOR(RLAST_REG_4__1enc_11, keyinput12)
RLAST_REG_4__1enc_13 = XOR(RLAST_REG_4__1enc_12, keyinput13)
RLAST_REG_4__1enc_14 = XOR(RLAST_REG_4__1enc_13, keyinput14)
RLAST_REG_4__1enc_15 = XOR(RLAST_REG_4__1enc_14, keyinput15)
RLAST_REG_4__1enc_16 = XOR(RLAST_REG_4__1enc_15, keyinput16)
RLAST_REG_4__1enc_17 = XOR(RLAST_REG_4__1enc_16, keyinput17)
RLAST_REG_4__1enc_18 = XOR(RLAST_REG_4__1enc_17, keyinput18)
RLAST_REG_4__1enc = XOR(RLAST_REG_4__1enc_18, keyinput19)

#Output encryption logic for U325
U325_20$enc_0 = XOR(U325_20, keyinput19)
U325_20$enc_1 = XOR(U325_20$enc_0, keyinput20)
U325_20$enc_2 = XOR(U325_20$enc_1, keyinput21)
U325_20$enc_3 = XOR(U325_20$enc_2, keyinput22)
U325_20$enc_4 = XOR(U325_20$enc_3, keyinput23)
U325_20$enc_5 = XOR(U325_20$enc_4, keyinput24)
U325_20$enc_6 = XOR(U325_20$enc_5, keyinput25)
U325_20$enc_7 = XOR(U325_20$enc_6, keyinput26)
U325_20$enc_8 = XOR(U325_20$enc_7, keyinput27)
U325_20$enc_9 = XOR(U325_20$enc_8, keyinput28)
U325_20$enc_10 = XOR(U325_20$enc_9, keyinput29)
U325_20$enc_11 = XOR(U325_20$enc_10, keyinput30)
U325_20$enc_12 = XOR(U325_20$enc_11, keyinput31)
U325_20$enc_13 = XOR(U325_20$enc_12, keyinput32)
U325_20$enc_14 = XOR(U325_20$enc_13, keyinput33)
U325_20$enc_15 = XOR(U325_20$enc_14, keyinput34)
U325_20$enc_16 = XOR(U325_20$enc_15, keyinput35)
U325_20$enc_17 = XOR(U325_20$enc_16, keyinput36)
U325_20$enc_18 = XOR(U325_20$enc_17, keyinput37)
U325_20$enc_19 = XOR(U325_20$enc_18, keyinput38)
U325_20$enc_20 = XOR(U325_20$enc_19, keyinput39)
U325_20$enc_21 = XOR(U325_20$enc_20, keyinput40)
U325_20$enc_22 = XOR(U325_20$enc_21, keyinput41)
U325_20$enc_23 = XOR(U325_20$enc_22, keyinput42)
U325_20$enc_24 = XOR(U325_20$enc_23, keyinput43)
U325_20$enc_25 = XOR(U325_20$enc_24, keyinput44)
U325_20$enc_26 = XOR(U325_20$enc_25, keyinput45)
U325_20$enc_27 = XOR(U325_20$enc_26, keyinput46)
U325_20$enc_28 = XOR(U325_20$enc_27, keyinput47)
U325_20$enc_29 = XOR(U325_20$enc_28, keyinput48)
U325_20$enc_30 = XOR(U325_20$enc_29, keyinput49)
U325_20$enc_31 = XOR(U325_20$enc_30, keyinput50)
U325_20$enc_32 = XOR(U325_20$enc_31, keyinput51)
U325_20$enc_33 = XOR(U325_20$enc_32, keyinput52)
U325_20$enc_34 = XOR(U325_20$enc_33, keyinput53)
U325_20$enc_35 = XOR(U325_20$enc_34, keyinput54)
U325_20$enc_36 = XOR(U325_20$enc_35, keyinput55)
U325_20$enc_37 = XOR(U325_20$enc_36, keyinput56)
U325_20$enc_38 = XOR(U325_20$enc_37, keyinput57)
U325_20$enc_39 = XOR(U325_20$enc_38, keyinput58)
U325_20$enc_40 = XOR(U325_20$enc_39, keyinput59)
U325_20$enc_41 = XOR(U325_20$enc_40, keyinput60)
U325_20$enc_42 = XOR(U325_20$enc_41, keyinput61)
U325_20$enc_43 = XOR(U325_20$enc_42, keyinput62)
U325_20$enc_44 = XOR(U325_20$enc_43, keyinput63)
U325_20$enc_45 = XOR(U325_20$enc_44, keyinput64)
U325_20$enc = XOR(U325_20$enc_45, keyinput65)


#Input encryption logic for RLAST_REG_3_
RLAST_REG_3__1enc_0 = XOR(RLAST_REG_3__1, keyinput0)
RLAST_REG_3__1enc_1 = XOR(RLAST_REG_3__1enc_0, keyinput1)
RLAST_REG_3__1enc_2 = XOR(RLAST_REG_3__1enc_1, keyinput2)
RLAST_REG_3__1enc_3 = XOR(RLAST_REG_3__1enc_2, keyinput3)
RLAST_REG_3__1enc_4 = XOR(RLAST_REG_3__1enc_3, keyinput4)
RLAST_REG_3__1enc_5 = XOR(RLAST_REG_3__1enc_4, keyinput5)
RLAST_REG_3__1enc_6 = XOR(RLAST_REG_3__1enc_5, keyinput6)
RLAST_REG_3__1enc_7 = XOR(RLAST_REG_3__1enc_6, keyinput7)
RLAST_REG_3__1enc_8 = XOR(RLAST_REG_3__1enc_7, keyinput8)
RLAST_REG_3__1enc_9 = XOR(RLAST_REG_3__1enc_8, keyinput9)
RLAST_REG_3__1enc_10 = XOR(RLAST_REG_3__1enc_9, keyinput10)
RLAST_REG_3__1enc_11 = XOR(RLAST_REG_3__1enc_10, keyinput11)
RLAST_REG_3__1enc_12 = XOR(RLAST_REG_3__1enc_11, keyinput12)
RLAST_REG_3__1enc_13 = XOR(RLAST_REG_3__1enc_12, keyinput13)
RLAST_REG_3__1enc_14 = XOR(RLAST_REG_3__1enc_13, keyinput14)
RLAST_REG_3__1enc_15 = XOR(RLAST_REG_3__1enc_14, keyinput15)
RLAST_REG_3__1enc_16 = XOR(RLAST_REG_3__1enc_15, keyinput16)
RLAST_REG_3__1enc_17 = XOR(RLAST_REG_3__1enc_16, keyinput17)
RLAST_REG_3__1enc_18 = XOR(RLAST_REG_3__1enc_17, keyinput18)
RLAST_REG_3__1enc_19 = XOR(RLAST_REG_3__1enc_18, keyinput19)
RLAST_REG_3__1enc = XOR(RLAST_REG_3__1enc_19, keyinput20)

#Output encryption logic for U324
U324_20$enc_0 = XOR(U324_20, keyinput20)
U324_20$enc_1 = XOR(U324_20$enc_0, keyinput21)
U324_20$enc_2 = XOR(U324_20$enc_1, keyinput22)
U324_20$enc_3 = XOR(U324_20$enc_2, keyinput23)
U324_20$enc_4 = XOR(U324_20$enc_3, keyinput24)
U324_20$enc_5 = XOR(U324_20$enc_4, keyinput25)
U324_20$enc_6 = XOR(U324_20$enc_5, keyinput26)
U324_20$enc_7 = XOR(U324_20$enc_6, keyinput27)
U324_20$enc_8 = XOR(U324_20$enc_7, keyinput28)
U324_20$enc_9 = XOR(U324_20$enc_8, keyinput29)
U324_20$enc_10 = XOR(U324_20$enc_9, keyinput30)
U324_20$enc_11 = XOR(U324_20$enc_10, keyinput31)
U324_20$enc_12 = XOR(U324_20$enc_11, keyinput32)
U324_20$enc_13 = XOR(U324_20$enc_12, keyinput33)
U324_20$enc_14 = XOR(U324_20$enc_13, keyinput34)
U324_20$enc_15 = XOR(U324_20$enc_14, keyinput35)
U324_20$enc_16 = XOR(U324_20$enc_15, keyinput36)
U324_20$enc_17 = XOR(U324_20$enc_16, keyinput37)
U324_20$enc_18 = XOR(U324_20$enc_17, keyinput38)
U324_20$enc_19 = XOR(U324_20$enc_18, keyinput39)
U324_20$enc_20 = XOR(U324_20$enc_19, keyinput40)
U324_20$enc_21 = XOR(U324_20$enc_20, keyinput41)
U324_20$enc_22 = XOR(U324_20$enc_21, keyinput42)
U324_20$enc_23 = XOR(U324_20$enc_22, keyinput43)
U324_20$enc_24 = XOR(U324_20$enc_23, keyinput44)
U324_20$enc_25 = XOR(U324_20$enc_24, keyinput45)
U324_20$enc_26 = XOR(U324_20$enc_25, keyinput46)
U324_20$enc_27 = XOR(U324_20$enc_26, keyinput47)
U324_20$enc_28 = XOR(U324_20$enc_27, keyinput48)
U324_20$enc_29 = XOR(U324_20$enc_28, keyinput49)
U324_20$enc_30 = XOR(U324_20$enc_29, keyinput50)
U324_20$enc_31 = XOR(U324_20$enc_30, keyinput51)
U324_20$enc_32 = XOR(U324_20$enc_31, keyinput52)
U324_20$enc_33 = XOR(U324_20$enc_32, keyinput53)
U324_20$enc_34 = XOR(U324_20$enc_33, keyinput54)
U324_20$enc_35 = XOR(U324_20$enc_34, keyinput55)
U324_20$enc_36 = XOR(U324_20$enc_35, keyinput56)
U324_20$enc_37 = XOR(U324_20$enc_36, keyinput57)
U324_20$enc_38 = XOR(U324_20$enc_37, keyinput58)
U324_20$enc_39 = XOR(U324_20$enc_38, keyinput59)
U324_20$enc_40 = XOR(U324_20$enc_39, keyinput60)
U324_20$enc_41 = XOR(U324_20$enc_40, keyinput61)
U324_20$enc_42 = XOR(U324_20$enc_41, keyinput62)
U324_20$enc_43 = XOR(U324_20$enc_42, keyinput63)
U324_20$enc_44 = XOR(U324_20$enc_43, keyinput64)
U324_20$enc = XOR(U324_20$enc_44, keyinput65)


#Input encryption logic for RLAST_REG_2_
RLAST_REG_2__1enc_0 = XOR(RLAST_REG_2__1, keyinput0)
RLAST_REG_2__1enc_1 = XOR(RLAST_REG_2__1enc_0, keyinput1)
RLAST_REG_2__1enc_2 = XOR(RLAST_REG_2__1enc_1, keyinput2)
RLAST_REG_2__1enc_3 = XOR(RLAST_REG_2__1enc_2, keyinput3)
RLAST_REG_2__1enc_4 = XOR(RLAST_REG_2__1enc_3, keyinput4)
RLAST_REG_2__1enc_5 = XOR(RLAST_REG_2__1enc_4, keyinput5)
RLAST_REG_2__1enc_6 = XOR(RLAST_REG_2__1enc_5, keyinput6)
RLAST_REG_2__1enc_7 = XOR(RLAST_REG_2__1enc_6, keyinput7)
RLAST_REG_2__1enc_8 = XOR(RLAST_REG_2__1enc_7, keyinput8)
RLAST_REG_2__1enc_9 = XOR(RLAST_REG_2__1enc_8, keyinput9)
RLAST_REG_2__1enc_10 = XOR(RLAST_REG_2__1enc_9, keyinput10)
RLAST_REG_2__1enc_11 = XOR(RLAST_REG_2__1enc_10, keyinput11)
RLAST_REG_2__1enc_12 = XOR(RLAST_REG_2__1enc_11, keyinput12)
RLAST_REG_2__1enc_13 = XOR(RLAST_REG_2__1enc_12, keyinput13)
RLAST_REG_2__1enc_14 = XOR(RLAST_REG_2__1enc_13, keyinput14)
RLAST_REG_2__1enc_15 = XOR(RLAST_REG_2__1enc_14, keyinput15)
RLAST_REG_2__1enc_16 = XOR(RLAST_REG_2__1enc_15, keyinput16)
RLAST_REG_2__1enc_17 = XOR(RLAST_REG_2__1enc_16, keyinput17)
RLAST_REG_2__1enc_18 = XOR(RLAST_REG_2__1enc_17, keyinput18)
RLAST_REG_2__1enc_19 = XOR(RLAST_REG_2__1enc_18, keyinput19)
RLAST_REG_2__1enc_20 = XOR(RLAST_REG_2__1enc_19, keyinput20)
RLAST_REG_2__1enc = XOR(RLAST_REG_2__1enc_20, keyinput21)

#Output encryption logic for U323
U323_20$enc_0 = XOR(U323_20, keyinput21)
U323_20$enc_1 = XOR(U323_20$enc_0, keyinput22)
U323_20$enc_2 = XOR(U323_20$enc_1, keyinput23)
U323_20$enc_3 = XOR(U323_20$enc_2, keyinput24)
U323_20$enc_4 = XOR(U323_20$enc_3, keyinput25)
U323_20$enc_5 = XOR(U323_20$enc_4, keyinput26)
U323_20$enc_6 = XOR(U323_20$enc_5, keyinput27)
U323_20$enc_7 = XOR(U323_20$enc_6, keyinput28)
U323_20$enc_8 = XOR(U323_20$enc_7, keyinput29)
U323_20$enc_9 = XOR(U323_20$enc_8, keyinput30)
U323_20$enc_10 = XOR(U323_20$enc_9, keyinput31)
U323_20$enc_11 = XOR(U323_20$enc_10, keyinput32)
U323_20$enc_12 = XOR(U323_20$enc_11, keyinput33)
U323_20$enc_13 = XOR(U323_20$enc_12, keyinput34)
U323_20$enc_14 = XOR(U323_20$enc_13, keyinput35)
U323_20$enc_15 = XOR(U323_20$enc_14, keyinput36)
U323_20$enc_16 = XOR(U323_20$enc_15, keyinput37)
U323_20$enc_17 = XOR(U323_20$enc_16, keyinput38)
U323_20$enc_18 = XOR(U323_20$enc_17, keyinput39)
U323_20$enc_19 = XOR(U323_20$enc_18, keyinput40)
U323_20$enc_20 = XOR(U323_20$enc_19, keyinput41)
U323_20$enc_21 = XOR(U323_20$enc_20, keyinput42)
U323_20$enc_22 = XOR(U323_20$enc_21, keyinput43)
U323_20$enc_23 = XOR(U323_20$enc_22, keyinput44)
U323_20$enc_24 = XOR(U323_20$enc_23, keyinput45)
U323_20$enc_25 = XOR(U323_20$enc_24, keyinput46)
U323_20$enc_26 = XOR(U323_20$enc_25, keyinput47)
U323_20$enc_27 = XOR(U323_20$enc_26, keyinput48)
U323_20$enc_28 = XOR(U323_20$enc_27, keyinput49)
U323_20$enc_29 = XOR(U323_20$enc_28, keyinput50)
U323_20$enc_30 = XOR(U323_20$enc_29, keyinput51)
U323_20$enc_31 = XOR(U323_20$enc_30, keyinput52)
U323_20$enc_32 = XOR(U323_20$enc_31, keyinput53)
U323_20$enc_33 = XOR(U323_20$enc_32, keyinput54)
U323_20$enc_34 = XOR(U323_20$enc_33, keyinput55)
U323_20$enc_35 = XOR(U323_20$enc_34, keyinput56)
U323_20$enc_36 = XOR(U323_20$enc_35, keyinput57)
U323_20$enc_37 = XOR(U323_20$enc_36, keyinput58)
U323_20$enc_38 = XOR(U323_20$enc_37, keyinput59)
U323_20$enc_39 = XOR(U323_20$enc_38, keyinput60)
U323_20$enc_40 = XOR(U323_20$enc_39, keyinput61)
U323_20$enc_41 = XOR(U323_20$enc_40, keyinput62)
U323_20$enc_42 = XOR(U323_20$enc_41, keyinput63)
U323_20$enc_43 = XOR(U323_20$enc_42, keyinput64)
U323_20$enc = XOR(U323_20$enc_43, keyinput65)


#Input encryption logic for RLAST_REG_1_
RLAST_REG_1__1enc_0 = XOR(RLAST_REG_1__1, keyinput0)
RLAST_REG_1__1enc_1 = XOR(RLAST_REG_1__1enc_0, keyinput1)
RLAST_REG_1__1enc_2 = XOR(RLAST_REG_1__1enc_1, keyinput2)
RLAST_REG_1__1enc_3 = XOR(RLAST_REG_1__1enc_2, keyinput3)
RLAST_REG_1__1enc_4 = XOR(RLAST_REG_1__1enc_3, keyinput4)
RLAST_REG_1__1enc_5 = XOR(RLAST_REG_1__1enc_4, keyinput5)
RLAST_REG_1__1enc_6 = XOR(RLAST_REG_1__1enc_5, keyinput6)
RLAST_REG_1__1enc_7 = XOR(RLAST_REG_1__1enc_6, keyinput7)
RLAST_REG_1__1enc_8 = XOR(RLAST_REG_1__1enc_7, keyinput8)
RLAST_REG_1__1enc_9 = XOR(RLAST_REG_1__1enc_8, keyinput9)
RLAST_REG_1__1enc_10 = XOR(RLAST_REG_1__1enc_9, keyinput10)
RLAST_REG_1__1enc_11 = XOR(RLAST_REG_1__1enc_10, keyinput11)
RLAST_REG_1__1enc_12 = XOR(RLAST_REG_1__1enc_11, keyinput12)
RLAST_REG_1__1enc_13 = XOR(RLAST_REG_1__1enc_12, keyinput13)
RLAST_REG_1__1enc_14 = XOR(RLAST_REG_1__1enc_13, keyinput14)
RLAST_REG_1__1enc_15 = XOR(RLAST_REG_1__1enc_14, keyinput15)
RLAST_REG_1__1enc_16 = XOR(RLAST_REG_1__1enc_15, keyinput16)
RLAST_REG_1__1enc_17 = XOR(RLAST_REG_1__1enc_16, keyinput17)
RLAST_REG_1__1enc_18 = XOR(RLAST_REG_1__1enc_17, keyinput18)
RLAST_REG_1__1enc_19 = XOR(RLAST_REG_1__1enc_18, keyinput19)
RLAST_REG_1__1enc_20 = XOR(RLAST_REG_1__1enc_19, keyinput20)
RLAST_REG_1__1enc_21 = XOR(RLAST_REG_1__1enc_20, keyinput21)
RLAST_REG_1__1enc = XOR(RLAST_REG_1__1enc_21, keyinput22)

#Output encryption logic for U322
U322_20$enc_0 = XOR(U322_20, keyinput22)
U322_20$enc_1 = XOR(U322_20$enc_0, keyinput23)
U322_20$enc_2 = XOR(U322_20$enc_1, keyinput24)
U322_20$enc_3 = XOR(U322_20$enc_2, keyinput25)
U322_20$enc_4 = XOR(U322_20$enc_3, keyinput26)
U322_20$enc_5 = XOR(U322_20$enc_4, keyinput27)
U322_20$enc_6 = XOR(U322_20$enc_5, keyinput28)
U322_20$enc_7 = XOR(U322_20$enc_6, keyinput29)
U322_20$enc_8 = XOR(U322_20$enc_7, keyinput30)
U322_20$enc_9 = XOR(U322_20$enc_8, keyinput31)
U322_20$enc_10 = XOR(U322_20$enc_9, keyinput32)
U322_20$enc_11 = XOR(U322_20$enc_10, keyinput33)
U322_20$enc_12 = XOR(U322_20$enc_11, keyinput34)
U322_20$enc_13 = XOR(U322_20$enc_12, keyinput35)
U322_20$enc_14 = XOR(U322_20$enc_13, keyinput36)
U322_20$enc_15 = XOR(U322_20$enc_14, keyinput37)
U322_20$enc_16 = XOR(U322_20$enc_15, keyinput38)
U322_20$enc_17 = XOR(U322_20$enc_16, keyinput39)
U322_20$enc_18 = XOR(U322_20$enc_17, keyinput40)
U322_20$enc_19 = XOR(U322_20$enc_18, keyinput41)
U322_20$enc_20 = XOR(U322_20$enc_19, keyinput42)
U322_20$enc_21 = XOR(U322_20$enc_20, keyinput43)
U322_20$enc_22 = XOR(U322_20$enc_21, keyinput44)
U322_20$enc_23 = XOR(U322_20$enc_22, keyinput45)
U322_20$enc_24 = XOR(U322_20$enc_23, keyinput46)
U322_20$enc_25 = XOR(U322_20$enc_24, keyinput47)
U322_20$enc_26 = XOR(U322_20$enc_25, keyinput48)
U322_20$enc_27 = XOR(U322_20$enc_26, keyinput49)
U322_20$enc_28 = XOR(U322_20$enc_27, keyinput50)
U322_20$enc_29 = XOR(U322_20$enc_28, keyinput51)
U322_20$enc_30 = XOR(U322_20$enc_29, keyinput52)
U322_20$enc_31 = XOR(U322_20$enc_30, keyinput53)
U322_20$enc_32 = XOR(U322_20$enc_31, keyinput54)
U322_20$enc_33 = XOR(U322_20$enc_32, keyinput55)
U322_20$enc_34 = XOR(U322_20$enc_33, keyinput56)
U322_20$enc_35 = XOR(U322_20$enc_34, keyinput57)
U322_20$enc_36 = XOR(U322_20$enc_35, keyinput58)
U322_20$enc_37 = XOR(U322_20$enc_36, keyinput59)
U322_20$enc_38 = XOR(U322_20$enc_37, keyinput60)
U322_20$enc_39 = XOR(U322_20$enc_38, keyinput61)
U322_20$enc_40 = XOR(U322_20$enc_39, keyinput62)
U322_20$enc_41 = XOR(U322_20$enc_40, keyinput63)
U322_20$enc_42 = XOR(U322_20$enc_41, keyinput64)
U322_20$enc = XOR(U322_20$enc_42, keyinput65)


#Input encryption logic for RLAST_REG_0_
RLAST_REG_0__1enc_0 = XOR(RLAST_REG_0__1, keyinput0)
RLAST_REG_0__1enc_1 = XOR(RLAST_REG_0__1enc_0, keyinput1)
RLAST_REG_0__1enc_2 = XOR(RLAST_REG_0__1enc_1, keyinput2)
RLAST_REG_0__1enc_3 = XOR(RLAST_REG_0__1enc_2, keyinput3)
RLAST_REG_0__1enc_4 = XOR(RLAST_REG_0__1enc_3, keyinput4)
RLAST_REG_0__1enc_5 = XOR(RLAST_REG_0__1enc_4, keyinput5)
RLAST_REG_0__1enc_6 = XOR(RLAST_REG_0__1enc_5, keyinput6)
RLAST_REG_0__1enc_7 = XOR(RLAST_REG_0__1enc_6, keyinput7)
RLAST_REG_0__1enc_8 = XOR(RLAST_REG_0__1enc_7, keyinput8)
RLAST_REG_0__1enc_9 = XOR(RLAST_REG_0__1enc_8, keyinput9)
RLAST_REG_0__1enc_10 = XOR(RLAST_REG_0__1enc_9, keyinput10)
RLAST_REG_0__1enc_11 = XOR(RLAST_REG_0__1enc_10, keyinput11)
RLAST_REG_0__1enc_12 = XOR(RLAST_REG_0__1enc_11, keyinput12)
RLAST_REG_0__1enc_13 = XOR(RLAST_REG_0__1enc_12, keyinput13)
RLAST_REG_0__1enc_14 = XOR(RLAST_REG_0__1enc_13, keyinput14)
RLAST_REG_0__1enc_15 = XOR(RLAST_REG_0__1enc_14, keyinput15)
RLAST_REG_0__1enc_16 = XOR(RLAST_REG_0__1enc_15, keyinput16)
RLAST_REG_0__1enc_17 = XOR(RLAST_REG_0__1enc_16, keyinput17)
RLAST_REG_0__1enc_18 = XOR(RLAST_REG_0__1enc_17, keyinput18)
RLAST_REG_0__1enc_19 = XOR(RLAST_REG_0__1enc_18, keyinput19)
RLAST_REG_0__1enc_20 = XOR(RLAST_REG_0__1enc_19, keyinput20)
RLAST_REG_0__1enc_21 = XOR(RLAST_REG_0__1enc_20, keyinput21)
RLAST_REG_0__1enc_22 = XOR(RLAST_REG_0__1enc_21, keyinput22)
RLAST_REG_0__1enc = XOR(RLAST_REG_0__1enc_22, keyinput23)

#Output encryption logic for U321
U321_20$enc_0 = XOR(U321_20, keyinput23)
U321_20$enc_1 = XOR(U321_20$enc_0, keyinput24)
U321_20$enc_2 = XOR(U321_20$enc_1, keyinput25)
U321_20$enc_3 = XOR(U321_20$enc_2, keyinput26)
U321_20$enc_4 = XOR(U321_20$enc_3, keyinput27)
U321_20$enc_5 = XOR(U321_20$enc_4, keyinput28)
U321_20$enc_6 = XOR(U321_20$enc_5, keyinput29)
U321_20$enc_7 = XOR(U321_20$enc_6, keyinput30)
U321_20$enc_8 = XOR(U321_20$enc_7, keyinput31)
U321_20$enc_9 = XOR(U321_20$enc_8, keyinput32)
U321_20$enc_10 = XOR(U321_20$enc_9, keyinput33)
U321_20$enc_11 = XOR(U321_20$enc_10, keyinput34)
U321_20$enc_12 = XOR(U321_20$enc_11, keyinput35)
U321_20$enc_13 = XOR(U321_20$enc_12, keyinput36)
U321_20$enc_14 = XOR(U321_20$enc_13, keyinput37)
U321_20$enc_15 = XOR(U321_20$enc_14, keyinput38)
U321_20$enc_16 = XOR(U321_20$enc_15, keyinput39)
U321_20$enc_17 = XOR(U321_20$enc_16, keyinput40)
U321_20$enc_18 = XOR(U321_20$enc_17, keyinput41)
U321_20$enc_19 = XOR(U321_20$enc_18, keyinput42)
U321_20$enc_20 = XOR(U321_20$enc_19, keyinput43)
U321_20$enc_21 = XOR(U321_20$enc_20, keyinput44)
U321_20$enc_22 = XOR(U321_20$enc_21, keyinput45)
U321_20$enc_23 = XOR(U321_20$enc_22, keyinput46)
U321_20$enc_24 = XOR(U321_20$enc_23, keyinput47)
U321_20$enc_25 = XOR(U321_20$enc_24, keyinput48)
U321_20$enc_26 = XOR(U321_20$enc_25, keyinput49)
U321_20$enc_27 = XOR(U321_20$enc_26, keyinput50)
U321_20$enc_28 = XOR(U321_20$enc_27, keyinput51)
U321_20$enc_29 = XOR(U321_20$enc_28, keyinput52)
U321_20$enc_30 = XOR(U321_20$enc_29, keyinput53)
U321_20$enc_31 = XOR(U321_20$enc_30, keyinput54)
U321_20$enc_32 = XOR(U321_20$enc_31, keyinput55)
U321_20$enc_33 = XOR(U321_20$enc_32, keyinput56)
U321_20$enc_34 = XOR(U321_20$enc_33, keyinput57)
U321_20$enc_35 = XOR(U321_20$enc_34, keyinput58)
U321_20$enc_36 = XOR(U321_20$enc_35, keyinput59)
U321_20$enc_37 = XOR(U321_20$enc_36, keyinput60)
U321_20$enc_38 = XOR(U321_20$enc_37, keyinput61)
U321_20$enc_39 = XOR(U321_20$enc_38, keyinput62)
U321_20$enc_40 = XOR(U321_20$enc_39, keyinput63)
U321_20$enc_41 = XOR(U321_20$enc_40, keyinput64)
U321_20$enc = XOR(U321_20$enc_41, keyinput65)


#Input encryption logic for REG1_REG_7_
REG1_REG_7__1enc_0 = XOR(REG1_REG_7__1, keyinput0)
REG1_REG_7__1enc_1 = XOR(REG1_REG_7__1enc_0, keyinput1)
REG1_REG_7__1enc_2 = XOR(REG1_REG_7__1enc_1, keyinput2)
REG1_REG_7__1enc_3 = XOR(REG1_REG_7__1enc_2, keyinput3)
REG1_REG_7__1enc_4 = XOR(REG1_REG_7__1enc_3, keyinput4)
REG1_REG_7__1enc_5 = XOR(REG1_REG_7__1enc_4, keyinput5)
REG1_REG_7__1enc_6 = XOR(REG1_REG_7__1enc_5, keyinput6)
REG1_REG_7__1enc_7 = XOR(REG1_REG_7__1enc_6, keyinput7)
REG1_REG_7__1enc_8 = XOR(REG1_REG_7__1enc_7, keyinput8)
REG1_REG_7__1enc_9 = XOR(REG1_REG_7__1enc_8, keyinput9)
REG1_REG_7__1enc_10 = XOR(REG1_REG_7__1enc_9, keyinput10)
REG1_REG_7__1enc_11 = XOR(REG1_REG_7__1enc_10, keyinput11)
REG1_REG_7__1enc_12 = XOR(REG1_REG_7__1enc_11, keyinput12)
REG1_REG_7__1enc_13 = XOR(REG1_REG_7__1enc_12, keyinput13)
REG1_REG_7__1enc_14 = XOR(REG1_REG_7__1enc_13, keyinput14)
REG1_REG_7__1enc_15 = XOR(REG1_REG_7__1enc_14, keyinput15)
REG1_REG_7__1enc_16 = XOR(REG1_REG_7__1enc_15, keyinput16)
REG1_REG_7__1enc_17 = XOR(REG1_REG_7__1enc_16, keyinput17)
REG1_REG_7__1enc_18 = XOR(REG1_REG_7__1enc_17, keyinput18)
REG1_REG_7__1enc_19 = XOR(REG1_REG_7__1enc_18, keyinput19)
REG1_REG_7__1enc_20 = XOR(REG1_REG_7__1enc_19, keyinput20)
REG1_REG_7__1enc_21 = XOR(REG1_REG_7__1enc_20, keyinput21)
REG1_REG_7__1enc_22 = XOR(REG1_REG_7__1enc_21, keyinput22)
REG1_REG_7__1enc_23 = XOR(REG1_REG_7__1enc_22, keyinput23)
REG1_REG_7__1enc = XOR(REG1_REG_7__1enc_23, keyinput24)

#Output encryption logic for U320
U320_20$enc_0 = XOR(U320_20, keyinput24)
U320_20$enc_1 = XOR(U320_20$enc_0, keyinput25)
U320_20$enc_2 = XOR(U320_20$enc_1, keyinput26)
U320_20$enc_3 = XOR(U320_20$enc_2, keyinput27)
U320_20$enc_4 = XOR(U320_20$enc_3, keyinput28)
U320_20$enc_5 = XOR(U320_20$enc_4, keyinput29)
U320_20$enc_6 = XOR(U320_20$enc_5, keyinput30)
U320_20$enc_7 = XOR(U320_20$enc_6, keyinput31)
U320_20$enc_8 = XOR(U320_20$enc_7, keyinput32)
U320_20$enc_9 = XOR(U320_20$enc_8, keyinput33)
U320_20$enc_10 = XOR(U320_20$enc_9, keyinput34)
U320_20$enc_11 = XOR(U320_20$enc_10, keyinput35)
U320_20$enc_12 = XOR(U320_20$enc_11, keyinput36)
U320_20$enc_13 = XOR(U320_20$enc_12, keyinput37)
U320_20$enc_14 = XOR(U320_20$enc_13, keyinput38)
U320_20$enc_15 = XOR(U320_20$enc_14, keyinput39)
U320_20$enc_16 = XOR(U320_20$enc_15, keyinput40)
U320_20$enc_17 = XOR(U320_20$enc_16, keyinput41)
U320_20$enc_18 = XOR(U320_20$enc_17, keyinput42)
U320_20$enc_19 = XOR(U320_20$enc_18, keyinput43)
U320_20$enc_20 = XOR(U320_20$enc_19, keyinput44)
U320_20$enc_21 = XOR(U320_20$enc_20, keyinput45)
U320_20$enc_22 = XOR(U320_20$enc_21, keyinput46)
U320_20$enc_23 = XOR(U320_20$enc_22, keyinput47)
U320_20$enc_24 = XOR(U320_20$enc_23, keyinput48)
U320_20$enc_25 = XOR(U320_20$enc_24, keyinput49)
U320_20$enc_26 = XOR(U320_20$enc_25, keyinput50)
U320_20$enc_27 = XOR(U320_20$enc_26, keyinput51)
U320_20$enc_28 = XOR(U320_20$enc_27, keyinput52)
U320_20$enc_29 = XOR(U320_20$enc_28, keyinput53)
U320_20$enc_30 = XOR(U320_20$enc_29, keyinput54)
U320_20$enc_31 = XOR(U320_20$enc_30, keyinput55)
U320_20$enc_32 = XOR(U320_20$enc_31, keyinput56)
U320_20$enc_33 = XOR(U320_20$enc_32, keyinput57)
U320_20$enc_34 = XOR(U320_20$enc_33, keyinput58)
U320_20$enc_35 = XOR(U320_20$enc_34, keyinput59)
U320_20$enc_36 = XOR(U320_20$enc_35, keyinput60)
U320_20$enc_37 = XOR(U320_20$enc_36, keyinput61)
U320_20$enc_38 = XOR(U320_20$enc_37, keyinput62)
U320_20$enc_39 = XOR(U320_20$enc_38, keyinput63)
U320_20$enc_40 = XOR(U320_20$enc_39, keyinput64)
U320_20$enc = XOR(U320_20$enc_40, keyinput65)


#Input encryption logic for REG1_REG_6_
REG1_REG_6__1enc_0 = XOR(REG1_REG_6__1, keyinput0)
REG1_REG_6__1enc_1 = XOR(REG1_REG_6__1enc_0, keyinput1)
REG1_REG_6__1enc_2 = XOR(REG1_REG_6__1enc_1, keyinput2)
REG1_REG_6__1enc_3 = XOR(REG1_REG_6__1enc_2, keyinput3)
REG1_REG_6__1enc_4 = XOR(REG1_REG_6__1enc_3, keyinput4)
REG1_REG_6__1enc_5 = XOR(REG1_REG_6__1enc_4, keyinput5)
REG1_REG_6__1enc_6 = XOR(REG1_REG_6__1enc_5, keyinput6)
REG1_REG_6__1enc_7 = XOR(REG1_REG_6__1enc_6, keyinput7)
REG1_REG_6__1enc_8 = XOR(REG1_REG_6__1enc_7, keyinput8)
REG1_REG_6__1enc_9 = XOR(REG1_REG_6__1enc_8, keyinput9)
REG1_REG_6__1enc_10 = XOR(REG1_REG_6__1enc_9, keyinput10)
REG1_REG_6__1enc_11 = XOR(REG1_REG_6__1enc_10, keyinput11)
REG1_REG_6__1enc_12 = XOR(REG1_REG_6__1enc_11, keyinput12)
REG1_REG_6__1enc_13 = XOR(REG1_REG_6__1enc_12, keyinput13)
REG1_REG_6__1enc_14 = XOR(REG1_REG_6__1enc_13, keyinput14)
REG1_REG_6__1enc_15 = XOR(REG1_REG_6__1enc_14, keyinput15)
REG1_REG_6__1enc_16 = XOR(REG1_REG_6__1enc_15, keyinput16)
REG1_REG_6__1enc_17 = XOR(REG1_REG_6__1enc_16, keyinput17)
REG1_REG_6__1enc_18 = XOR(REG1_REG_6__1enc_17, keyinput18)
REG1_REG_6__1enc_19 = XOR(REG1_REG_6__1enc_18, keyinput19)
REG1_REG_6__1enc_20 = XOR(REG1_REG_6__1enc_19, keyinput20)
REG1_REG_6__1enc_21 = XOR(REG1_REG_6__1enc_20, keyinput21)
REG1_REG_6__1enc_22 = XOR(REG1_REG_6__1enc_21, keyinput22)
REG1_REG_6__1enc_23 = XOR(REG1_REG_6__1enc_22, keyinput23)
REG1_REG_6__1enc_24 = XOR(REG1_REG_6__1enc_23, keyinput24)
REG1_REG_6__1enc = XOR(REG1_REG_6__1enc_24, keyinput25)

#Output encryption logic for U319
U319_20$enc_0 = XOR(U319_20, keyinput25)
U319_20$enc_1 = XOR(U319_20$enc_0, keyinput26)
U319_20$enc_2 = XOR(U319_20$enc_1, keyinput27)
U319_20$enc_3 = XOR(U319_20$enc_2, keyinput28)
U319_20$enc_4 = XOR(U319_20$enc_3, keyinput29)
U319_20$enc_5 = XOR(U319_20$enc_4, keyinput30)
U319_20$enc_6 = XOR(U319_20$enc_5, keyinput31)
U319_20$enc_7 = XOR(U319_20$enc_6, keyinput32)
U319_20$enc_8 = XOR(U319_20$enc_7, keyinput33)
U319_20$enc_9 = XOR(U319_20$enc_8, keyinput34)
U319_20$enc_10 = XOR(U319_20$enc_9, keyinput35)
U319_20$enc_11 = XOR(U319_20$enc_10, keyinput36)
U319_20$enc_12 = XOR(U319_20$enc_11, keyinput37)
U319_20$enc_13 = XOR(U319_20$enc_12, keyinput38)
U319_20$enc_14 = XOR(U319_20$enc_13, keyinput39)
U319_20$enc_15 = XOR(U319_20$enc_14, keyinput40)
U319_20$enc_16 = XOR(U319_20$enc_15, keyinput41)
U319_20$enc_17 = XOR(U319_20$enc_16, keyinput42)
U319_20$enc_18 = XOR(U319_20$enc_17, keyinput43)
U319_20$enc_19 = XOR(U319_20$enc_18, keyinput44)
U319_20$enc_20 = XOR(U319_20$enc_19, keyinput45)
U319_20$enc_21 = XOR(U319_20$enc_20, keyinput46)
U319_20$enc_22 = XOR(U319_20$enc_21, keyinput47)
U319_20$enc_23 = XOR(U319_20$enc_22, keyinput48)
U319_20$enc_24 = XOR(U319_20$enc_23, keyinput49)
U319_20$enc_25 = XOR(U319_20$enc_24, keyinput50)
U319_20$enc_26 = XOR(U319_20$enc_25, keyinput51)
U319_20$enc_27 = XOR(U319_20$enc_26, keyinput52)
U319_20$enc_28 = XOR(U319_20$enc_27, keyinput53)
U319_20$enc_29 = XOR(U319_20$enc_28, keyinput54)
U319_20$enc_30 = XOR(U319_20$enc_29, keyinput55)
U319_20$enc_31 = XOR(U319_20$enc_30, keyinput56)
U319_20$enc_32 = XOR(U319_20$enc_31, keyinput57)
U319_20$enc_33 = XOR(U319_20$enc_32, keyinput58)
U319_20$enc_34 = XOR(U319_20$enc_33, keyinput59)
U319_20$enc_35 = XOR(U319_20$enc_34, keyinput60)
U319_20$enc_36 = XOR(U319_20$enc_35, keyinput61)
U319_20$enc_37 = XOR(U319_20$enc_36, keyinput62)
U319_20$enc_38 = XOR(U319_20$enc_37, keyinput63)
U319_20$enc_39 = XOR(U319_20$enc_38, keyinput64)
U319_20$enc = XOR(U319_20$enc_39, keyinput65)


#Input encryption logic for REG1_REG_5_
REG1_REG_5__1enc_0 = XOR(REG1_REG_5__1, keyinput0)
REG1_REG_5__1enc_1 = XOR(REG1_REG_5__1enc_0, keyinput1)
REG1_REG_5__1enc_2 = XOR(REG1_REG_5__1enc_1, keyinput2)
REG1_REG_5__1enc_3 = XOR(REG1_REG_5__1enc_2, keyinput3)
REG1_REG_5__1enc_4 = XOR(REG1_REG_5__1enc_3, keyinput4)
REG1_REG_5__1enc_5 = XOR(REG1_REG_5__1enc_4, keyinput5)
REG1_REG_5__1enc_6 = XOR(REG1_REG_5__1enc_5, keyinput6)
REG1_REG_5__1enc_7 = XOR(REG1_REG_5__1enc_6, keyinput7)
REG1_REG_5__1enc_8 = XOR(REG1_REG_5__1enc_7, keyinput8)
REG1_REG_5__1enc_9 = XOR(REG1_REG_5__1enc_8, keyinput9)
REG1_REG_5__1enc_10 = XOR(REG1_REG_5__1enc_9, keyinput10)
REG1_REG_5__1enc_11 = XOR(REG1_REG_5__1enc_10, keyinput11)
REG1_REG_5__1enc_12 = XOR(REG1_REG_5__1enc_11, keyinput12)
REG1_REG_5__1enc_13 = XOR(REG1_REG_5__1enc_12, keyinput13)
REG1_REG_5__1enc_14 = XOR(REG1_REG_5__1enc_13, keyinput14)
REG1_REG_5__1enc_15 = XOR(REG1_REG_5__1enc_14, keyinput15)
REG1_REG_5__1enc_16 = XOR(REG1_REG_5__1enc_15, keyinput16)
REG1_REG_5__1enc_17 = XOR(REG1_REG_5__1enc_16, keyinput17)
REG1_REG_5__1enc_18 = XOR(REG1_REG_5__1enc_17, keyinput18)
REG1_REG_5__1enc_19 = XOR(REG1_REG_5__1enc_18, keyinput19)
REG1_REG_5__1enc_20 = XOR(REG1_REG_5__1enc_19, keyinput20)
REG1_REG_5__1enc_21 = XOR(REG1_REG_5__1enc_20, keyinput21)
REG1_REG_5__1enc_22 = XOR(REG1_REG_5__1enc_21, keyinput22)
REG1_REG_5__1enc_23 = XOR(REG1_REG_5__1enc_22, keyinput23)
REG1_REG_5__1enc_24 = XOR(REG1_REG_5__1enc_23, keyinput24)
REG1_REG_5__1enc_25 = XOR(REG1_REG_5__1enc_24, keyinput25)
REG1_REG_5__1enc = XOR(REG1_REG_5__1enc_25, keyinput26)

#Output encryption logic for U318
U318_20$enc_0 = XOR(U318_20, keyinput26)
U318_20$enc_1 = XOR(U318_20$enc_0, keyinput27)
U318_20$enc_2 = XOR(U318_20$enc_1, keyinput28)
U318_20$enc_3 = XOR(U318_20$enc_2, keyinput29)
U318_20$enc_4 = XOR(U318_20$enc_3, keyinput30)
U318_20$enc_5 = XOR(U318_20$enc_4, keyinput31)
U318_20$enc_6 = XOR(U318_20$enc_5, keyinput32)
U318_20$enc_7 = XOR(U318_20$enc_6, keyinput33)
U318_20$enc_8 = XOR(U318_20$enc_7, keyinput34)
U318_20$enc_9 = XOR(U318_20$enc_8, keyinput35)
U318_20$enc_10 = XOR(U318_20$enc_9, keyinput36)
U318_20$enc_11 = XOR(U318_20$enc_10, keyinput37)
U318_20$enc_12 = XOR(U318_20$enc_11, keyinput38)
U318_20$enc_13 = XOR(U318_20$enc_12, keyinput39)
U318_20$enc_14 = XOR(U318_20$enc_13, keyinput40)
U318_20$enc_15 = XOR(U318_20$enc_14, keyinput41)
U318_20$enc_16 = XOR(U318_20$enc_15, keyinput42)
U318_20$enc_17 = XOR(U318_20$enc_16, keyinput43)
U318_20$enc_18 = XOR(U318_20$enc_17, keyinput44)
U318_20$enc_19 = XOR(U318_20$enc_18, keyinput45)
U318_20$enc_20 = XOR(U318_20$enc_19, keyinput46)
U318_20$enc_21 = XOR(U318_20$enc_20, keyinput47)
U318_20$enc_22 = XOR(U318_20$enc_21, keyinput48)
U318_20$enc_23 = XOR(U318_20$enc_22, keyinput49)
U318_20$enc_24 = XOR(U318_20$enc_23, keyinput50)
U318_20$enc_25 = XOR(U318_20$enc_24, keyinput51)
U318_20$enc_26 = XOR(U318_20$enc_25, keyinput52)
U318_20$enc_27 = XOR(U318_20$enc_26, keyinput53)
U318_20$enc_28 = XOR(U318_20$enc_27, keyinput54)
U318_20$enc_29 = XOR(U318_20$enc_28, keyinput55)
U318_20$enc_30 = XOR(U318_20$enc_29, keyinput56)
U318_20$enc_31 = XOR(U318_20$enc_30, keyinput57)
U318_20$enc_32 = XOR(U318_20$enc_31, keyinput58)
U318_20$enc_33 = XOR(U318_20$enc_32, keyinput59)
U318_20$enc_34 = XOR(U318_20$enc_33, keyinput60)
U318_20$enc_35 = XOR(U318_20$enc_34, keyinput61)
U318_20$enc_36 = XOR(U318_20$enc_35, keyinput62)
U318_20$enc_37 = XOR(U318_20$enc_36, keyinput63)
U318_20$enc_38 = XOR(U318_20$enc_37, keyinput64)
U318_20$enc = XOR(U318_20$enc_38, keyinput65)


#Input encryption logic for REG1_REG_4_
REG1_REG_4__1enc_0 = XOR(REG1_REG_4__1, keyinput0)
REG1_REG_4__1enc_1 = XOR(REG1_REG_4__1enc_0, keyinput1)
REG1_REG_4__1enc_2 = XOR(REG1_REG_4__1enc_1, keyinput2)
REG1_REG_4__1enc_3 = XOR(REG1_REG_4__1enc_2, keyinput3)
REG1_REG_4__1enc_4 = XOR(REG1_REG_4__1enc_3, keyinput4)
REG1_REG_4__1enc_5 = XOR(REG1_REG_4__1enc_4, keyinput5)
REG1_REG_4__1enc_6 = XOR(REG1_REG_4__1enc_5, keyinput6)
REG1_REG_4__1enc_7 = XOR(REG1_REG_4__1enc_6, keyinput7)
REG1_REG_4__1enc_8 = XOR(REG1_REG_4__1enc_7, keyinput8)
REG1_REG_4__1enc_9 = XOR(REG1_REG_4__1enc_8, keyinput9)
REG1_REG_4__1enc_10 = XOR(REG1_REG_4__1enc_9, keyinput10)
REG1_REG_4__1enc_11 = XOR(REG1_REG_4__1enc_10, keyinput11)
REG1_REG_4__1enc_12 = XOR(REG1_REG_4__1enc_11, keyinput12)
REG1_REG_4__1enc_13 = XOR(REG1_REG_4__1enc_12, keyinput13)
REG1_REG_4__1enc_14 = XOR(REG1_REG_4__1enc_13, keyinput14)
REG1_REG_4__1enc_15 = XOR(REG1_REG_4__1enc_14, keyinput15)
REG1_REG_4__1enc_16 = XOR(REG1_REG_4__1enc_15, keyinput16)
REG1_REG_4__1enc_17 = XOR(REG1_REG_4__1enc_16, keyinput17)
REG1_REG_4__1enc_18 = XOR(REG1_REG_4__1enc_17, keyinput18)
REG1_REG_4__1enc_19 = XOR(REG1_REG_4__1enc_18, keyinput19)
REG1_REG_4__1enc_20 = XOR(REG1_REG_4__1enc_19, keyinput20)
REG1_REG_4__1enc_21 = XOR(REG1_REG_4__1enc_20, keyinput21)
REG1_REG_4__1enc_22 = XOR(REG1_REG_4__1enc_21, keyinput22)
REG1_REG_4__1enc_23 = XOR(REG1_REG_4__1enc_22, keyinput23)
REG1_REG_4__1enc_24 = XOR(REG1_REG_4__1enc_23, keyinput24)
REG1_REG_4__1enc_25 = XOR(REG1_REG_4__1enc_24, keyinput25)
REG1_REG_4__1enc_26 = XOR(REG1_REG_4__1enc_25, keyinput26)
REG1_REG_4__1enc = XOR(REG1_REG_4__1enc_26, keyinput27)

#Output encryption logic for U317
U317_20$enc_0 = XOR(U317_20, keyinput27)
U317_20$enc_1 = XOR(U317_20$enc_0, keyinput28)
U317_20$enc_2 = XOR(U317_20$enc_1, keyinput29)
U317_20$enc_3 = XOR(U317_20$enc_2, keyinput30)
U317_20$enc_4 = XOR(U317_20$enc_3, keyinput31)
U317_20$enc_5 = XOR(U317_20$enc_4, keyinput32)
U317_20$enc_6 = XOR(U317_20$enc_5, keyinput33)
U317_20$enc_7 = XOR(U317_20$enc_6, keyinput34)
U317_20$enc_8 = XOR(U317_20$enc_7, keyinput35)
U317_20$enc_9 = XOR(U317_20$enc_8, keyinput36)
U317_20$enc_10 = XOR(U317_20$enc_9, keyinput37)
U317_20$enc_11 = XOR(U317_20$enc_10, keyinput38)
U317_20$enc_12 = XOR(U317_20$enc_11, keyinput39)
U317_20$enc_13 = XOR(U317_20$enc_12, keyinput40)
U317_20$enc_14 = XOR(U317_20$enc_13, keyinput41)
U317_20$enc_15 = XOR(U317_20$enc_14, keyinput42)
U317_20$enc_16 = XOR(U317_20$enc_15, keyinput43)
U317_20$enc_17 = XOR(U317_20$enc_16, keyinput44)
U317_20$enc_18 = XOR(U317_20$enc_17, keyinput45)
U317_20$enc_19 = XOR(U317_20$enc_18, keyinput46)
U317_20$enc_20 = XOR(U317_20$enc_19, keyinput47)
U317_20$enc_21 = XOR(U317_20$enc_20, keyinput48)
U317_20$enc_22 = XOR(U317_20$enc_21, keyinput49)
U317_20$enc_23 = XOR(U317_20$enc_22, keyinput50)
U317_20$enc_24 = XOR(U317_20$enc_23, keyinput51)
U317_20$enc_25 = XOR(U317_20$enc_24, keyinput52)
U317_20$enc_26 = XOR(U317_20$enc_25, keyinput53)
U317_20$enc_27 = XOR(U317_20$enc_26, keyinput54)
U317_20$enc_28 = XOR(U317_20$enc_27, keyinput55)
U317_20$enc_29 = XOR(U317_20$enc_28, keyinput56)
U317_20$enc_30 = XOR(U317_20$enc_29, keyinput57)
U317_20$enc_31 = XOR(U317_20$enc_30, keyinput58)
U317_20$enc_32 = XOR(U317_20$enc_31, keyinput59)
U317_20$enc_33 = XOR(U317_20$enc_32, keyinput60)
U317_20$enc_34 = XOR(U317_20$enc_33, keyinput61)
U317_20$enc_35 = XOR(U317_20$enc_34, keyinput62)
U317_20$enc_36 = XOR(U317_20$enc_35, keyinput63)
U317_20$enc_37 = XOR(U317_20$enc_36, keyinput64)
U317_20$enc = XOR(U317_20$enc_37, keyinput65)


#Input encryption logic for REG1_REG_3_
REG1_REG_3__1enc_0 = XOR(REG1_REG_3__1, keyinput0)
REG1_REG_3__1enc_1 = XOR(REG1_REG_3__1enc_0, keyinput1)
REG1_REG_3__1enc_2 = XOR(REG1_REG_3__1enc_1, keyinput2)
REG1_REG_3__1enc_3 = XOR(REG1_REG_3__1enc_2, keyinput3)
REG1_REG_3__1enc_4 = XOR(REG1_REG_3__1enc_3, keyinput4)
REG1_REG_3__1enc_5 = XOR(REG1_REG_3__1enc_4, keyinput5)
REG1_REG_3__1enc_6 = XOR(REG1_REG_3__1enc_5, keyinput6)
REG1_REG_3__1enc_7 = XOR(REG1_REG_3__1enc_6, keyinput7)
REG1_REG_3__1enc_8 = XOR(REG1_REG_3__1enc_7, keyinput8)
REG1_REG_3__1enc_9 = XOR(REG1_REG_3__1enc_8, keyinput9)
REG1_REG_3__1enc_10 = XOR(REG1_REG_3__1enc_9, keyinput10)
REG1_REG_3__1enc_11 = XOR(REG1_REG_3__1enc_10, keyinput11)
REG1_REG_3__1enc_12 = XOR(REG1_REG_3__1enc_11, keyinput12)
REG1_REG_3__1enc_13 = XOR(REG1_REG_3__1enc_12, keyinput13)
REG1_REG_3__1enc_14 = XOR(REG1_REG_3__1enc_13, keyinput14)
REG1_REG_3__1enc_15 = XOR(REG1_REG_3__1enc_14, keyinput15)
REG1_REG_3__1enc_16 = XOR(REG1_REG_3__1enc_15, keyinput16)
REG1_REG_3__1enc_17 = XOR(REG1_REG_3__1enc_16, keyinput17)
REG1_REG_3__1enc_18 = XOR(REG1_REG_3__1enc_17, keyinput18)
REG1_REG_3__1enc_19 = XOR(REG1_REG_3__1enc_18, keyinput19)
REG1_REG_3__1enc_20 = XOR(REG1_REG_3__1enc_19, keyinput20)
REG1_REG_3__1enc_21 = XOR(REG1_REG_3__1enc_20, keyinput21)
REG1_REG_3__1enc_22 = XOR(REG1_REG_3__1enc_21, keyinput22)
REG1_REG_3__1enc_23 = XOR(REG1_REG_3__1enc_22, keyinput23)
REG1_REG_3__1enc_24 = XOR(REG1_REG_3__1enc_23, keyinput24)
REG1_REG_3__1enc_25 = XOR(REG1_REG_3__1enc_24, keyinput25)
REG1_REG_3__1enc_26 = XOR(REG1_REG_3__1enc_25, keyinput26)
REG1_REG_3__1enc_27 = XOR(REG1_REG_3__1enc_26, keyinput27)
REG1_REG_3__1enc = XOR(REG1_REG_3__1enc_27, keyinput28)

#Output encryption logic for U316
U316_20$enc_0 = XOR(U316_20, keyinput28)
U316_20$enc_1 = XOR(U316_20$enc_0, keyinput29)
U316_20$enc_2 = XOR(U316_20$enc_1, keyinput30)
U316_20$enc_3 = XOR(U316_20$enc_2, keyinput31)
U316_20$enc_4 = XOR(U316_20$enc_3, keyinput32)
U316_20$enc_5 = XOR(U316_20$enc_4, keyinput33)
U316_20$enc_6 = XOR(U316_20$enc_5, keyinput34)
U316_20$enc_7 = XOR(U316_20$enc_6, keyinput35)
U316_20$enc_8 = XOR(U316_20$enc_7, keyinput36)
U316_20$enc_9 = XOR(U316_20$enc_8, keyinput37)
U316_20$enc_10 = XOR(U316_20$enc_9, keyinput38)
U316_20$enc_11 = XOR(U316_20$enc_10, keyinput39)
U316_20$enc_12 = XOR(U316_20$enc_11, keyinput40)
U316_20$enc_13 = XOR(U316_20$enc_12, keyinput41)
U316_20$enc_14 = XOR(U316_20$enc_13, keyinput42)
U316_20$enc_15 = XOR(U316_20$enc_14, keyinput43)
U316_20$enc_16 = XOR(U316_20$enc_15, keyinput44)
U316_20$enc_17 = XOR(U316_20$enc_16, keyinput45)
U316_20$enc_18 = XOR(U316_20$enc_17, keyinput46)
U316_20$enc_19 = XOR(U316_20$enc_18, keyinput47)
U316_20$enc_20 = XOR(U316_20$enc_19, keyinput48)
U316_20$enc_21 = XOR(U316_20$enc_20, keyinput49)
U316_20$enc_22 = XOR(U316_20$enc_21, keyinput50)
U316_20$enc_23 = XOR(U316_20$enc_22, keyinput51)
U316_20$enc_24 = XOR(U316_20$enc_23, keyinput52)
U316_20$enc_25 = XOR(U316_20$enc_24, keyinput53)
U316_20$enc_26 = XOR(U316_20$enc_25, keyinput54)
U316_20$enc_27 = XOR(U316_20$enc_26, keyinput55)
U316_20$enc_28 = XOR(U316_20$enc_27, keyinput56)
U316_20$enc_29 = XOR(U316_20$enc_28, keyinput57)
U316_20$enc_30 = XOR(U316_20$enc_29, keyinput58)
U316_20$enc_31 = XOR(U316_20$enc_30, keyinput59)
U316_20$enc_32 = XOR(U316_20$enc_31, keyinput60)
U316_20$enc_33 = XOR(U316_20$enc_32, keyinput61)
U316_20$enc_34 = XOR(U316_20$enc_33, keyinput62)
U316_20$enc_35 = XOR(U316_20$enc_34, keyinput63)
U316_20$enc_36 = XOR(U316_20$enc_35, keyinput64)
U316_20$enc = XOR(U316_20$enc_36, keyinput65)


#Input encryption logic for REG1_REG_2_
REG1_REG_2__1enc_0 = XOR(REG1_REG_2__1, keyinput0)
REG1_REG_2__1enc_1 = XOR(REG1_REG_2__1enc_0, keyinput1)
REG1_REG_2__1enc_2 = XOR(REG1_REG_2__1enc_1, keyinput2)
REG1_REG_2__1enc_3 = XOR(REG1_REG_2__1enc_2, keyinput3)
REG1_REG_2__1enc_4 = XOR(REG1_REG_2__1enc_3, keyinput4)
REG1_REG_2__1enc_5 = XOR(REG1_REG_2__1enc_4, keyinput5)
REG1_REG_2__1enc_6 = XOR(REG1_REG_2__1enc_5, keyinput6)
REG1_REG_2__1enc_7 = XOR(REG1_REG_2__1enc_6, keyinput7)
REG1_REG_2__1enc_8 = XOR(REG1_REG_2__1enc_7, keyinput8)
REG1_REG_2__1enc_9 = XOR(REG1_REG_2__1enc_8, keyinput9)
REG1_REG_2__1enc_10 = XOR(REG1_REG_2__1enc_9, keyinput10)
REG1_REG_2__1enc_11 = XOR(REG1_REG_2__1enc_10, keyinput11)
REG1_REG_2__1enc_12 = XOR(REG1_REG_2__1enc_11, keyinput12)
REG1_REG_2__1enc_13 = XOR(REG1_REG_2__1enc_12, keyinput13)
REG1_REG_2__1enc_14 = XOR(REG1_REG_2__1enc_13, keyinput14)
REG1_REG_2__1enc_15 = XOR(REG1_REG_2__1enc_14, keyinput15)
REG1_REG_2__1enc_16 = XOR(REG1_REG_2__1enc_15, keyinput16)
REG1_REG_2__1enc_17 = XOR(REG1_REG_2__1enc_16, keyinput17)
REG1_REG_2__1enc_18 = XOR(REG1_REG_2__1enc_17, keyinput18)
REG1_REG_2__1enc_19 = XOR(REG1_REG_2__1enc_18, keyinput19)
REG1_REG_2__1enc_20 = XOR(REG1_REG_2__1enc_19, keyinput20)
REG1_REG_2__1enc_21 = XOR(REG1_REG_2__1enc_20, keyinput21)
REG1_REG_2__1enc_22 = XOR(REG1_REG_2__1enc_21, keyinput22)
REG1_REG_2__1enc_23 = XOR(REG1_REG_2__1enc_22, keyinput23)
REG1_REG_2__1enc_24 = XOR(REG1_REG_2__1enc_23, keyinput24)
REG1_REG_2__1enc_25 = XOR(REG1_REG_2__1enc_24, keyinput25)
REG1_REG_2__1enc_26 = XOR(REG1_REG_2__1enc_25, keyinput26)
REG1_REG_2__1enc_27 = XOR(REG1_REG_2__1enc_26, keyinput27)
REG1_REG_2__1enc_28 = XOR(REG1_REG_2__1enc_27, keyinput28)
REG1_REG_2__1enc = XOR(REG1_REG_2__1enc_28, keyinput29)

#Output encryption logic for U315
U315_20$enc_0 = XOR(U315_20, keyinput29)
U315_20$enc_1 = XOR(U315_20$enc_0, keyinput30)
U315_20$enc_2 = XOR(U315_20$enc_1, keyinput31)
U315_20$enc_3 = XOR(U315_20$enc_2, keyinput32)
U315_20$enc_4 = XOR(U315_20$enc_3, keyinput33)
U315_20$enc_5 = XOR(U315_20$enc_4, keyinput34)
U315_20$enc_6 = XOR(U315_20$enc_5, keyinput35)
U315_20$enc_7 = XOR(U315_20$enc_6, keyinput36)
U315_20$enc_8 = XOR(U315_20$enc_7, keyinput37)
U315_20$enc_9 = XOR(U315_20$enc_8, keyinput38)
U315_20$enc_10 = XOR(U315_20$enc_9, keyinput39)
U315_20$enc_11 = XOR(U315_20$enc_10, keyinput40)
U315_20$enc_12 = XOR(U315_20$enc_11, keyinput41)
U315_20$enc_13 = XOR(U315_20$enc_12, keyinput42)
U315_20$enc_14 = XOR(U315_20$enc_13, keyinput43)
U315_20$enc_15 = XOR(U315_20$enc_14, keyinput44)
U315_20$enc_16 = XOR(U315_20$enc_15, keyinput45)
U315_20$enc_17 = XOR(U315_20$enc_16, keyinput46)
U315_20$enc_18 = XOR(U315_20$enc_17, keyinput47)
U315_20$enc_19 = XOR(U315_20$enc_18, keyinput48)
U315_20$enc_20 = XOR(U315_20$enc_19, keyinput49)
U315_20$enc_21 = XOR(U315_20$enc_20, keyinput50)
U315_20$enc_22 = XOR(U315_20$enc_21, keyinput51)
U315_20$enc_23 = XOR(U315_20$enc_22, keyinput52)
U315_20$enc_24 = XOR(U315_20$enc_23, keyinput53)
U315_20$enc_25 = XOR(U315_20$enc_24, keyinput54)
U315_20$enc_26 = XOR(U315_20$enc_25, keyinput55)
U315_20$enc_27 = XOR(U315_20$enc_26, keyinput56)
U315_20$enc_28 = XOR(U315_20$enc_27, keyinput57)
U315_20$enc_29 = XOR(U315_20$enc_28, keyinput58)
U315_20$enc_30 = XOR(U315_20$enc_29, keyinput59)
U315_20$enc_31 = XOR(U315_20$enc_30, keyinput60)
U315_20$enc_32 = XOR(U315_20$enc_31, keyinput61)
U315_20$enc_33 = XOR(U315_20$enc_32, keyinput62)
U315_20$enc_34 = XOR(U315_20$enc_33, keyinput63)
U315_20$enc_35 = XOR(U315_20$enc_34, keyinput64)
U315_20$enc = XOR(U315_20$enc_35, keyinput65)


#Input encryption logic for REG1_REG_1_
REG1_REG_1__1enc_0 = XOR(REG1_REG_1__1, keyinput0)
REG1_REG_1__1enc_1 = XOR(REG1_REG_1__1enc_0, keyinput1)
REG1_REG_1__1enc_2 = XOR(REG1_REG_1__1enc_1, keyinput2)
REG1_REG_1__1enc_3 = XOR(REG1_REG_1__1enc_2, keyinput3)
REG1_REG_1__1enc_4 = XOR(REG1_REG_1__1enc_3, keyinput4)
REG1_REG_1__1enc_5 = XOR(REG1_REG_1__1enc_4, keyinput5)
REG1_REG_1__1enc_6 = XOR(REG1_REG_1__1enc_5, keyinput6)
REG1_REG_1__1enc_7 = XOR(REG1_REG_1__1enc_6, keyinput7)
REG1_REG_1__1enc_8 = XOR(REG1_REG_1__1enc_7, keyinput8)
REG1_REG_1__1enc_9 = XOR(REG1_REG_1__1enc_8, keyinput9)
REG1_REG_1__1enc_10 = XOR(REG1_REG_1__1enc_9, keyinput10)
REG1_REG_1__1enc_11 = XOR(REG1_REG_1__1enc_10, keyinput11)
REG1_REG_1__1enc_12 = XOR(REG1_REG_1__1enc_11, keyinput12)
REG1_REG_1__1enc_13 = XOR(REG1_REG_1__1enc_12, keyinput13)
REG1_REG_1__1enc_14 = XOR(REG1_REG_1__1enc_13, keyinput14)
REG1_REG_1__1enc_15 = XOR(REG1_REG_1__1enc_14, keyinput15)
REG1_REG_1__1enc_16 = XOR(REG1_REG_1__1enc_15, keyinput16)
REG1_REG_1__1enc_17 = XOR(REG1_REG_1__1enc_16, keyinput17)
REG1_REG_1__1enc_18 = XOR(REG1_REG_1__1enc_17, keyinput18)
REG1_REG_1__1enc_19 = XOR(REG1_REG_1__1enc_18, keyinput19)
REG1_REG_1__1enc_20 = XOR(REG1_REG_1__1enc_19, keyinput20)
REG1_REG_1__1enc_21 = XOR(REG1_REG_1__1enc_20, keyinput21)
REG1_REG_1__1enc_22 = XOR(REG1_REG_1__1enc_21, keyinput22)
REG1_REG_1__1enc_23 = XOR(REG1_REG_1__1enc_22, keyinput23)
REG1_REG_1__1enc_24 = XOR(REG1_REG_1__1enc_23, keyinput24)
REG1_REG_1__1enc_25 = XOR(REG1_REG_1__1enc_24, keyinput25)
REG1_REG_1__1enc_26 = XOR(REG1_REG_1__1enc_25, keyinput26)
REG1_REG_1__1enc_27 = XOR(REG1_REG_1__1enc_26, keyinput27)
REG1_REG_1__1enc_28 = XOR(REG1_REG_1__1enc_27, keyinput28)
REG1_REG_1__1enc_29 = XOR(REG1_REG_1__1enc_28, keyinput29)
REG1_REG_1__1enc = XOR(REG1_REG_1__1enc_29, keyinput30)

#Output encryption logic for U314
U314_20$enc_0 = XOR(U314_20, keyinput30)
U314_20$enc_1 = XOR(U314_20$enc_0, keyinput31)
U314_20$enc_2 = XOR(U314_20$enc_1, keyinput32)
U314_20$enc_3 = XOR(U314_20$enc_2, keyinput33)
U314_20$enc_4 = XOR(U314_20$enc_3, keyinput34)
U314_20$enc_5 = XOR(U314_20$enc_4, keyinput35)
U314_20$enc_6 = XOR(U314_20$enc_5, keyinput36)
U314_20$enc_7 = XOR(U314_20$enc_6, keyinput37)
U314_20$enc_8 = XOR(U314_20$enc_7, keyinput38)
U314_20$enc_9 = XOR(U314_20$enc_8, keyinput39)
U314_20$enc_10 = XOR(U314_20$enc_9, keyinput40)
U314_20$enc_11 = XOR(U314_20$enc_10, keyinput41)
U314_20$enc_12 = XOR(U314_20$enc_11, keyinput42)
U314_20$enc_13 = XOR(U314_20$enc_12, keyinput43)
U314_20$enc_14 = XOR(U314_20$enc_13, keyinput44)
U314_20$enc_15 = XOR(U314_20$enc_14, keyinput45)
U314_20$enc_16 = XOR(U314_20$enc_15, keyinput46)
U314_20$enc_17 = XOR(U314_20$enc_16, keyinput47)
U314_20$enc_18 = XOR(U314_20$enc_17, keyinput48)
U314_20$enc_19 = XOR(U314_20$enc_18, keyinput49)
U314_20$enc_20 = XOR(U314_20$enc_19, keyinput50)
U314_20$enc_21 = XOR(U314_20$enc_20, keyinput51)
U314_20$enc_22 = XOR(U314_20$enc_21, keyinput52)
U314_20$enc_23 = XOR(U314_20$enc_22, keyinput53)
U314_20$enc_24 = XOR(U314_20$enc_23, keyinput54)
U314_20$enc_25 = XOR(U314_20$enc_24, keyinput55)
U314_20$enc_26 = XOR(U314_20$enc_25, keyinput56)
U314_20$enc_27 = XOR(U314_20$enc_26, keyinput57)
U314_20$enc_28 = XOR(U314_20$enc_27, keyinput58)
U314_20$enc_29 = XOR(U314_20$enc_28, keyinput59)
U314_20$enc_30 = XOR(U314_20$enc_29, keyinput60)
U314_20$enc_31 = XOR(U314_20$enc_30, keyinput61)
U314_20$enc_32 = XOR(U314_20$enc_31, keyinput62)
U314_20$enc_33 = XOR(U314_20$enc_32, keyinput63)
U314_20$enc_34 = XOR(U314_20$enc_33, keyinput64)
U314_20$enc = XOR(U314_20$enc_34, keyinput65)


#Input encryption logic for REG1_REG_0_
REG1_REG_0__1enc_0 = XOR(REG1_REG_0__1, keyinput0)
REG1_REG_0__1enc_1 = XOR(REG1_REG_0__1enc_0, keyinput1)
REG1_REG_0__1enc_2 = XOR(REG1_REG_0__1enc_1, keyinput2)
REG1_REG_0__1enc_3 = XOR(REG1_REG_0__1enc_2, keyinput3)
REG1_REG_0__1enc_4 = XOR(REG1_REG_0__1enc_3, keyinput4)
REG1_REG_0__1enc_5 = XOR(REG1_REG_0__1enc_4, keyinput5)
REG1_REG_0__1enc_6 = XOR(REG1_REG_0__1enc_5, keyinput6)
REG1_REG_0__1enc_7 = XOR(REG1_REG_0__1enc_6, keyinput7)
REG1_REG_0__1enc_8 = XOR(REG1_REG_0__1enc_7, keyinput8)
REG1_REG_0__1enc_9 = XOR(REG1_REG_0__1enc_8, keyinput9)
REG1_REG_0__1enc_10 = XOR(REG1_REG_0__1enc_9, keyinput10)
REG1_REG_0__1enc_11 = XOR(REG1_REG_0__1enc_10, keyinput11)
REG1_REG_0__1enc_12 = XOR(REG1_REG_0__1enc_11, keyinput12)
REG1_REG_0__1enc_13 = XOR(REG1_REG_0__1enc_12, keyinput13)
REG1_REG_0__1enc_14 = XOR(REG1_REG_0__1enc_13, keyinput14)
REG1_REG_0__1enc_15 = XOR(REG1_REG_0__1enc_14, keyinput15)
REG1_REG_0__1enc_16 = XOR(REG1_REG_0__1enc_15, keyinput16)
REG1_REG_0__1enc_17 = XOR(REG1_REG_0__1enc_16, keyinput17)
REG1_REG_0__1enc_18 = XOR(REG1_REG_0__1enc_17, keyinput18)
REG1_REG_0__1enc_19 = XOR(REG1_REG_0__1enc_18, keyinput19)
REG1_REG_0__1enc_20 = XOR(REG1_REG_0__1enc_19, keyinput20)
REG1_REG_0__1enc_21 = XOR(REG1_REG_0__1enc_20, keyinput21)
REG1_REG_0__1enc_22 = XOR(REG1_REG_0__1enc_21, keyinput22)
REG1_REG_0__1enc_23 = XOR(REG1_REG_0__1enc_22, keyinput23)
REG1_REG_0__1enc_24 = XOR(REG1_REG_0__1enc_23, keyinput24)
REG1_REG_0__1enc_25 = XOR(REG1_REG_0__1enc_24, keyinput25)
REG1_REG_0__1enc_26 = XOR(REG1_REG_0__1enc_25, keyinput26)
REG1_REG_0__1enc_27 = XOR(REG1_REG_0__1enc_26, keyinput27)
REG1_REG_0__1enc_28 = XOR(REG1_REG_0__1enc_27, keyinput28)
REG1_REG_0__1enc_29 = XOR(REG1_REG_0__1enc_28, keyinput29)
REG1_REG_0__1enc_30 = XOR(REG1_REG_0__1enc_29, keyinput30)
REG1_REG_0__1enc = XOR(REG1_REG_0__1enc_30, keyinput31)

#Output encryption logic for U313
U313_20$enc_0 = XOR(U313_20, keyinput31)
U313_20$enc_1 = XOR(U313_20$enc_0, keyinput32)
U313_20$enc_2 = XOR(U313_20$enc_1, keyinput33)
U313_20$enc_3 = XOR(U313_20$enc_2, keyinput34)
U313_20$enc_4 = XOR(U313_20$enc_3, keyinput35)
U313_20$enc_5 = XOR(U313_20$enc_4, keyinput36)
U313_20$enc_6 = XOR(U313_20$enc_5, keyinput37)
U313_20$enc_7 = XOR(U313_20$enc_6, keyinput38)
U313_20$enc_8 = XOR(U313_20$enc_7, keyinput39)
U313_20$enc_9 = XOR(U313_20$enc_8, keyinput40)
U313_20$enc_10 = XOR(U313_20$enc_9, keyinput41)
U313_20$enc_11 = XOR(U313_20$enc_10, keyinput42)
U313_20$enc_12 = XOR(U313_20$enc_11, keyinput43)
U313_20$enc_13 = XOR(U313_20$enc_12, keyinput44)
U313_20$enc_14 = XOR(U313_20$enc_13, keyinput45)
U313_20$enc_15 = XOR(U313_20$enc_14, keyinput46)
U313_20$enc_16 = XOR(U313_20$enc_15, keyinput47)
U313_20$enc_17 = XOR(U313_20$enc_16, keyinput48)
U313_20$enc_18 = XOR(U313_20$enc_17, keyinput49)
U313_20$enc_19 = XOR(U313_20$enc_18, keyinput50)
U313_20$enc_20 = XOR(U313_20$enc_19, keyinput51)
U313_20$enc_21 = XOR(U313_20$enc_20, keyinput52)
U313_20$enc_22 = XOR(U313_20$enc_21, keyinput53)
U313_20$enc_23 = XOR(U313_20$enc_22, keyinput54)
U313_20$enc_24 = XOR(U313_20$enc_23, keyinput55)
U313_20$enc_25 = XOR(U313_20$enc_24, keyinput56)
U313_20$enc_26 = XOR(U313_20$enc_25, keyinput57)
U313_20$enc_27 = XOR(U313_20$enc_26, keyinput58)
U313_20$enc_28 = XOR(U313_20$enc_27, keyinput59)
U313_20$enc_29 = XOR(U313_20$enc_28, keyinput60)
U313_20$enc_30 = XOR(U313_20$enc_29, keyinput61)
U313_20$enc_31 = XOR(U313_20$enc_30, keyinput62)
U313_20$enc_32 = XOR(U313_20$enc_31, keyinput63)
U313_20$enc_33 = XOR(U313_20$enc_32, keyinput64)
U313_20$enc = XOR(U313_20$enc_33, keyinput65)


#Input encryption logic for REG2_REG_7_
REG2_REG_7__1enc_0 = XOR(REG2_REG_7__1, keyinput0)
REG2_REG_7__1enc_1 = XOR(REG2_REG_7__1enc_0, keyinput1)
REG2_REG_7__1enc_2 = XOR(REG2_REG_7__1enc_1, keyinput2)
REG2_REG_7__1enc_3 = XOR(REG2_REG_7__1enc_2, keyinput3)
REG2_REG_7__1enc_4 = XOR(REG2_REG_7__1enc_3, keyinput4)
REG2_REG_7__1enc_5 = XOR(REG2_REG_7__1enc_4, keyinput5)
REG2_REG_7__1enc_6 = XOR(REG2_REG_7__1enc_5, keyinput6)
REG2_REG_7__1enc_7 = XOR(REG2_REG_7__1enc_6, keyinput7)
REG2_REG_7__1enc_8 = XOR(REG2_REG_7__1enc_7, keyinput8)
REG2_REG_7__1enc_9 = XOR(REG2_REG_7__1enc_8, keyinput9)
REG2_REG_7__1enc_10 = XOR(REG2_REG_7__1enc_9, keyinput10)
REG2_REG_7__1enc_11 = XOR(REG2_REG_7__1enc_10, keyinput11)
REG2_REG_7__1enc_12 = XOR(REG2_REG_7__1enc_11, keyinput12)
REG2_REG_7__1enc_13 = XOR(REG2_REG_7__1enc_12, keyinput13)
REG2_REG_7__1enc_14 = XOR(REG2_REG_7__1enc_13, keyinput14)
REG2_REG_7__1enc_15 = XOR(REG2_REG_7__1enc_14, keyinput15)
REG2_REG_7__1enc_16 = XOR(REG2_REG_7__1enc_15, keyinput16)
REG2_REG_7__1enc_17 = XOR(REG2_REG_7__1enc_16, keyinput17)
REG2_REG_7__1enc_18 = XOR(REG2_REG_7__1enc_17, keyinput18)
REG2_REG_7__1enc_19 = XOR(REG2_REG_7__1enc_18, keyinput19)
REG2_REG_7__1enc_20 = XOR(REG2_REG_7__1enc_19, keyinput20)
REG2_REG_7__1enc_21 = XOR(REG2_REG_7__1enc_20, keyinput21)
REG2_REG_7__1enc_22 = XOR(REG2_REG_7__1enc_21, keyinput22)
REG2_REG_7__1enc_23 = XOR(REG2_REG_7__1enc_22, keyinput23)
REG2_REG_7__1enc_24 = XOR(REG2_REG_7__1enc_23, keyinput24)
REG2_REG_7__1enc_25 = XOR(REG2_REG_7__1enc_24, keyinput25)
REG2_REG_7__1enc_26 = XOR(REG2_REG_7__1enc_25, keyinput26)
REG2_REG_7__1enc_27 = XOR(REG2_REG_7__1enc_26, keyinput27)
REG2_REG_7__1enc_28 = XOR(REG2_REG_7__1enc_27, keyinput28)
REG2_REG_7__1enc_29 = XOR(REG2_REG_7__1enc_28, keyinput29)
REG2_REG_7__1enc_30 = XOR(REG2_REG_7__1enc_29, keyinput30)
REG2_REG_7__1enc_31 = XOR(REG2_REG_7__1enc_30, keyinput31)
REG2_REG_7__1enc = XOR(REG2_REG_7__1enc_31, keyinput32)

#Output encryption logic for U312
U312_20$enc_0 = XOR(U312_20, keyinput32)
U312_20$enc_1 = XOR(U312_20$enc_0, keyinput33)
U312_20$enc_2 = XOR(U312_20$enc_1, keyinput34)
U312_20$enc_3 = XOR(U312_20$enc_2, keyinput35)
U312_20$enc_4 = XOR(U312_20$enc_3, keyinput36)
U312_20$enc_5 = XOR(U312_20$enc_4, keyinput37)
U312_20$enc_6 = XOR(U312_20$enc_5, keyinput38)
U312_20$enc_7 = XOR(U312_20$enc_6, keyinput39)
U312_20$enc_8 = XOR(U312_20$enc_7, keyinput40)
U312_20$enc_9 = XOR(U312_20$enc_8, keyinput41)
U312_20$enc_10 = XOR(U312_20$enc_9, keyinput42)
U312_20$enc_11 = XOR(U312_20$enc_10, keyinput43)
U312_20$enc_12 = XOR(U312_20$enc_11, keyinput44)
U312_20$enc_13 = XOR(U312_20$enc_12, keyinput45)
U312_20$enc_14 = XOR(U312_20$enc_13, keyinput46)
U312_20$enc_15 = XOR(U312_20$enc_14, keyinput47)
U312_20$enc_16 = XOR(U312_20$enc_15, keyinput48)
U312_20$enc_17 = XOR(U312_20$enc_16, keyinput49)
U312_20$enc_18 = XOR(U312_20$enc_17, keyinput50)
U312_20$enc_19 = XOR(U312_20$enc_18, keyinput51)
U312_20$enc_20 = XOR(U312_20$enc_19, keyinput52)
U312_20$enc_21 = XOR(U312_20$enc_20, keyinput53)
U312_20$enc_22 = XOR(U312_20$enc_21, keyinput54)
U312_20$enc_23 = XOR(U312_20$enc_22, keyinput55)
U312_20$enc_24 = XOR(U312_20$enc_23, keyinput56)
U312_20$enc_25 = XOR(U312_20$enc_24, keyinput57)
U312_20$enc_26 = XOR(U312_20$enc_25, keyinput58)
U312_20$enc_27 = XOR(U312_20$enc_26, keyinput59)
U312_20$enc_28 = XOR(U312_20$enc_27, keyinput60)
U312_20$enc_29 = XOR(U312_20$enc_28, keyinput61)
U312_20$enc_30 = XOR(U312_20$enc_29, keyinput62)
U312_20$enc_31 = XOR(U312_20$enc_30, keyinput63)
U312_20$enc_32 = XOR(U312_20$enc_31, keyinput64)
U312_20$enc = XOR(U312_20$enc_32, keyinput65)


#Input encryption logic for REG2_REG_6_
REG2_REG_6__1enc_0 = XOR(REG2_REG_6__1, keyinput0)
REG2_REG_6__1enc_1 = XOR(REG2_REG_6__1enc_0, keyinput1)
REG2_REG_6__1enc_2 = XOR(REG2_REG_6__1enc_1, keyinput2)
REG2_REG_6__1enc_3 = XOR(REG2_REG_6__1enc_2, keyinput3)
REG2_REG_6__1enc_4 = XOR(REG2_REG_6__1enc_3, keyinput4)
REG2_REG_6__1enc_5 = XOR(REG2_REG_6__1enc_4, keyinput5)
REG2_REG_6__1enc_6 = XOR(REG2_REG_6__1enc_5, keyinput6)
REG2_REG_6__1enc_7 = XOR(REG2_REG_6__1enc_6, keyinput7)
REG2_REG_6__1enc_8 = XOR(REG2_REG_6__1enc_7, keyinput8)
REG2_REG_6__1enc_9 = XOR(REG2_REG_6__1enc_8, keyinput9)
REG2_REG_6__1enc_10 = XOR(REG2_REG_6__1enc_9, keyinput10)
REG2_REG_6__1enc_11 = XOR(REG2_REG_6__1enc_10, keyinput11)
REG2_REG_6__1enc_12 = XOR(REG2_REG_6__1enc_11, keyinput12)
REG2_REG_6__1enc_13 = XOR(REG2_REG_6__1enc_12, keyinput13)
REG2_REG_6__1enc_14 = XOR(REG2_REG_6__1enc_13, keyinput14)
REG2_REG_6__1enc_15 = XOR(REG2_REG_6__1enc_14, keyinput15)
REG2_REG_6__1enc_16 = XOR(REG2_REG_6__1enc_15, keyinput16)
REG2_REG_6__1enc_17 = XOR(REG2_REG_6__1enc_16, keyinput17)
REG2_REG_6__1enc_18 = XOR(REG2_REG_6__1enc_17, keyinput18)
REG2_REG_6__1enc_19 = XOR(REG2_REG_6__1enc_18, keyinput19)
REG2_REG_6__1enc_20 = XOR(REG2_REG_6__1enc_19, keyinput20)
REG2_REG_6__1enc_21 = XOR(REG2_REG_6__1enc_20, keyinput21)
REG2_REG_6__1enc_22 = XOR(REG2_REG_6__1enc_21, keyinput22)
REG2_REG_6__1enc_23 = XOR(REG2_REG_6__1enc_22, keyinput23)
REG2_REG_6__1enc_24 = XOR(REG2_REG_6__1enc_23, keyinput24)
REG2_REG_6__1enc_25 = XOR(REG2_REG_6__1enc_24, keyinput25)
REG2_REG_6__1enc_26 = XOR(REG2_REG_6__1enc_25, keyinput26)
REG2_REG_6__1enc_27 = XOR(REG2_REG_6__1enc_26, keyinput27)
REG2_REG_6__1enc_28 = XOR(REG2_REG_6__1enc_27, keyinput28)
REG2_REG_6__1enc_29 = XOR(REG2_REG_6__1enc_28, keyinput29)
REG2_REG_6__1enc_30 = XOR(REG2_REG_6__1enc_29, keyinput30)
REG2_REG_6__1enc_31 = XOR(REG2_REG_6__1enc_30, keyinput31)
REG2_REG_6__1enc_32 = XOR(REG2_REG_6__1enc_31, keyinput32)
REG2_REG_6__1enc = XOR(REG2_REG_6__1enc_32, keyinput33)

#Output encryption logic for U311
U311_20$enc_0 = XOR(U311_20, keyinput33)
U311_20$enc_1 = XOR(U311_20$enc_0, keyinput34)
U311_20$enc_2 = XOR(U311_20$enc_1, keyinput35)
U311_20$enc_3 = XOR(U311_20$enc_2, keyinput36)
U311_20$enc_4 = XOR(U311_20$enc_3, keyinput37)
U311_20$enc_5 = XOR(U311_20$enc_4, keyinput38)
U311_20$enc_6 = XOR(U311_20$enc_5, keyinput39)
U311_20$enc_7 = XOR(U311_20$enc_6, keyinput40)
U311_20$enc_8 = XOR(U311_20$enc_7, keyinput41)
U311_20$enc_9 = XOR(U311_20$enc_8, keyinput42)
U311_20$enc_10 = XOR(U311_20$enc_9, keyinput43)
U311_20$enc_11 = XOR(U311_20$enc_10, keyinput44)
U311_20$enc_12 = XOR(U311_20$enc_11, keyinput45)
U311_20$enc_13 = XOR(U311_20$enc_12, keyinput46)
U311_20$enc_14 = XOR(U311_20$enc_13, keyinput47)
U311_20$enc_15 = XOR(U311_20$enc_14, keyinput48)
U311_20$enc_16 = XOR(U311_20$enc_15, keyinput49)
U311_20$enc_17 = XOR(U311_20$enc_16, keyinput50)
U311_20$enc_18 = XOR(U311_20$enc_17, keyinput51)
U311_20$enc_19 = XOR(U311_20$enc_18, keyinput52)
U311_20$enc_20 = XOR(U311_20$enc_19, keyinput53)
U311_20$enc_21 = XOR(U311_20$enc_20, keyinput54)
U311_20$enc_22 = XOR(U311_20$enc_21, keyinput55)
U311_20$enc_23 = XOR(U311_20$enc_22, keyinput56)
U311_20$enc_24 = XOR(U311_20$enc_23, keyinput57)
U311_20$enc_25 = XOR(U311_20$enc_24, keyinput58)
U311_20$enc_26 = XOR(U311_20$enc_25, keyinput59)
U311_20$enc_27 = XOR(U311_20$enc_26, keyinput60)
U311_20$enc_28 = XOR(U311_20$enc_27, keyinput61)
U311_20$enc_29 = XOR(U311_20$enc_28, keyinput62)
U311_20$enc_30 = XOR(U311_20$enc_29, keyinput63)
U311_20$enc_31 = XOR(U311_20$enc_30, keyinput64)
U311_20$enc = XOR(U311_20$enc_31, keyinput65)


#Input encryption logic for REG2_REG_5_
REG2_REG_5__1enc_0 = XOR(REG2_REG_5__1, keyinput0)
REG2_REG_5__1enc_1 = XOR(REG2_REG_5__1enc_0, keyinput1)
REG2_REG_5__1enc_2 = XOR(REG2_REG_5__1enc_1, keyinput2)
REG2_REG_5__1enc_3 = XOR(REG2_REG_5__1enc_2, keyinput3)
REG2_REG_5__1enc_4 = XOR(REG2_REG_5__1enc_3, keyinput4)
REG2_REG_5__1enc_5 = XOR(REG2_REG_5__1enc_4, keyinput5)
REG2_REG_5__1enc_6 = XOR(REG2_REG_5__1enc_5, keyinput6)
REG2_REG_5__1enc_7 = XOR(REG2_REG_5__1enc_6, keyinput7)
REG2_REG_5__1enc_8 = XOR(REG2_REG_5__1enc_7, keyinput8)
REG2_REG_5__1enc_9 = XOR(REG2_REG_5__1enc_8, keyinput9)
REG2_REG_5__1enc_10 = XOR(REG2_REG_5__1enc_9, keyinput10)
REG2_REG_5__1enc_11 = XOR(REG2_REG_5__1enc_10, keyinput11)
REG2_REG_5__1enc_12 = XOR(REG2_REG_5__1enc_11, keyinput12)
REG2_REG_5__1enc_13 = XOR(REG2_REG_5__1enc_12, keyinput13)
REG2_REG_5__1enc_14 = XOR(REG2_REG_5__1enc_13, keyinput14)
REG2_REG_5__1enc_15 = XOR(REG2_REG_5__1enc_14, keyinput15)
REG2_REG_5__1enc_16 = XOR(REG2_REG_5__1enc_15, keyinput16)
REG2_REG_5__1enc_17 = XOR(REG2_REG_5__1enc_16, keyinput17)
REG2_REG_5__1enc_18 = XOR(REG2_REG_5__1enc_17, keyinput18)
REG2_REG_5__1enc_19 = XOR(REG2_REG_5__1enc_18, keyinput19)
REG2_REG_5__1enc_20 = XOR(REG2_REG_5__1enc_19, keyinput20)
REG2_REG_5__1enc_21 = XOR(REG2_REG_5__1enc_20, keyinput21)
REG2_REG_5__1enc_22 = XOR(REG2_REG_5__1enc_21, keyinput22)
REG2_REG_5__1enc_23 = XOR(REG2_REG_5__1enc_22, keyinput23)
REG2_REG_5__1enc_24 = XOR(REG2_REG_5__1enc_23, keyinput24)
REG2_REG_5__1enc_25 = XOR(REG2_REG_5__1enc_24, keyinput25)
REG2_REG_5__1enc_26 = XOR(REG2_REG_5__1enc_25, keyinput26)
REG2_REG_5__1enc_27 = XOR(REG2_REG_5__1enc_26, keyinput27)
REG2_REG_5__1enc_28 = XOR(REG2_REG_5__1enc_27, keyinput28)
REG2_REG_5__1enc_29 = XOR(REG2_REG_5__1enc_28, keyinput29)
REG2_REG_5__1enc_30 = XOR(REG2_REG_5__1enc_29, keyinput30)
REG2_REG_5__1enc_31 = XOR(REG2_REG_5__1enc_30, keyinput31)
REG2_REG_5__1enc_32 = XOR(REG2_REG_5__1enc_31, keyinput32)
REG2_REG_5__1enc_33 = XOR(REG2_REG_5__1enc_32, keyinput33)
REG2_REG_5__1enc = XOR(REG2_REG_5__1enc_33, keyinput34)

#Output encryption logic for U310
U310_20$enc_0 = XOR(U310_20, keyinput34)
U310_20$enc_1 = XOR(U310_20$enc_0, keyinput35)
U310_20$enc_2 = XOR(U310_20$enc_1, keyinput36)
U310_20$enc_3 = XOR(U310_20$enc_2, keyinput37)
U310_20$enc_4 = XOR(U310_20$enc_3, keyinput38)
U310_20$enc_5 = XOR(U310_20$enc_4, keyinput39)
U310_20$enc_6 = XOR(U310_20$enc_5, keyinput40)
U310_20$enc_7 = XOR(U310_20$enc_6, keyinput41)
U310_20$enc_8 = XOR(U310_20$enc_7, keyinput42)
U310_20$enc_9 = XOR(U310_20$enc_8, keyinput43)
U310_20$enc_10 = XOR(U310_20$enc_9, keyinput44)
U310_20$enc_11 = XOR(U310_20$enc_10, keyinput45)
U310_20$enc_12 = XOR(U310_20$enc_11, keyinput46)
U310_20$enc_13 = XOR(U310_20$enc_12, keyinput47)
U310_20$enc_14 = XOR(U310_20$enc_13, keyinput48)
U310_20$enc_15 = XOR(U310_20$enc_14, keyinput49)
U310_20$enc_16 = XOR(U310_20$enc_15, keyinput50)
U310_20$enc_17 = XOR(U310_20$enc_16, keyinput51)
U310_20$enc_18 = XOR(U310_20$enc_17, keyinput52)
U310_20$enc_19 = XOR(U310_20$enc_18, keyinput53)
U310_20$enc_20 = XOR(U310_20$enc_19, keyinput54)
U310_20$enc_21 = XOR(U310_20$enc_20, keyinput55)
U310_20$enc_22 = XOR(U310_20$enc_21, keyinput56)
U310_20$enc_23 = XOR(U310_20$enc_22, keyinput57)
U310_20$enc_24 = XOR(U310_20$enc_23, keyinput58)
U310_20$enc_25 = XOR(U310_20$enc_24, keyinput59)
U310_20$enc_26 = XOR(U310_20$enc_25, keyinput60)
U310_20$enc_27 = XOR(U310_20$enc_26, keyinput61)
U310_20$enc_28 = XOR(U310_20$enc_27, keyinput62)
U310_20$enc_29 = XOR(U310_20$enc_28, keyinput63)
U310_20$enc_30 = XOR(U310_20$enc_29, keyinput64)
U310_20$enc = XOR(U310_20$enc_30, keyinput65)


#Input encryption logic for REG2_REG_4_
REG2_REG_4__1enc_0 = XOR(REG2_REG_4__1, keyinput0)
REG2_REG_4__1enc_1 = XOR(REG2_REG_4__1enc_0, keyinput1)
REG2_REG_4__1enc_2 = XOR(REG2_REG_4__1enc_1, keyinput2)
REG2_REG_4__1enc_3 = XOR(REG2_REG_4__1enc_2, keyinput3)
REG2_REG_4__1enc_4 = XOR(REG2_REG_4__1enc_3, keyinput4)
REG2_REG_4__1enc_5 = XOR(REG2_REG_4__1enc_4, keyinput5)
REG2_REG_4__1enc_6 = XOR(REG2_REG_4__1enc_5, keyinput6)
REG2_REG_4__1enc_7 = XOR(REG2_REG_4__1enc_6, keyinput7)
REG2_REG_4__1enc_8 = XOR(REG2_REG_4__1enc_7, keyinput8)
REG2_REG_4__1enc_9 = XOR(REG2_REG_4__1enc_8, keyinput9)
REG2_REG_4__1enc_10 = XOR(REG2_REG_4__1enc_9, keyinput10)
REG2_REG_4__1enc_11 = XOR(REG2_REG_4__1enc_10, keyinput11)
REG2_REG_4__1enc_12 = XOR(REG2_REG_4__1enc_11, keyinput12)
REG2_REG_4__1enc_13 = XOR(REG2_REG_4__1enc_12, keyinput13)
REG2_REG_4__1enc_14 = XOR(REG2_REG_4__1enc_13, keyinput14)
REG2_REG_4__1enc_15 = XOR(REG2_REG_4__1enc_14, keyinput15)
REG2_REG_4__1enc_16 = XOR(REG2_REG_4__1enc_15, keyinput16)
REG2_REG_4__1enc_17 = XOR(REG2_REG_4__1enc_16, keyinput17)
REG2_REG_4__1enc_18 = XOR(REG2_REG_4__1enc_17, keyinput18)
REG2_REG_4__1enc_19 = XOR(REG2_REG_4__1enc_18, keyinput19)
REG2_REG_4__1enc_20 = XOR(REG2_REG_4__1enc_19, keyinput20)
REG2_REG_4__1enc_21 = XOR(REG2_REG_4__1enc_20, keyinput21)
REG2_REG_4__1enc_22 = XOR(REG2_REG_4__1enc_21, keyinput22)
REG2_REG_4__1enc_23 = XOR(REG2_REG_4__1enc_22, keyinput23)
REG2_REG_4__1enc_24 = XOR(REG2_REG_4__1enc_23, keyinput24)
REG2_REG_4__1enc_25 = XOR(REG2_REG_4__1enc_24, keyinput25)
REG2_REG_4__1enc_26 = XOR(REG2_REG_4__1enc_25, keyinput26)
REG2_REG_4__1enc_27 = XOR(REG2_REG_4__1enc_26, keyinput27)
REG2_REG_4__1enc_28 = XOR(REG2_REG_4__1enc_27, keyinput28)
REG2_REG_4__1enc_29 = XOR(REG2_REG_4__1enc_28, keyinput29)
REG2_REG_4__1enc_30 = XOR(REG2_REG_4__1enc_29, keyinput30)
REG2_REG_4__1enc_31 = XOR(REG2_REG_4__1enc_30, keyinput31)
REG2_REG_4__1enc_32 = XOR(REG2_REG_4__1enc_31, keyinput32)
REG2_REG_4__1enc_33 = XOR(REG2_REG_4__1enc_32, keyinput33)
REG2_REG_4__1enc_34 = XOR(REG2_REG_4__1enc_33, keyinput34)
REG2_REG_4__1enc = XOR(REG2_REG_4__1enc_34, keyinput35)

#Output encryption logic for U309
U309_20$enc_0 = XOR(U309_20, keyinput35)
U309_20$enc_1 = XOR(U309_20$enc_0, keyinput36)
U309_20$enc_2 = XOR(U309_20$enc_1, keyinput37)
U309_20$enc_3 = XOR(U309_20$enc_2, keyinput38)
U309_20$enc_4 = XOR(U309_20$enc_3, keyinput39)
U309_20$enc_5 = XOR(U309_20$enc_4, keyinput40)
U309_20$enc_6 = XOR(U309_20$enc_5, keyinput41)
U309_20$enc_7 = XOR(U309_20$enc_6, keyinput42)
U309_20$enc_8 = XOR(U309_20$enc_7, keyinput43)
U309_20$enc_9 = XOR(U309_20$enc_8, keyinput44)
U309_20$enc_10 = XOR(U309_20$enc_9, keyinput45)
U309_20$enc_11 = XOR(U309_20$enc_10, keyinput46)
U309_20$enc_12 = XOR(U309_20$enc_11, keyinput47)
U309_20$enc_13 = XOR(U309_20$enc_12, keyinput48)
U309_20$enc_14 = XOR(U309_20$enc_13, keyinput49)
U309_20$enc_15 = XOR(U309_20$enc_14, keyinput50)
U309_20$enc_16 = XOR(U309_20$enc_15, keyinput51)
U309_20$enc_17 = XOR(U309_20$enc_16, keyinput52)
U309_20$enc_18 = XOR(U309_20$enc_17, keyinput53)
U309_20$enc_19 = XOR(U309_20$enc_18, keyinput54)
U309_20$enc_20 = XOR(U309_20$enc_19, keyinput55)
U309_20$enc_21 = XOR(U309_20$enc_20, keyinput56)
U309_20$enc_22 = XOR(U309_20$enc_21, keyinput57)
U309_20$enc_23 = XOR(U309_20$enc_22, keyinput58)
U309_20$enc_24 = XOR(U309_20$enc_23, keyinput59)
U309_20$enc_25 = XOR(U309_20$enc_24, keyinput60)
U309_20$enc_26 = XOR(U309_20$enc_25, keyinput61)
U309_20$enc_27 = XOR(U309_20$enc_26, keyinput62)
U309_20$enc_28 = XOR(U309_20$enc_27, keyinput63)
U309_20$enc_29 = XOR(U309_20$enc_28, keyinput64)
U309_20$enc = XOR(U309_20$enc_29, keyinput65)


#Input encryption logic for REG2_REG_3_
REG2_REG_3__1enc_0 = XOR(REG2_REG_3__1, keyinput0)
REG2_REG_3__1enc_1 = XOR(REG2_REG_3__1enc_0, keyinput1)
REG2_REG_3__1enc_2 = XOR(REG2_REG_3__1enc_1, keyinput2)
REG2_REG_3__1enc_3 = XOR(REG2_REG_3__1enc_2, keyinput3)
REG2_REG_3__1enc_4 = XOR(REG2_REG_3__1enc_3, keyinput4)
REG2_REG_3__1enc_5 = XOR(REG2_REG_3__1enc_4, keyinput5)
REG2_REG_3__1enc_6 = XOR(REG2_REG_3__1enc_5, keyinput6)
REG2_REG_3__1enc_7 = XOR(REG2_REG_3__1enc_6, keyinput7)
REG2_REG_3__1enc_8 = XOR(REG2_REG_3__1enc_7, keyinput8)
REG2_REG_3__1enc_9 = XOR(REG2_REG_3__1enc_8, keyinput9)
REG2_REG_3__1enc_10 = XOR(REG2_REG_3__1enc_9, keyinput10)
REG2_REG_3__1enc_11 = XOR(REG2_REG_3__1enc_10, keyinput11)
REG2_REG_3__1enc_12 = XOR(REG2_REG_3__1enc_11, keyinput12)
REG2_REG_3__1enc_13 = XOR(REG2_REG_3__1enc_12, keyinput13)
REG2_REG_3__1enc_14 = XOR(REG2_REG_3__1enc_13, keyinput14)
REG2_REG_3__1enc_15 = XOR(REG2_REG_3__1enc_14, keyinput15)
REG2_REG_3__1enc_16 = XOR(REG2_REG_3__1enc_15, keyinput16)
REG2_REG_3__1enc_17 = XOR(REG2_REG_3__1enc_16, keyinput17)
REG2_REG_3__1enc_18 = XOR(REG2_REG_3__1enc_17, keyinput18)
REG2_REG_3__1enc_19 = XOR(REG2_REG_3__1enc_18, keyinput19)
REG2_REG_3__1enc_20 = XOR(REG2_REG_3__1enc_19, keyinput20)
REG2_REG_3__1enc_21 = XOR(REG2_REG_3__1enc_20, keyinput21)
REG2_REG_3__1enc_22 = XOR(REG2_REG_3__1enc_21, keyinput22)
REG2_REG_3__1enc_23 = XOR(REG2_REG_3__1enc_22, keyinput23)
REG2_REG_3__1enc_24 = XOR(REG2_REG_3__1enc_23, keyinput24)
REG2_REG_3__1enc_25 = XOR(REG2_REG_3__1enc_24, keyinput25)
REG2_REG_3__1enc_26 = XOR(REG2_REG_3__1enc_25, keyinput26)
REG2_REG_3__1enc_27 = XOR(REG2_REG_3__1enc_26, keyinput27)
REG2_REG_3__1enc_28 = XOR(REG2_REG_3__1enc_27, keyinput28)
REG2_REG_3__1enc_29 = XOR(REG2_REG_3__1enc_28, keyinput29)
REG2_REG_3__1enc_30 = XOR(REG2_REG_3__1enc_29, keyinput30)
REG2_REG_3__1enc_31 = XOR(REG2_REG_3__1enc_30, keyinput31)
REG2_REG_3__1enc_32 = XOR(REG2_REG_3__1enc_31, keyinput32)
REG2_REG_3__1enc_33 = XOR(REG2_REG_3__1enc_32, keyinput33)
REG2_REG_3__1enc_34 = XOR(REG2_REG_3__1enc_33, keyinput34)
REG2_REG_3__1enc_35 = XOR(REG2_REG_3__1enc_34, keyinput35)
REG2_REG_3__1enc = XOR(REG2_REG_3__1enc_35, keyinput36)

#Output encryption logic for U308
U308_20$enc_0 = XOR(U308_20, keyinput36)
U308_20$enc_1 = XOR(U308_20$enc_0, keyinput37)
U308_20$enc_2 = XOR(U308_20$enc_1, keyinput38)
U308_20$enc_3 = XOR(U308_20$enc_2, keyinput39)
U308_20$enc_4 = XOR(U308_20$enc_3, keyinput40)
U308_20$enc_5 = XOR(U308_20$enc_4, keyinput41)
U308_20$enc_6 = XOR(U308_20$enc_5, keyinput42)
U308_20$enc_7 = XOR(U308_20$enc_6, keyinput43)
U308_20$enc_8 = XOR(U308_20$enc_7, keyinput44)
U308_20$enc_9 = XOR(U308_20$enc_8, keyinput45)
U308_20$enc_10 = XOR(U308_20$enc_9, keyinput46)
U308_20$enc_11 = XOR(U308_20$enc_10, keyinput47)
U308_20$enc_12 = XOR(U308_20$enc_11, keyinput48)
U308_20$enc_13 = XOR(U308_20$enc_12, keyinput49)
U308_20$enc_14 = XOR(U308_20$enc_13, keyinput50)
U308_20$enc_15 = XOR(U308_20$enc_14, keyinput51)
U308_20$enc_16 = XOR(U308_20$enc_15, keyinput52)
U308_20$enc_17 = XOR(U308_20$enc_16, keyinput53)
U308_20$enc_18 = XOR(U308_20$enc_17, keyinput54)
U308_20$enc_19 = XOR(U308_20$enc_18, keyinput55)
U308_20$enc_20 = XOR(U308_20$enc_19, keyinput56)
U308_20$enc_21 = XOR(U308_20$enc_20, keyinput57)
U308_20$enc_22 = XOR(U308_20$enc_21, keyinput58)
U308_20$enc_23 = XOR(U308_20$enc_22, keyinput59)
U308_20$enc_24 = XOR(U308_20$enc_23, keyinput60)
U308_20$enc_25 = XOR(U308_20$enc_24, keyinput61)
U308_20$enc_26 = XOR(U308_20$enc_25, keyinput62)
U308_20$enc_27 = XOR(U308_20$enc_26, keyinput63)
U308_20$enc_28 = XOR(U308_20$enc_27, keyinput64)
U308_20$enc = XOR(U308_20$enc_28, keyinput65)


#Input encryption logic for REG2_REG_2_
REG2_REG_2__1enc_0 = XOR(REG2_REG_2__1, keyinput0)
REG2_REG_2__1enc_1 = XOR(REG2_REG_2__1enc_0, keyinput1)
REG2_REG_2__1enc_2 = XOR(REG2_REG_2__1enc_1, keyinput2)
REG2_REG_2__1enc_3 = XOR(REG2_REG_2__1enc_2, keyinput3)
REG2_REG_2__1enc_4 = XOR(REG2_REG_2__1enc_3, keyinput4)
REG2_REG_2__1enc_5 = XOR(REG2_REG_2__1enc_4, keyinput5)
REG2_REG_2__1enc_6 = XOR(REG2_REG_2__1enc_5, keyinput6)
REG2_REG_2__1enc_7 = XOR(REG2_REG_2__1enc_6, keyinput7)
REG2_REG_2__1enc_8 = XOR(REG2_REG_2__1enc_7, keyinput8)
REG2_REG_2__1enc_9 = XOR(REG2_REG_2__1enc_8, keyinput9)
REG2_REG_2__1enc_10 = XOR(REG2_REG_2__1enc_9, keyinput10)
REG2_REG_2__1enc_11 = XOR(REG2_REG_2__1enc_10, keyinput11)
REG2_REG_2__1enc_12 = XOR(REG2_REG_2__1enc_11, keyinput12)
REG2_REG_2__1enc_13 = XOR(REG2_REG_2__1enc_12, keyinput13)
REG2_REG_2__1enc_14 = XOR(REG2_REG_2__1enc_13, keyinput14)
REG2_REG_2__1enc_15 = XOR(REG2_REG_2__1enc_14, keyinput15)
REG2_REG_2__1enc_16 = XOR(REG2_REG_2__1enc_15, keyinput16)
REG2_REG_2__1enc_17 = XOR(REG2_REG_2__1enc_16, keyinput17)
REG2_REG_2__1enc_18 = XOR(REG2_REG_2__1enc_17, keyinput18)
REG2_REG_2__1enc_19 = XOR(REG2_REG_2__1enc_18, keyinput19)
REG2_REG_2__1enc_20 = XOR(REG2_REG_2__1enc_19, keyinput20)
REG2_REG_2__1enc_21 = XOR(REG2_REG_2__1enc_20, keyinput21)
REG2_REG_2__1enc_22 = XOR(REG2_REG_2__1enc_21, keyinput22)
REG2_REG_2__1enc_23 = XOR(REG2_REG_2__1enc_22, keyinput23)
REG2_REG_2__1enc_24 = XOR(REG2_REG_2__1enc_23, keyinput24)
REG2_REG_2__1enc_25 = XOR(REG2_REG_2__1enc_24, keyinput25)
REG2_REG_2__1enc_26 = XOR(REG2_REG_2__1enc_25, keyinput26)
REG2_REG_2__1enc_27 = XOR(REG2_REG_2__1enc_26, keyinput27)
REG2_REG_2__1enc_28 = XOR(REG2_REG_2__1enc_27, keyinput28)
REG2_REG_2__1enc_29 = XOR(REG2_REG_2__1enc_28, keyinput29)
REG2_REG_2__1enc_30 = XOR(REG2_REG_2__1enc_29, keyinput30)
REG2_REG_2__1enc_31 = XOR(REG2_REG_2__1enc_30, keyinput31)
REG2_REG_2__1enc_32 = XOR(REG2_REG_2__1enc_31, keyinput32)
REG2_REG_2__1enc_33 = XOR(REG2_REG_2__1enc_32, keyinput33)
REG2_REG_2__1enc_34 = XOR(REG2_REG_2__1enc_33, keyinput34)
REG2_REG_2__1enc_35 = XOR(REG2_REG_2__1enc_34, keyinput35)
REG2_REG_2__1enc_36 = XOR(REG2_REG_2__1enc_35, keyinput36)
REG2_REG_2__1enc = XOR(REG2_REG_2__1enc_36, keyinput37)

#Output encryption logic for U307
U307_20$enc_0 = XOR(U307_20, keyinput37)
U307_20$enc_1 = XOR(U307_20$enc_0, keyinput38)
U307_20$enc_2 = XOR(U307_20$enc_1, keyinput39)
U307_20$enc_3 = XOR(U307_20$enc_2, keyinput40)
U307_20$enc_4 = XOR(U307_20$enc_3, keyinput41)
U307_20$enc_5 = XOR(U307_20$enc_4, keyinput42)
U307_20$enc_6 = XOR(U307_20$enc_5, keyinput43)
U307_20$enc_7 = XOR(U307_20$enc_6, keyinput44)
U307_20$enc_8 = XOR(U307_20$enc_7, keyinput45)
U307_20$enc_9 = XOR(U307_20$enc_8, keyinput46)
U307_20$enc_10 = XOR(U307_20$enc_9, keyinput47)
U307_20$enc_11 = XOR(U307_20$enc_10, keyinput48)
U307_20$enc_12 = XOR(U307_20$enc_11, keyinput49)
U307_20$enc_13 = XOR(U307_20$enc_12, keyinput50)
U307_20$enc_14 = XOR(U307_20$enc_13, keyinput51)
U307_20$enc_15 = XOR(U307_20$enc_14, keyinput52)
U307_20$enc_16 = XOR(U307_20$enc_15, keyinput53)
U307_20$enc_17 = XOR(U307_20$enc_16, keyinput54)
U307_20$enc_18 = XOR(U307_20$enc_17, keyinput55)
U307_20$enc_19 = XOR(U307_20$enc_18, keyinput56)
U307_20$enc_20 = XOR(U307_20$enc_19, keyinput57)
U307_20$enc_21 = XOR(U307_20$enc_20, keyinput58)
U307_20$enc_22 = XOR(U307_20$enc_21, keyinput59)
U307_20$enc_23 = XOR(U307_20$enc_22, keyinput60)
U307_20$enc_24 = XOR(U307_20$enc_23, keyinput61)
U307_20$enc_25 = XOR(U307_20$enc_24, keyinput62)
U307_20$enc_26 = XOR(U307_20$enc_25, keyinput63)
U307_20$enc_27 = XOR(U307_20$enc_26, keyinput64)
U307_20$enc = XOR(U307_20$enc_27, keyinput65)


#Input encryption logic for REG2_REG_1_
REG2_REG_1__1enc_0 = XOR(REG2_REG_1__1, keyinput0)
REG2_REG_1__1enc_1 = XOR(REG2_REG_1__1enc_0, keyinput1)
REG2_REG_1__1enc_2 = XOR(REG2_REG_1__1enc_1, keyinput2)
REG2_REG_1__1enc_3 = XOR(REG2_REG_1__1enc_2, keyinput3)
REG2_REG_1__1enc_4 = XOR(REG2_REG_1__1enc_3, keyinput4)
REG2_REG_1__1enc_5 = XOR(REG2_REG_1__1enc_4, keyinput5)
REG2_REG_1__1enc_6 = XOR(REG2_REG_1__1enc_5, keyinput6)
REG2_REG_1__1enc_7 = XOR(REG2_REG_1__1enc_6, keyinput7)
REG2_REG_1__1enc_8 = XOR(REG2_REG_1__1enc_7, keyinput8)
REG2_REG_1__1enc_9 = XOR(REG2_REG_1__1enc_8, keyinput9)
REG2_REG_1__1enc_10 = XOR(REG2_REG_1__1enc_9, keyinput10)
REG2_REG_1__1enc_11 = XOR(REG2_REG_1__1enc_10, keyinput11)
REG2_REG_1__1enc_12 = XOR(REG2_REG_1__1enc_11, keyinput12)
REG2_REG_1__1enc_13 = XOR(REG2_REG_1__1enc_12, keyinput13)
REG2_REG_1__1enc_14 = XOR(REG2_REG_1__1enc_13, keyinput14)
REG2_REG_1__1enc_15 = XOR(REG2_REG_1__1enc_14, keyinput15)
REG2_REG_1__1enc_16 = XOR(REG2_REG_1__1enc_15, keyinput16)
REG2_REG_1__1enc_17 = XOR(REG2_REG_1__1enc_16, keyinput17)
REG2_REG_1__1enc_18 = XOR(REG2_REG_1__1enc_17, keyinput18)
REG2_REG_1__1enc_19 = XOR(REG2_REG_1__1enc_18, keyinput19)
REG2_REG_1__1enc_20 = XOR(REG2_REG_1__1enc_19, keyinput20)
REG2_REG_1__1enc_21 = XOR(REG2_REG_1__1enc_20, keyinput21)
REG2_REG_1__1enc_22 = XOR(REG2_REG_1__1enc_21, keyinput22)
REG2_REG_1__1enc_23 = XOR(REG2_REG_1__1enc_22, keyinput23)
REG2_REG_1__1enc_24 = XOR(REG2_REG_1__1enc_23, keyinput24)
REG2_REG_1__1enc_25 = XOR(REG2_REG_1__1enc_24, keyinput25)
REG2_REG_1__1enc_26 = XOR(REG2_REG_1__1enc_25, keyinput26)
REG2_REG_1__1enc_27 = XOR(REG2_REG_1__1enc_26, keyinput27)
REG2_REG_1__1enc_28 = XOR(REG2_REG_1__1enc_27, keyinput28)
REG2_REG_1__1enc_29 = XOR(REG2_REG_1__1enc_28, keyinput29)
REG2_REG_1__1enc_30 = XOR(REG2_REG_1__1enc_29, keyinput30)
REG2_REG_1__1enc_31 = XOR(REG2_REG_1__1enc_30, keyinput31)
REG2_REG_1__1enc_32 = XOR(REG2_REG_1__1enc_31, keyinput32)
REG2_REG_1__1enc_33 = XOR(REG2_REG_1__1enc_32, keyinput33)
REG2_REG_1__1enc_34 = XOR(REG2_REG_1__1enc_33, keyinput34)
REG2_REG_1__1enc_35 = XOR(REG2_REG_1__1enc_34, keyinput35)
REG2_REG_1__1enc_36 = XOR(REG2_REG_1__1enc_35, keyinput36)
REG2_REG_1__1enc_37 = XOR(REG2_REG_1__1enc_36, keyinput37)
REG2_REG_1__1enc = XOR(REG2_REG_1__1enc_37, keyinput38)

#Output encryption logic for U306
U306_20$enc_0 = XOR(U306_20, keyinput38)
U306_20$enc_1 = XOR(U306_20$enc_0, keyinput39)
U306_20$enc_2 = XOR(U306_20$enc_1, keyinput40)
U306_20$enc_3 = XOR(U306_20$enc_2, keyinput41)
U306_20$enc_4 = XOR(U306_20$enc_3, keyinput42)
U306_20$enc_5 = XOR(U306_20$enc_4, keyinput43)
U306_20$enc_6 = XOR(U306_20$enc_5, keyinput44)
U306_20$enc_7 = XOR(U306_20$enc_6, keyinput45)
U306_20$enc_8 = XOR(U306_20$enc_7, keyinput46)
U306_20$enc_9 = XOR(U306_20$enc_8, keyinput47)
U306_20$enc_10 = XOR(U306_20$enc_9, keyinput48)
U306_20$enc_11 = XOR(U306_20$enc_10, keyinput49)
U306_20$enc_12 = XOR(U306_20$enc_11, keyinput50)
U306_20$enc_13 = XOR(U306_20$enc_12, keyinput51)
U306_20$enc_14 = XOR(U306_20$enc_13, keyinput52)
U306_20$enc_15 = XOR(U306_20$enc_14, keyinput53)
U306_20$enc_16 = XOR(U306_20$enc_15, keyinput54)
U306_20$enc_17 = XOR(U306_20$enc_16, keyinput55)
U306_20$enc_18 = XOR(U306_20$enc_17, keyinput56)
U306_20$enc_19 = XOR(U306_20$enc_18, keyinput57)
U306_20$enc_20 = XOR(U306_20$enc_19, keyinput58)
U306_20$enc_21 = XOR(U306_20$enc_20, keyinput59)
U306_20$enc_22 = XOR(U306_20$enc_21, keyinput60)
U306_20$enc_23 = XOR(U306_20$enc_22, keyinput61)
U306_20$enc_24 = XOR(U306_20$enc_23, keyinput62)
U306_20$enc_25 = XOR(U306_20$enc_24, keyinput63)
U306_20$enc_26 = XOR(U306_20$enc_25, keyinput64)
U306_20$enc = XOR(U306_20$enc_26, keyinput65)


#Input encryption logic for REG2_REG_0_
REG2_REG_0__1enc_0 = XOR(REG2_REG_0__1, keyinput0)
REG2_REG_0__1enc_1 = XOR(REG2_REG_0__1enc_0, keyinput1)
REG2_REG_0__1enc_2 = XOR(REG2_REG_0__1enc_1, keyinput2)
REG2_REG_0__1enc_3 = XOR(REG2_REG_0__1enc_2, keyinput3)
REG2_REG_0__1enc_4 = XOR(REG2_REG_0__1enc_3, keyinput4)
REG2_REG_0__1enc_5 = XOR(REG2_REG_0__1enc_4, keyinput5)
REG2_REG_0__1enc_6 = XOR(REG2_REG_0__1enc_5, keyinput6)
REG2_REG_0__1enc_7 = XOR(REG2_REG_0__1enc_6, keyinput7)
REG2_REG_0__1enc_8 = XOR(REG2_REG_0__1enc_7, keyinput8)
REG2_REG_0__1enc_9 = XOR(REG2_REG_0__1enc_8, keyinput9)
REG2_REG_0__1enc_10 = XOR(REG2_REG_0__1enc_9, keyinput10)
REG2_REG_0__1enc_11 = XOR(REG2_REG_0__1enc_10, keyinput11)
REG2_REG_0__1enc_12 = XOR(REG2_REG_0__1enc_11, keyinput12)
REG2_REG_0__1enc_13 = XOR(REG2_REG_0__1enc_12, keyinput13)
REG2_REG_0__1enc_14 = XOR(REG2_REG_0__1enc_13, keyinput14)
REG2_REG_0__1enc_15 = XOR(REG2_REG_0__1enc_14, keyinput15)
REG2_REG_0__1enc_16 = XOR(REG2_REG_0__1enc_15, keyinput16)
REG2_REG_0__1enc_17 = XOR(REG2_REG_0__1enc_16, keyinput17)
REG2_REG_0__1enc_18 = XOR(REG2_REG_0__1enc_17, keyinput18)
REG2_REG_0__1enc_19 = XOR(REG2_REG_0__1enc_18, keyinput19)
REG2_REG_0__1enc_20 = XOR(REG2_REG_0__1enc_19, keyinput20)
REG2_REG_0__1enc_21 = XOR(REG2_REG_0__1enc_20, keyinput21)
REG2_REG_0__1enc_22 = XOR(REG2_REG_0__1enc_21, keyinput22)
REG2_REG_0__1enc_23 = XOR(REG2_REG_0__1enc_22, keyinput23)
REG2_REG_0__1enc_24 = XOR(REG2_REG_0__1enc_23, keyinput24)
REG2_REG_0__1enc_25 = XOR(REG2_REG_0__1enc_24, keyinput25)
REG2_REG_0__1enc_26 = XOR(REG2_REG_0__1enc_25, keyinput26)
REG2_REG_0__1enc_27 = XOR(REG2_REG_0__1enc_26, keyinput27)
REG2_REG_0__1enc_28 = XOR(REG2_REG_0__1enc_27, keyinput28)
REG2_REG_0__1enc_29 = XOR(REG2_REG_0__1enc_28, keyinput29)
REG2_REG_0__1enc_30 = XOR(REG2_REG_0__1enc_29, keyinput30)
REG2_REG_0__1enc_31 = XOR(REG2_REG_0__1enc_30, keyinput31)
REG2_REG_0__1enc_32 = XOR(REG2_REG_0__1enc_31, keyinput32)
REG2_REG_0__1enc_33 = XOR(REG2_REG_0__1enc_32, keyinput33)
REG2_REG_0__1enc_34 = XOR(REG2_REG_0__1enc_33, keyinput34)
REG2_REG_0__1enc_35 = XOR(REG2_REG_0__1enc_34, keyinput35)
REG2_REG_0__1enc_36 = XOR(REG2_REG_0__1enc_35, keyinput36)
REG2_REG_0__1enc_37 = XOR(REG2_REG_0__1enc_36, keyinput37)
REG2_REG_0__1enc_38 = XOR(REG2_REG_0__1enc_37, keyinput38)
REG2_REG_0__1enc = XOR(REG2_REG_0__1enc_38, keyinput39)

#Output encryption logic for U305
U305_20$enc_0 = XOR(U305_20, keyinput39)
U305_20$enc_1 = XOR(U305_20$enc_0, keyinput40)
U305_20$enc_2 = XOR(U305_20$enc_1, keyinput41)
U305_20$enc_3 = XOR(U305_20$enc_2, keyinput42)
U305_20$enc_4 = XOR(U305_20$enc_3, keyinput43)
U305_20$enc_5 = XOR(U305_20$enc_4, keyinput44)
U305_20$enc_6 = XOR(U305_20$enc_5, keyinput45)
U305_20$enc_7 = XOR(U305_20$enc_6, keyinput46)
U305_20$enc_8 = XOR(U305_20$enc_7, keyinput47)
U305_20$enc_9 = XOR(U305_20$enc_8, keyinput48)
U305_20$enc_10 = XOR(U305_20$enc_9, keyinput49)
U305_20$enc_11 = XOR(U305_20$enc_10, keyinput50)
U305_20$enc_12 = XOR(U305_20$enc_11, keyinput51)
U305_20$enc_13 = XOR(U305_20$enc_12, keyinput52)
U305_20$enc_14 = XOR(U305_20$enc_13, keyinput53)
U305_20$enc_15 = XOR(U305_20$enc_14, keyinput54)
U305_20$enc_16 = XOR(U305_20$enc_15, keyinput55)
U305_20$enc_17 = XOR(U305_20$enc_16, keyinput56)
U305_20$enc_18 = XOR(U305_20$enc_17, keyinput57)
U305_20$enc_19 = XOR(U305_20$enc_18, keyinput58)
U305_20$enc_20 = XOR(U305_20$enc_19, keyinput59)
U305_20$enc_21 = XOR(U305_20$enc_20, keyinput60)
U305_20$enc_22 = XOR(U305_20$enc_21, keyinput61)
U305_20$enc_23 = XOR(U305_20$enc_22, keyinput62)
U305_20$enc_24 = XOR(U305_20$enc_23, keyinput63)
U305_20$enc_25 = XOR(U305_20$enc_24, keyinput64)
U305_20$enc = XOR(U305_20$enc_25, keyinput65)


#Input encryption logic for REG3_REG_7_
REG3_REG_7__1enc_0 = XOR(REG3_REG_7__1, keyinput0)
REG3_REG_7__1enc_1 = XOR(REG3_REG_7__1enc_0, keyinput1)
REG3_REG_7__1enc_2 = XOR(REG3_REG_7__1enc_1, keyinput2)
REG3_REG_7__1enc_3 = XOR(REG3_REG_7__1enc_2, keyinput3)
REG3_REG_7__1enc_4 = XOR(REG3_REG_7__1enc_3, keyinput4)
REG3_REG_7__1enc_5 = XOR(REG3_REG_7__1enc_4, keyinput5)
REG3_REG_7__1enc_6 = XOR(REG3_REG_7__1enc_5, keyinput6)
REG3_REG_7__1enc_7 = XOR(REG3_REG_7__1enc_6, keyinput7)
REG3_REG_7__1enc_8 = XOR(REG3_REG_7__1enc_7, keyinput8)
REG3_REG_7__1enc_9 = XOR(REG3_REG_7__1enc_8, keyinput9)
REG3_REG_7__1enc_10 = XOR(REG3_REG_7__1enc_9, keyinput10)
REG3_REG_7__1enc_11 = XOR(REG3_REG_7__1enc_10, keyinput11)
REG3_REG_7__1enc_12 = XOR(REG3_REG_7__1enc_11, keyinput12)
REG3_REG_7__1enc_13 = XOR(REG3_REG_7__1enc_12, keyinput13)
REG3_REG_7__1enc_14 = XOR(REG3_REG_7__1enc_13, keyinput14)
REG3_REG_7__1enc_15 = XOR(REG3_REG_7__1enc_14, keyinput15)
REG3_REG_7__1enc_16 = XOR(REG3_REG_7__1enc_15, keyinput16)
REG3_REG_7__1enc_17 = XOR(REG3_REG_7__1enc_16, keyinput17)
REG3_REG_7__1enc_18 = XOR(REG3_REG_7__1enc_17, keyinput18)
REG3_REG_7__1enc_19 = XOR(REG3_REG_7__1enc_18, keyinput19)
REG3_REG_7__1enc_20 = XOR(REG3_REG_7__1enc_19, keyinput20)
REG3_REG_7__1enc_21 = XOR(REG3_REG_7__1enc_20, keyinput21)
REG3_REG_7__1enc_22 = XOR(REG3_REG_7__1enc_21, keyinput22)
REG3_REG_7__1enc_23 = XOR(REG3_REG_7__1enc_22, keyinput23)
REG3_REG_7__1enc_24 = XOR(REG3_REG_7__1enc_23, keyinput24)
REG3_REG_7__1enc_25 = XOR(REG3_REG_7__1enc_24, keyinput25)
REG3_REG_7__1enc_26 = XOR(REG3_REG_7__1enc_25, keyinput26)
REG3_REG_7__1enc_27 = XOR(REG3_REG_7__1enc_26, keyinput27)
REG3_REG_7__1enc_28 = XOR(REG3_REG_7__1enc_27, keyinput28)
REG3_REG_7__1enc_29 = XOR(REG3_REG_7__1enc_28, keyinput29)
REG3_REG_7__1enc_30 = XOR(REG3_REG_7__1enc_29, keyinput30)
REG3_REG_7__1enc_31 = XOR(REG3_REG_7__1enc_30, keyinput31)
REG3_REG_7__1enc_32 = XOR(REG3_REG_7__1enc_31, keyinput32)
REG3_REG_7__1enc_33 = XOR(REG3_REG_7__1enc_32, keyinput33)
REG3_REG_7__1enc_34 = XOR(REG3_REG_7__1enc_33, keyinput34)
REG3_REG_7__1enc_35 = XOR(REG3_REG_7__1enc_34, keyinput35)
REG3_REG_7__1enc_36 = XOR(REG3_REG_7__1enc_35, keyinput36)
REG3_REG_7__1enc_37 = XOR(REG3_REG_7__1enc_36, keyinput37)
REG3_REG_7__1enc_38 = XOR(REG3_REG_7__1enc_37, keyinput38)
REG3_REG_7__1enc_39 = XOR(REG3_REG_7__1enc_38, keyinput39)
REG3_REG_7__1enc = XOR(REG3_REG_7__1enc_39, keyinput40)

#Output encryption logic for U304
U304_20$enc_0 = XOR(U304_20, keyinput40)
U304_20$enc_1 = XOR(U304_20$enc_0, keyinput41)
U304_20$enc_2 = XOR(U304_20$enc_1, keyinput42)
U304_20$enc_3 = XOR(U304_20$enc_2, keyinput43)
U304_20$enc_4 = XOR(U304_20$enc_3, keyinput44)
U304_20$enc_5 = XOR(U304_20$enc_4, keyinput45)
U304_20$enc_6 = XOR(U304_20$enc_5, keyinput46)
U304_20$enc_7 = XOR(U304_20$enc_6, keyinput47)
U304_20$enc_8 = XOR(U304_20$enc_7, keyinput48)
U304_20$enc_9 = XOR(U304_20$enc_8, keyinput49)
U304_20$enc_10 = XOR(U304_20$enc_9, keyinput50)
U304_20$enc_11 = XOR(U304_20$enc_10, keyinput51)
U304_20$enc_12 = XOR(U304_20$enc_11, keyinput52)
U304_20$enc_13 = XOR(U304_20$enc_12, keyinput53)
U304_20$enc_14 = XOR(U304_20$enc_13, keyinput54)
U304_20$enc_15 = XOR(U304_20$enc_14, keyinput55)
U304_20$enc_16 = XOR(U304_20$enc_15, keyinput56)
U304_20$enc_17 = XOR(U304_20$enc_16, keyinput57)
U304_20$enc_18 = XOR(U304_20$enc_17, keyinput58)
U304_20$enc_19 = XOR(U304_20$enc_18, keyinput59)
U304_20$enc_20 = XOR(U304_20$enc_19, keyinput60)
U304_20$enc_21 = XOR(U304_20$enc_20, keyinput61)
U304_20$enc_22 = XOR(U304_20$enc_21, keyinput62)
U304_20$enc_23 = XOR(U304_20$enc_22, keyinput63)
U304_20$enc_24 = XOR(U304_20$enc_23, keyinput64)
U304_20$enc = XOR(U304_20$enc_24, keyinput65)


#Input encryption logic for REG3_REG_6_
REG3_REG_6__1enc_0 = XOR(REG3_REG_6__1, keyinput0)
REG3_REG_6__1enc_1 = XOR(REG3_REG_6__1enc_0, keyinput1)
REG3_REG_6__1enc_2 = XOR(REG3_REG_6__1enc_1, keyinput2)
REG3_REG_6__1enc_3 = XOR(REG3_REG_6__1enc_2, keyinput3)
REG3_REG_6__1enc_4 = XOR(REG3_REG_6__1enc_3, keyinput4)
REG3_REG_6__1enc_5 = XOR(REG3_REG_6__1enc_4, keyinput5)
REG3_REG_6__1enc_6 = XOR(REG3_REG_6__1enc_5, keyinput6)
REG3_REG_6__1enc_7 = XOR(REG3_REG_6__1enc_6, keyinput7)
REG3_REG_6__1enc_8 = XOR(REG3_REG_6__1enc_7, keyinput8)
REG3_REG_6__1enc_9 = XOR(REG3_REG_6__1enc_8, keyinput9)
REG3_REG_6__1enc_10 = XOR(REG3_REG_6__1enc_9, keyinput10)
REG3_REG_6__1enc_11 = XOR(REG3_REG_6__1enc_10, keyinput11)
REG3_REG_6__1enc_12 = XOR(REG3_REG_6__1enc_11, keyinput12)
REG3_REG_6__1enc_13 = XOR(REG3_REG_6__1enc_12, keyinput13)
REG3_REG_6__1enc_14 = XOR(REG3_REG_6__1enc_13, keyinput14)
REG3_REG_6__1enc_15 = XOR(REG3_REG_6__1enc_14, keyinput15)
REG3_REG_6__1enc_16 = XOR(REG3_REG_6__1enc_15, keyinput16)
REG3_REG_6__1enc_17 = XOR(REG3_REG_6__1enc_16, keyinput17)
REG3_REG_6__1enc_18 = XOR(REG3_REG_6__1enc_17, keyinput18)
REG3_REG_6__1enc_19 = XOR(REG3_REG_6__1enc_18, keyinput19)
REG3_REG_6__1enc_20 = XOR(REG3_REG_6__1enc_19, keyinput20)
REG3_REG_6__1enc_21 = XOR(REG3_REG_6__1enc_20, keyinput21)
REG3_REG_6__1enc_22 = XOR(REG3_REG_6__1enc_21, keyinput22)
REG3_REG_6__1enc_23 = XOR(REG3_REG_6__1enc_22, keyinput23)
REG3_REG_6__1enc_24 = XOR(REG3_REG_6__1enc_23, keyinput24)
REG3_REG_6__1enc_25 = XOR(REG3_REG_6__1enc_24, keyinput25)
REG3_REG_6__1enc_26 = XOR(REG3_REG_6__1enc_25, keyinput26)
REG3_REG_6__1enc_27 = XOR(REG3_REG_6__1enc_26, keyinput27)
REG3_REG_6__1enc_28 = XOR(REG3_REG_6__1enc_27, keyinput28)
REG3_REG_6__1enc_29 = XOR(REG3_REG_6__1enc_28, keyinput29)
REG3_REG_6__1enc_30 = XOR(REG3_REG_6__1enc_29, keyinput30)
REG3_REG_6__1enc_31 = XOR(REG3_REG_6__1enc_30, keyinput31)
REG3_REG_6__1enc_32 = XOR(REG3_REG_6__1enc_31, keyinput32)
REG3_REG_6__1enc_33 = XOR(REG3_REG_6__1enc_32, keyinput33)
REG3_REG_6__1enc_34 = XOR(REG3_REG_6__1enc_33, keyinput34)
REG3_REG_6__1enc_35 = XOR(REG3_REG_6__1enc_34, keyinput35)
REG3_REG_6__1enc_36 = XOR(REG3_REG_6__1enc_35, keyinput36)
REG3_REG_6__1enc_37 = XOR(REG3_REG_6__1enc_36, keyinput37)
REG3_REG_6__1enc_38 = XOR(REG3_REG_6__1enc_37, keyinput38)
REG3_REG_6__1enc_39 = XOR(REG3_REG_6__1enc_38, keyinput39)
REG3_REG_6__1enc_40 = XOR(REG3_REG_6__1enc_39, keyinput40)
REG3_REG_6__1enc = XOR(REG3_REG_6__1enc_40, keyinput41)

#Output encryption logic for U303
U303_20$enc_0 = XOR(U303_20, keyinput41)
U303_20$enc_1 = XOR(U303_20$enc_0, keyinput42)
U303_20$enc_2 = XOR(U303_20$enc_1, keyinput43)
U303_20$enc_3 = XOR(U303_20$enc_2, keyinput44)
U303_20$enc_4 = XOR(U303_20$enc_3, keyinput45)
U303_20$enc_5 = XOR(U303_20$enc_4, keyinput46)
U303_20$enc_6 = XOR(U303_20$enc_5, keyinput47)
U303_20$enc_7 = XOR(U303_20$enc_6, keyinput48)
U303_20$enc_8 = XOR(U303_20$enc_7, keyinput49)
U303_20$enc_9 = XOR(U303_20$enc_8, keyinput50)
U303_20$enc_10 = XOR(U303_20$enc_9, keyinput51)
U303_20$enc_11 = XOR(U303_20$enc_10, keyinput52)
U303_20$enc_12 = XOR(U303_20$enc_11, keyinput53)
U303_20$enc_13 = XOR(U303_20$enc_12, keyinput54)
U303_20$enc_14 = XOR(U303_20$enc_13, keyinput55)
U303_20$enc_15 = XOR(U303_20$enc_14, keyinput56)
U303_20$enc_16 = XOR(U303_20$enc_15, keyinput57)
U303_20$enc_17 = XOR(U303_20$enc_16, keyinput58)
U303_20$enc_18 = XOR(U303_20$enc_17, keyinput59)
U303_20$enc_19 = XOR(U303_20$enc_18, keyinput60)
U303_20$enc_20 = XOR(U303_20$enc_19, keyinput61)
U303_20$enc_21 = XOR(U303_20$enc_20, keyinput62)
U303_20$enc_22 = XOR(U303_20$enc_21, keyinput63)
U303_20$enc_23 = XOR(U303_20$enc_22, keyinput64)
U303_20$enc = XOR(U303_20$enc_23, keyinput65)


#Input encryption logic for REG3_REG_5_
REG3_REG_5__1enc_0 = XOR(REG3_REG_5__1, keyinput0)
REG3_REG_5__1enc_1 = XOR(REG3_REG_5__1enc_0, keyinput1)
REG3_REG_5__1enc_2 = XOR(REG3_REG_5__1enc_1, keyinput2)
REG3_REG_5__1enc_3 = XOR(REG3_REG_5__1enc_2, keyinput3)
REG3_REG_5__1enc_4 = XOR(REG3_REG_5__1enc_3, keyinput4)
REG3_REG_5__1enc_5 = XOR(REG3_REG_5__1enc_4, keyinput5)
REG3_REG_5__1enc_6 = XOR(REG3_REG_5__1enc_5, keyinput6)
REG3_REG_5__1enc_7 = XOR(REG3_REG_5__1enc_6, keyinput7)
REG3_REG_5__1enc_8 = XOR(REG3_REG_5__1enc_7, keyinput8)
REG3_REG_5__1enc_9 = XOR(REG3_REG_5__1enc_8, keyinput9)
REG3_REG_5__1enc_10 = XOR(REG3_REG_5__1enc_9, keyinput10)
REG3_REG_5__1enc_11 = XOR(REG3_REG_5__1enc_10, keyinput11)
REG3_REG_5__1enc_12 = XOR(REG3_REG_5__1enc_11, keyinput12)
REG3_REG_5__1enc_13 = XOR(REG3_REG_5__1enc_12, keyinput13)
REG3_REG_5__1enc_14 = XOR(REG3_REG_5__1enc_13, keyinput14)
REG3_REG_5__1enc_15 = XOR(REG3_REG_5__1enc_14, keyinput15)
REG3_REG_5__1enc_16 = XOR(REG3_REG_5__1enc_15, keyinput16)
REG3_REG_5__1enc_17 = XOR(REG3_REG_5__1enc_16, keyinput17)
REG3_REG_5__1enc_18 = XOR(REG3_REG_5__1enc_17, keyinput18)
REG3_REG_5__1enc_19 = XOR(REG3_REG_5__1enc_18, keyinput19)
REG3_REG_5__1enc_20 = XOR(REG3_REG_5__1enc_19, keyinput20)
REG3_REG_5__1enc_21 = XOR(REG3_REG_5__1enc_20, keyinput21)
REG3_REG_5__1enc_22 = XOR(REG3_REG_5__1enc_21, keyinput22)
REG3_REG_5__1enc_23 = XOR(REG3_REG_5__1enc_22, keyinput23)
REG3_REG_5__1enc_24 = XOR(REG3_REG_5__1enc_23, keyinput24)
REG3_REG_5__1enc_25 = XOR(REG3_REG_5__1enc_24, keyinput25)
REG3_REG_5__1enc_26 = XOR(REG3_REG_5__1enc_25, keyinput26)
REG3_REG_5__1enc_27 = XOR(REG3_REG_5__1enc_26, keyinput27)
REG3_REG_5__1enc_28 = XOR(REG3_REG_5__1enc_27, keyinput28)
REG3_REG_5__1enc_29 = XOR(REG3_REG_5__1enc_28, keyinput29)
REG3_REG_5__1enc_30 = XOR(REG3_REG_5__1enc_29, keyinput30)
REG3_REG_5__1enc_31 = XOR(REG3_REG_5__1enc_30, keyinput31)
REG3_REG_5__1enc_32 = XOR(REG3_REG_5__1enc_31, keyinput32)
REG3_REG_5__1enc_33 = XOR(REG3_REG_5__1enc_32, keyinput33)
REG3_REG_5__1enc_34 = XOR(REG3_REG_5__1enc_33, keyinput34)
REG3_REG_5__1enc_35 = XOR(REG3_REG_5__1enc_34, keyinput35)
REG3_REG_5__1enc_36 = XOR(REG3_REG_5__1enc_35, keyinput36)
REG3_REG_5__1enc_37 = XOR(REG3_REG_5__1enc_36, keyinput37)
REG3_REG_5__1enc_38 = XOR(REG3_REG_5__1enc_37, keyinput38)
REG3_REG_5__1enc_39 = XOR(REG3_REG_5__1enc_38, keyinput39)
REG3_REG_5__1enc_40 = XOR(REG3_REG_5__1enc_39, keyinput40)
REG3_REG_5__1enc_41 = XOR(REG3_REG_5__1enc_40, keyinput41)
REG3_REG_5__1enc = XOR(REG3_REG_5__1enc_41, keyinput42)

#Output encryption logic for U302
U302_20$enc_0 = XOR(U302_20, keyinput42)
U302_20$enc_1 = XOR(U302_20$enc_0, keyinput43)
U302_20$enc_2 = XOR(U302_20$enc_1, keyinput44)
U302_20$enc_3 = XOR(U302_20$enc_2, keyinput45)
U302_20$enc_4 = XOR(U302_20$enc_3, keyinput46)
U302_20$enc_5 = XOR(U302_20$enc_4, keyinput47)
U302_20$enc_6 = XOR(U302_20$enc_5, keyinput48)
U302_20$enc_7 = XOR(U302_20$enc_6, keyinput49)
U302_20$enc_8 = XOR(U302_20$enc_7, keyinput50)
U302_20$enc_9 = XOR(U302_20$enc_8, keyinput51)
U302_20$enc_10 = XOR(U302_20$enc_9, keyinput52)
U302_20$enc_11 = XOR(U302_20$enc_10, keyinput53)
U302_20$enc_12 = XOR(U302_20$enc_11, keyinput54)
U302_20$enc_13 = XOR(U302_20$enc_12, keyinput55)
U302_20$enc_14 = XOR(U302_20$enc_13, keyinput56)
U302_20$enc_15 = XOR(U302_20$enc_14, keyinput57)
U302_20$enc_16 = XOR(U302_20$enc_15, keyinput58)
U302_20$enc_17 = XOR(U302_20$enc_16, keyinput59)
U302_20$enc_18 = XOR(U302_20$enc_17, keyinput60)
U302_20$enc_19 = XOR(U302_20$enc_18, keyinput61)
U302_20$enc_20 = XOR(U302_20$enc_19, keyinput62)
U302_20$enc_21 = XOR(U302_20$enc_20, keyinput63)
U302_20$enc_22 = XOR(U302_20$enc_21, keyinput64)
U302_20$enc = XOR(U302_20$enc_22, keyinput65)


#Input encryption logic for REG3_REG_4_
REG3_REG_4__1enc_0 = XOR(REG3_REG_4__1, keyinput0)
REG3_REG_4__1enc_1 = XOR(REG3_REG_4__1enc_0, keyinput1)
REG3_REG_4__1enc_2 = XOR(REG3_REG_4__1enc_1, keyinput2)
REG3_REG_4__1enc_3 = XOR(REG3_REG_4__1enc_2, keyinput3)
REG3_REG_4__1enc_4 = XOR(REG3_REG_4__1enc_3, keyinput4)
REG3_REG_4__1enc_5 = XOR(REG3_REG_4__1enc_4, keyinput5)
REG3_REG_4__1enc_6 = XOR(REG3_REG_4__1enc_5, keyinput6)
REG3_REG_4__1enc_7 = XOR(REG3_REG_4__1enc_6, keyinput7)
REG3_REG_4__1enc_8 = XOR(REG3_REG_4__1enc_7, keyinput8)
REG3_REG_4__1enc_9 = XOR(REG3_REG_4__1enc_8, keyinput9)
REG3_REG_4__1enc_10 = XOR(REG3_REG_4__1enc_9, keyinput10)
REG3_REG_4__1enc_11 = XOR(REG3_REG_4__1enc_10, keyinput11)
REG3_REG_4__1enc_12 = XOR(REG3_REG_4__1enc_11, keyinput12)
REG3_REG_4__1enc_13 = XOR(REG3_REG_4__1enc_12, keyinput13)
REG3_REG_4__1enc_14 = XOR(REG3_REG_4__1enc_13, keyinput14)
REG3_REG_4__1enc_15 = XOR(REG3_REG_4__1enc_14, keyinput15)
REG3_REG_4__1enc_16 = XOR(REG3_REG_4__1enc_15, keyinput16)
REG3_REG_4__1enc_17 = XOR(REG3_REG_4__1enc_16, keyinput17)
REG3_REG_4__1enc_18 = XOR(REG3_REG_4__1enc_17, keyinput18)
REG3_REG_4__1enc_19 = XOR(REG3_REG_4__1enc_18, keyinput19)
REG3_REG_4__1enc_20 = XOR(REG3_REG_4__1enc_19, keyinput20)
REG3_REG_4__1enc_21 = XOR(REG3_REG_4__1enc_20, keyinput21)
REG3_REG_4__1enc_22 = XOR(REG3_REG_4__1enc_21, keyinput22)
REG3_REG_4__1enc_23 = XOR(REG3_REG_4__1enc_22, keyinput23)
REG3_REG_4__1enc_24 = XOR(REG3_REG_4__1enc_23, keyinput24)
REG3_REG_4__1enc_25 = XOR(REG3_REG_4__1enc_24, keyinput25)
REG3_REG_4__1enc_26 = XOR(REG3_REG_4__1enc_25, keyinput26)
REG3_REG_4__1enc_27 = XOR(REG3_REG_4__1enc_26, keyinput27)
REG3_REG_4__1enc_28 = XOR(REG3_REG_4__1enc_27, keyinput28)
REG3_REG_4__1enc_29 = XOR(REG3_REG_4__1enc_28, keyinput29)
REG3_REG_4__1enc_30 = XOR(REG3_REG_4__1enc_29, keyinput30)
REG3_REG_4__1enc_31 = XOR(REG3_REG_4__1enc_30, keyinput31)
REG3_REG_4__1enc_32 = XOR(REG3_REG_4__1enc_31, keyinput32)
REG3_REG_4__1enc_33 = XOR(REG3_REG_4__1enc_32, keyinput33)
REG3_REG_4__1enc_34 = XOR(REG3_REG_4__1enc_33, keyinput34)
REG3_REG_4__1enc_35 = XOR(REG3_REG_4__1enc_34, keyinput35)
REG3_REG_4__1enc_36 = XOR(REG3_REG_4__1enc_35, keyinput36)
REG3_REG_4__1enc_37 = XOR(REG3_REG_4__1enc_36, keyinput37)
REG3_REG_4__1enc_38 = XOR(REG3_REG_4__1enc_37, keyinput38)
REG3_REG_4__1enc_39 = XOR(REG3_REG_4__1enc_38, keyinput39)
REG3_REG_4__1enc_40 = XOR(REG3_REG_4__1enc_39, keyinput40)
REG3_REG_4__1enc_41 = XOR(REG3_REG_4__1enc_40, keyinput41)
REG3_REG_4__1enc_42 = XOR(REG3_REG_4__1enc_41, keyinput42)
REG3_REG_4__1enc = XOR(REG3_REG_4__1enc_42, keyinput43)

#Output encryption logic for U301
U301_20$enc_0 = XOR(U301_20, keyinput43)
U301_20$enc_1 = XOR(U301_20$enc_0, keyinput44)
U301_20$enc_2 = XOR(U301_20$enc_1, keyinput45)
U301_20$enc_3 = XOR(U301_20$enc_2, keyinput46)
U301_20$enc_4 = XOR(U301_20$enc_3, keyinput47)
U301_20$enc_5 = XOR(U301_20$enc_4, keyinput48)
U301_20$enc_6 = XOR(U301_20$enc_5, keyinput49)
U301_20$enc_7 = XOR(U301_20$enc_6, keyinput50)
U301_20$enc_8 = XOR(U301_20$enc_7, keyinput51)
U301_20$enc_9 = XOR(U301_20$enc_8, keyinput52)
U301_20$enc_10 = XOR(U301_20$enc_9, keyinput53)
U301_20$enc_11 = XOR(U301_20$enc_10, keyinput54)
U301_20$enc_12 = XOR(U301_20$enc_11, keyinput55)
U301_20$enc_13 = XOR(U301_20$enc_12, keyinput56)
U301_20$enc_14 = XOR(U301_20$enc_13, keyinput57)
U301_20$enc_15 = XOR(U301_20$enc_14, keyinput58)
U301_20$enc_16 = XOR(U301_20$enc_15, keyinput59)
U301_20$enc_17 = XOR(U301_20$enc_16, keyinput60)
U301_20$enc_18 = XOR(U301_20$enc_17, keyinput61)
U301_20$enc_19 = XOR(U301_20$enc_18, keyinput62)
U301_20$enc_20 = XOR(U301_20$enc_19, keyinput63)
U301_20$enc_21 = XOR(U301_20$enc_20, keyinput64)
U301_20$enc = XOR(U301_20$enc_21, keyinput65)


#Input encryption logic for REG3_REG_3_
REG3_REG_3__1enc_0 = XOR(REG3_REG_3__1, keyinput0)
REG3_REG_3__1enc_1 = XOR(REG3_REG_3__1enc_0, keyinput1)
REG3_REG_3__1enc_2 = XOR(REG3_REG_3__1enc_1, keyinput2)
REG3_REG_3__1enc_3 = XOR(REG3_REG_3__1enc_2, keyinput3)
REG3_REG_3__1enc_4 = XOR(REG3_REG_3__1enc_3, keyinput4)
REG3_REG_3__1enc_5 = XOR(REG3_REG_3__1enc_4, keyinput5)
REG3_REG_3__1enc_6 = XOR(REG3_REG_3__1enc_5, keyinput6)
REG3_REG_3__1enc_7 = XOR(REG3_REG_3__1enc_6, keyinput7)
REG3_REG_3__1enc_8 = XOR(REG3_REG_3__1enc_7, keyinput8)
REG3_REG_3__1enc_9 = XOR(REG3_REG_3__1enc_8, keyinput9)
REG3_REG_3__1enc_10 = XOR(REG3_REG_3__1enc_9, keyinput10)
REG3_REG_3__1enc_11 = XOR(REG3_REG_3__1enc_10, keyinput11)
REG3_REG_3__1enc_12 = XOR(REG3_REG_3__1enc_11, keyinput12)
REG3_REG_3__1enc_13 = XOR(REG3_REG_3__1enc_12, keyinput13)
REG3_REG_3__1enc_14 = XOR(REG3_REG_3__1enc_13, keyinput14)
REG3_REG_3__1enc_15 = XOR(REG3_REG_3__1enc_14, keyinput15)
REG3_REG_3__1enc_16 = XOR(REG3_REG_3__1enc_15, keyinput16)
REG3_REG_3__1enc_17 = XOR(REG3_REG_3__1enc_16, keyinput17)
REG3_REG_3__1enc_18 = XOR(REG3_REG_3__1enc_17, keyinput18)
REG3_REG_3__1enc_19 = XOR(REG3_REG_3__1enc_18, keyinput19)
REG3_REG_3__1enc_20 = XOR(REG3_REG_3__1enc_19, keyinput20)
REG3_REG_3__1enc_21 = XOR(REG3_REG_3__1enc_20, keyinput21)
REG3_REG_3__1enc_22 = XOR(REG3_REG_3__1enc_21, keyinput22)
REG3_REG_3__1enc_23 = XOR(REG3_REG_3__1enc_22, keyinput23)
REG3_REG_3__1enc_24 = XOR(REG3_REG_3__1enc_23, keyinput24)
REG3_REG_3__1enc_25 = XOR(REG3_REG_3__1enc_24, keyinput25)
REG3_REG_3__1enc_26 = XOR(REG3_REG_3__1enc_25, keyinput26)
REG3_REG_3__1enc_27 = XOR(REG3_REG_3__1enc_26, keyinput27)
REG3_REG_3__1enc_28 = XOR(REG3_REG_3__1enc_27, keyinput28)
REG3_REG_3__1enc_29 = XOR(REG3_REG_3__1enc_28, keyinput29)
REG3_REG_3__1enc_30 = XOR(REG3_REG_3__1enc_29, keyinput30)
REG3_REG_3__1enc_31 = XOR(REG3_REG_3__1enc_30, keyinput31)
REG3_REG_3__1enc_32 = XOR(REG3_REG_3__1enc_31, keyinput32)
REG3_REG_3__1enc_33 = XOR(REG3_REG_3__1enc_32, keyinput33)
REG3_REG_3__1enc_34 = XOR(REG3_REG_3__1enc_33, keyinput34)
REG3_REG_3__1enc_35 = XOR(REG3_REG_3__1enc_34, keyinput35)
REG3_REG_3__1enc_36 = XOR(REG3_REG_3__1enc_35, keyinput36)
REG3_REG_3__1enc_37 = XOR(REG3_REG_3__1enc_36, keyinput37)
REG3_REG_3__1enc_38 = XOR(REG3_REG_3__1enc_37, keyinput38)
REG3_REG_3__1enc_39 = XOR(REG3_REG_3__1enc_38, keyinput39)
REG3_REG_3__1enc_40 = XOR(REG3_REG_3__1enc_39, keyinput40)
REG3_REG_3__1enc_41 = XOR(REG3_REG_3__1enc_40, keyinput41)
REG3_REG_3__1enc_42 = XOR(REG3_REG_3__1enc_41, keyinput42)
REG3_REG_3__1enc_43 = XOR(REG3_REG_3__1enc_42, keyinput43)
REG3_REG_3__1enc = XOR(REG3_REG_3__1enc_43, keyinput44)

#Output encryption logic for U300
U300_20$enc_0 = XOR(U300_20, keyinput44)
U300_20$enc_1 = XOR(U300_20$enc_0, keyinput45)
U300_20$enc_2 = XOR(U300_20$enc_1, keyinput46)
U300_20$enc_3 = XOR(U300_20$enc_2, keyinput47)
U300_20$enc_4 = XOR(U300_20$enc_3, keyinput48)
U300_20$enc_5 = XOR(U300_20$enc_4, keyinput49)
U300_20$enc_6 = XOR(U300_20$enc_5, keyinput50)
U300_20$enc_7 = XOR(U300_20$enc_6, keyinput51)
U300_20$enc_8 = XOR(U300_20$enc_7, keyinput52)
U300_20$enc_9 = XOR(U300_20$enc_8, keyinput53)
U300_20$enc_10 = XOR(U300_20$enc_9, keyinput54)
U300_20$enc_11 = XOR(U300_20$enc_10, keyinput55)
U300_20$enc_12 = XOR(U300_20$enc_11, keyinput56)
U300_20$enc_13 = XOR(U300_20$enc_12, keyinput57)
U300_20$enc_14 = XOR(U300_20$enc_13, keyinput58)
U300_20$enc_15 = XOR(U300_20$enc_14, keyinput59)
U300_20$enc_16 = XOR(U300_20$enc_15, keyinput60)
U300_20$enc_17 = XOR(U300_20$enc_16, keyinput61)
U300_20$enc_18 = XOR(U300_20$enc_17, keyinput62)
U300_20$enc_19 = XOR(U300_20$enc_18, keyinput63)
U300_20$enc_20 = XOR(U300_20$enc_19, keyinput64)
U300_20$enc = XOR(U300_20$enc_20, keyinput65)


#Input encryption logic for REG3_REG_2_
REG3_REG_2__1enc_0 = XOR(REG3_REG_2__1, keyinput0)
REG3_REG_2__1enc_1 = XOR(REG3_REG_2__1enc_0, keyinput1)
REG3_REG_2__1enc_2 = XOR(REG3_REG_2__1enc_1, keyinput2)
REG3_REG_2__1enc_3 = XOR(REG3_REG_2__1enc_2, keyinput3)
REG3_REG_2__1enc_4 = XOR(REG3_REG_2__1enc_3, keyinput4)
REG3_REG_2__1enc_5 = XOR(REG3_REG_2__1enc_4, keyinput5)
REG3_REG_2__1enc_6 = XOR(REG3_REG_2__1enc_5, keyinput6)
REG3_REG_2__1enc_7 = XOR(REG3_REG_2__1enc_6, keyinput7)
REG3_REG_2__1enc_8 = XOR(REG3_REG_2__1enc_7, keyinput8)
REG3_REG_2__1enc_9 = XOR(REG3_REG_2__1enc_8, keyinput9)
REG3_REG_2__1enc_10 = XOR(REG3_REG_2__1enc_9, keyinput10)
REG3_REG_2__1enc_11 = XOR(REG3_REG_2__1enc_10, keyinput11)
REG3_REG_2__1enc_12 = XOR(REG3_REG_2__1enc_11, keyinput12)
REG3_REG_2__1enc_13 = XOR(REG3_REG_2__1enc_12, keyinput13)
REG3_REG_2__1enc_14 = XOR(REG3_REG_2__1enc_13, keyinput14)
REG3_REG_2__1enc_15 = XOR(REG3_REG_2__1enc_14, keyinput15)
REG3_REG_2__1enc_16 = XOR(REG3_REG_2__1enc_15, keyinput16)
REG3_REG_2__1enc_17 = XOR(REG3_REG_2__1enc_16, keyinput17)
REG3_REG_2__1enc_18 = XOR(REG3_REG_2__1enc_17, keyinput18)
REG3_REG_2__1enc_19 = XOR(REG3_REG_2__1enc_18, keyinput19)
REG3_REG_2__1enc_20 = XOR(REG3_REG_2__1enc_19, keyinput20)
REG3_REG_2__1enc_21 = XOR(REG3_REG_2__1enc_20, keyinput21)
REG3_REG_2__1enc_22 = XOR(REG3_REG_2__1enc_21, keyinput22)
REG3_REG_2__1enc_23 = XOR(REG3_REG_2__1enc_22, keyinput23)
REG3_REG_2__1enc_24 = XOR(REG3_REG_2__1enc_23, keyinput24)
REG3_REG_2__1enc_25 = XOR(REG3_REG_2__1enc_24, keyinput25)
REG3_REG_2__1enc_26 = XOR(REG3_REG_2__1enc_25, keyinput26)
REG3_REG_2__1enc_27 = XOR(REG3_REG_2__1enc_26, keyinput27)
REG3_REG_2__1enc_28 = XOR(REG3_REG_2__1enc_27, keyinput28)
REG3_REG_2__1enc_29 = XOR(REG3_REG_2__1enc_28, keyinput29)
REG3_REG_2__1enc_30 = XOR(REG3_REG_2__1enc_29, keyinput30)
REG3_REG_2__1enc_31 = XOR(REG3_REG_2__1enc_30, keyinput31)
REG3_REG_2__1enc_32 = XOR(REG3_REG_2__1enc_31, keyinput32)
REG3_REG_2__1enc_33 = XOR(REG3_REG_2__1enc_32, keyinput33)
REG3_REG_2__1enc_34 = XOR(REG3_REG_2__1enc_33, keyinput34)
REG3_REG_2__1enc_35 = XOR(REG3_REG_2__1enc_34, keyinput35)
REG3_REG_2__1enc_36 = XOR(REG3_REG_2__1enc_35, keyinput36)
REG3_REG_2__1enc_37 = XOR(REG3_REG_2__1enc_36, keyinput37)
REG3_REG_2__1enc_38 = XOR(REG3_REG_2__1enc_37, keyinput38)
REG3_REG_2__1enc_39 = XOR(REG3_REG_2__1enc_38, keyinput39)
REG3_REG_2__1enc_40 = XOR(REG3_REG_2__1enc_39, keyinput40)
REG3_REG_2__1enc_41 = XOR(REG3_REG_2__1enc_40, keyinput41)
REG3_REG_2__1enc_42 = XOR(REG3_REG_2__1enc_41, keyinput42)
REG3_REG_2__1enc_43 = XOR(REG3_REG_2__1enc_42, keyinput43)
REG3_REG_2__1enc_44 = XOR(REG3_REG_2__1enc_43, keyinput44)
REG3_REG_2__1enc = XOR(REG3_REG_2__1enc_44, keyinput45)

#Output encryption logic for U299
U299_20$enc_0 = XOR(U299_20, keyinput45)
U299_20$enc_1 = XOR(U299_20$enc_0, keyinput46)
U299_20$enc_2 = XOR(U299_20$enc_1, keyinput47)
U299_20$enc_3 = XOR(U299_20$enc_2, keyinput48)
U299_20$enc_4 = XOR(U299_20$enc_3, keyinput49)
U299_20$enc_5 = XOR(U299_20$enc_4, keyinput50)
U299_20$enc_6 = XOR(U299_20$enc_5, keyinput51)
U299_20$enc_7 = XOR(U299_20$enc_6, keyinput52)
U299_20$enc_8 = XOR(U299_20$enc_7, keyinput53)
U299_20$enc_9 = XOR(U299_20$enc_8, keyinput54)
U299_20$enc_10 = XOR(U299_20$enc_9, keyinput55)
U299_20$enc_11 = XOR(U299_20$enc_10, keyinput56)
U299_20$enc_12 = XOR(U299_20$enc_11, keyinput57)
U299_20$enc_13 = XOR(U299_20$enc_12, keyinput58)
U299_20$enc_14 = XOR(U299_20$enc_13, keyinput59)
U299_20$enc_15 = XOR(U299_20$enc_14, keyinput60)
U299_20$enc_16 = XOR(U299_20$enc_15, keyinput61)
U299_20$enc_17 = XOR(U299_20$enc_16, keyinput62)
U299_20$enc_18 = XOR(U299_20$enc_17, keyinput63)
U299_20$enc_19 = XOR(U299_20$enc_18, keyinput64)
U299_20$enc = XOR(U299_20$enc_19, keyinput65)


#Input encryption logic for REG3_REG_1_
REG3_REG_1__1enc_0 = XOR(REG3_REG_1__1, keyinput0)
REG3_REG_1__1enc_1 = XOR(REG3_REG_1__1enc_0, keyinput1)
REG3_REG_1__1enc_2 = XOR(REG3_REG_1__1enc_1, keyinput2)
REG3_REG_1__1enc_3 = XOR(REG3_REG_1__1enc_2, keyinput3)
REG3_REG_1__1enc_4 = XOR(REG3_REG_1__1enc_3, keyinput4)
REG3_REG_1__1enc_5 = XOR(REG3_REG_1__1enc_4, keyinput5)
REG3_REG_1__1enc_6 = XOR(REG3_REG_1__1enc_5, keyinput6)
REG3_REG_1__1enc_7 = XOR(REG3_REG_1__1enc_6, keyinput7)
REG3_REG_1__1enc_8 = XOR(REG3_REG_1__1enc_7, keyinput8)
REG3_REG_1__1enc_9 = XOR(REG3_REG_1__1enc_8, keyinput9)
REG3_REG_1__1enc_10 = XOR(REG3_REG_1__1enc_9, keyinput10)
REG3_REG_1__1enc_11 = XOR(REG3_REG_1__1enc_10, keyinput11)
REG3_REG_1__1enc_12 = XOR(REG3_REG_1__1enc_11, keyinput12)
REG3_REG_1__1enc_13 = XOR(REG3_REG_1__1enc_12, keyinput13)
REG3_REG_1__1enc_14 = XOR(REG3_REG_1__1enc_13, keyinput14)
REG3_REG_1__1enc_15 = XOR(REG3_REG_1__1enc_14, keyinput15)
REG3_REG_1__1enc_16 = XOR(REG3_REG_1__1enc_15, keyinput16)
REG3_REG_1__1enc_17 = XOR(REG3_REG_1__1enc_16, keyinput17)
REG3_REG_1__1enc_18 = XOR(REG3_REG_1__1enc_17, keyinput18)
REG3_REG_1__1enc_19 = XOR(REG3_REG_1__1enc_18, keyinput19)
REG3_REG_1__1enc_20 = XOR(REG3_REG_1__1enc_19, keyinput20)
REG3_REG_1__1enc_21 = XOR(REG3_REG_1__1enc_20, keyinput21)
REG3_REG_1__1enc_22 = XOR(REG3_REG_1__1enc_21, keyinput22)
REG3_REG_1__1enc_23 = XOR(REG3_REG_1__1enc_22, keyinput23)
REG3_REG_1__1enc_24 = XOR(REG3_REG_1__1enc_23, keyinput24)
REG3_REG_1__1enc_25 = XOR(REG3_REG_1__1enc_24, keyinput25)
REG3_REG_1__1enc_26 = XOR(REG3_REG_1__1enc_25, keyinput26)
REG3_REG_1__1enc_27 = XOR(REG3_REG_1__1enc_26, keyinput27)
REG3_REG_1__1enc_28 = XOR(REG3_REG_1__1enc_27, keyinput28)
REG3_REG_1__1enc_29 = XOR(REG3_REG_1__1enc_28, keyinput29)
REG3_REG_1__1enc_30 = XOR(REG3_REG_1__1enc_29, keyinput30)
REG3_REG_1__1enc_31 = XOR(REG3_REG_1__1enc_30, keyinput31)
REG3_REG_1__1enc_32 = XOR(REG3_REG_1__1enc_31, keyinput32)
REG3_REG_1__1enc_33 = XOR(REG3_REG_1__1enc_32, keyinput33)
REG3_REG_1__1enc_34 = XOR(REG3_REG_1__1enc_33, keyinput34)
REG3_REG_1__1enc_35 = XOR(REG3_REG_1__1enc_34, keyinput35)
REG3_REG_1__1enc_36 = XOR(REG3_REG_1__1enc_35, keyinput36)
REG3_REG_1__1enc_37 = XOR(REG3_REG_1__1enc_36, keyinput37)
REG3_REG_1__1enc_38 = XOR(REG3_REG_1__1enc_37, keyinput38)
REG3_REG_1__1enc_39 = XOR(REG3_REG_1__1enc_38, keyinput39)
REG3_REG_1__1enc_40 = XOR(REG3_REG_1__1enc_39, keyinput40)
REG3_REG_1__1enc_41 = XOR(REG3_REG_1__1enc_40, keyinput41)
REG3_REG_1__1enc_42 = XOR(REG3_REG_1__1enc_41, keyinput42)
REG3_REG_1__1enc_43 = XOR(REG3_REG_1__1enc_42, keyinput43)
REG3_REG_1__1enc_44 = XOR(REG3_REG_1__1enc_43, keyinput44)
REG3_REG_1__1enc_45 = XOR(REG3_REG_1__1enc_44, keyinput45)
REG3_REG_1__1enc = XOR(REG3_REG_1__1enc_45, keyinput46)

#Output encryption logic for U298
U298_20$enc_0 = XOR(U298_20, keyinput46)
U298_20$enc_1 = XOR(U298_20$enc_0, keyinput47)
U298_20$enc_2 = XOR(U298_20$enc_1, keyinput48)
U298_20$enc_3 = XOR(U298_20$enc_2, keyinput49)
U298_20$enc_4 = XOR(U298_20$enc_3, keyinput50)
U298_20$enc_5 = XOR(U298_20$enc_4, keyinput51)
U298_20$enc_6 = XOR(U298_20$enc_5, keyinput52)
U298_20$enc_7 = XOR(U298_20$enc_6, keyinput53)
U298_20$enc_8 = XOR(U298_20$enc_7, keyinput54)
U298_20$enc_9 = XOR(U298_20$enc_8, keyinput55)
U298_20$enc_10 = XOR(U298_20$enc_9, keyinput56)
U298_20$enc_11 = XOR(U298_20$enc_10, keyinput57)
U298_20$enc_12 = XOR(U298_20$enc_11, keyinput58)
U298_20$enc_13 = XOR(U298_20$enc_12, keyinput59)
U298_20$enc_14 = XOR(U298_20$enc_13, keyinput60)
U298_20$enc_15 = XOR(U298_20$enc_14, keyinput61)
U298_20$enc_16 = XOR(U298_20$enc_15, keyinput62)
U298_20$enc_17 = XOR(U298_20$enc_16, keyinput63)
U298_20$enc_18 = XOR(U298_20$enc_17, keyinput64)
U298_20$enc = XOR(U298_20$enc_18, keyinput65)


#Input encryption logic for REG3_REG_0_
REG3_REG_0__1enc_0 = XOR(REG3_REG_0__1, keyinput0)
REG3_REG_0__1enc_1 = XOR(REG3_REG_0__1enc_0, keyinput1)
REG3_REG_0__1enc_2 = XOR(REG3_REG_0__1enc_1, keyinput2)
REG3_REG_0__1enc_3 = XOR(REG3_REG_0__1enc_2, keyinput3)
REG3_REG_0__1enc_4 = XOR(REG3_REG_0__1enc_3, keyinput4)
REG3_REG_0__1enc_5 = XOR(REG3_REG_0__1enc_4, keyinput5)
REG3_REG_0__1enc_6 = XOR(REG3_REG_0__1enc_5, keyinput6)
REG3_REG_0__1enc_7 = XOR(REG3_REG_0__1enc_6, keyinput7)
REG3_REG_0__1enc_8 = XOR(REG3_REG_0__1enc_7, keyinput8)
REG3_REG_0__1enc_9 = XOR(REG3_REG_0__1enc_8, keyinput9)
REG3_REG_0__1enc_10 = XOR(REG3_REG_0__1enc_9, keyinput10)
REG3_REG_0__1enc_11 = XOR(REG3_REG_0__1enc_10, keyinput11)
REG3_REG_0__1enc_12 = XOR(REG3_REG_0__1enc_11, keyinput12)
REG3_REG_0__1enc_13 = XOR(REG3_REG_0__1enc_12, keyinput13)
REG3_REG_0__1enc_14 = XOR(REG3_REG_0__1enc_13, keyinput14)
REG3_REG_0__1enc_15 = XOR(REG3_REG_0__1enc_14, keyinput15)
REG3_REG_0__1enc_16 = XOR(REG3_REG_0__1enc_15, keyinput16)
REG3_REG_0__1enc_17 = XOR(REG3_REG_0__1enc_16, keyinput17)
REG3_REG_0__1enc_18 = XOR(REG3_REG_0__1enc_17, keyinput18)
REG3_REG_0__1enc_19 = XOR(REG3_REG_0__1enc_18, keyinput19)
REG3_REG_0__1enc_20 = XOR(REG3_REG_0__1enc_19, keyinput20)
REG3_REG_0__1enc_21 = XOR(REG3_REG_0__1enc_20, keyinput21)
REG3_REG_0__1enc_22 = XOR(REG3_REG_0__1enc_21, keyinput22)
REG3_REG_0__1enc_23 = XOR(REG3_REG_0__1enc_22, keyinput23)
REG3_REG_0__1enc_24 = XOR(REG3_REG_0__1enc_23, keyinput24)
REG3_REG_0__1enc_25 = XOR(REG3_REG_0__1enc_24, keyinput25)
REG3_REG_0__1enc_26 = XOR(REG3_REG_0__1enc_25, keyinput26)
REG3_REG_0__1enc_27 = XOR(REG3_REG_0__1enc_26, keyinput27)
REG3_REG_0__1enc_28 = XOR(REG3_REG_0__1enc_27, keyinput28)
REG3_REG_0__1enc_29 = XOR(REG3_REG_0__1enc_28, keyinput29)
REG3_REG_0__1enc_30 = XOR(REG3_REG_0__1enc_29, keyinput30)
REG3_REG_0__1enc_31 = XOR(REG3_REG_0__1enc_30, keyinput31)
REG3_REG_0__1enc_32 = XOR(REG3_REG_0__1enc_31, keyinput32)
REG3_REG_0__1enc_33 = XOR(REG3_REG_0__1enc_32, keyinput33)
REG3_REG_0__1enc_34 = XOR(REG3_REG_0__1enc_33, keyinput34)
REG3_REG_0__1enc_35 = XOR(REG3_REG_0__1enc_34, keyinput35)
REG3_REG_0__1enc_36 = XOR(REG3_REG_0__1enc_35, keyinput36)
REG3_REG_0__1enc_37 = XOR(REG3_REG_0__1enc_36, keyinput37)
REG3_REG_0__1enc_38 = XOR(REG3_REG_0__1enc_37, keyinput38)
REG3_REG_0__1enc_39 = XOR(REG3_REG_0__1enc_38, keyinput39)
REG3_REG_0__1enc_40 = XOR(REG3_REG_0__1enc_39, keyinput40)
REG3_REG_0__1enc_41 = XOR(REG3_REG_0__1enc_40, keyinput41)
REG3_REG_0__1enc_42 = XOR(REG3_REG_0__1enc_41, keyinput42)
REG3_REG_0__1enc_43 = XOR(REG3_REG_0__1enc_42, keyinput43)
REG3_REG_0__1enc_44 = XOR(REG3_REG_0__1enc_43, keyinput44)
REG3_REG_0__1enc_45 = XOR(REG3_REG_0__1enc_44, keyinput45)
REG3_REG_0__1enc_46 = XOR(REG3_REG_0__1enc_45, keyinput46)
REG3_REG_0__1enc = XOR(REG3_REG_0__1enc_46, keyinput47)

#Output encryption logic for U297
U297_20$enc_0 = XOR(U297_20, keyinput47)
U297_20$enc_1 = XOR(U297_20$enc_0, keyinput48)
U297_20$enc_2 = XOR(U297_20$enc_1, keyinput49)
U297_20$enc_3 = XOR(U297_20$enc_2, keyinput50)
U297_20$enc_4 = XOR(U297_20$enc_3, keyinput51)
U297_20$enc_5 = XOR(U297_20$enc_4, keyinput52)
U297_20$enc_6 = XOR(U297_20$enc_5, keyinput53)
U297_20$enc_7 = XOR(U297_20$enc_6, keyinput54)
U297_20$enc_8 = XOR(U297_20$enc_7, keyinput55)
U297_20$enc_9 = XOR(U297_20$enc_8, keyinput56)
U297_20$enc_10 = XOR(U297_20$enc_9, keyinput57)
U297_20$enc_11 = XOR(U297_20$enc_10, keyinput58)
U297_20$enc_12 = XOR(U297_20$enc_11, keyinput59)
U297_20$enc_13 = XOR(U297_20$enc_12, keyinput60)
U297_20$enc_14 = XOR(U297_20$enc_13, keyinput61)
U297_20$enc_15 = XOR(U297_20$enc_14, keyinput62)
U297_20$enc_16 = XOR(U297_20$enc_15, keyinput63)
U297_20$enc_17 = XOR(U297_20$enc_16, keyinput64)
U297_20$enc = XOR(U297_20$enc_17, keyinput65)


#Input encryption logic for REG4_REG_7_
REG4_REG_7__1enc_0 = XOR(REG4_REG_7__1, keyinput0)
REG4_REG_7__1enc_1 = XOR(REG4_REG_7__1enc_0, keyinput1)
REG4_REG_7__1enc_2 = XOR(REG4_REG_7__1enc_1, keyinput2)
REG4_REG_7__1enc_3 = XOR(REG4_REG_7__1enc_2, keyinput3)
REG4_REG_7__1enc_4 = XOR(REG4_REG_7__1enc_3, keyinput4)
REG4_REG_7__1enc_5 = XOR(REG4_REG_7__1enc_4, keyinput5)
REG4_REG_7__1enc_6 = XOR(REG4_REG_7__1enc_5, keyinput6)
REG4_REG_7__1enc_7 = XOR(REG4_REG_7__1enc_6, keyinput7)
REG4_REG_7__1enc_8 = XOR(REG4_REG_7__1enc_7, keyinput8)
REG4_REG_7__1enc_9 = XOR(REG4_REG_7__1enc_8, keyinput9)
REG4_REG_7__1enc_10 = XOR(REG4_REG_7__1enc_9, keyinput10)
REG4_REG_7__1enc_11 = XOR(REG4_REG_7__1enc_10, keyinput11)
REG4_REG_7__1enc_12 = XOR(REG4_REG_7__1enc_11, keyinput12)
REG4_REG_7__1enc_13 = XOR(REG4_REG_7__1enc_12, keyinput13)
REG4_REG_7__1enc_14 = XOR(REG4_REG_7__1enc_13, keyinput14)
REG4_REG_7__1enc_15 = XOR(REG4_REG_7__1enc_14, keyinput15)
REG4_REG_7__1enc_16 = XOR(REG4_REG_7__1enc_15, keyinput16)
REG4_REG_7__1enc_17 = XOR(REG4_REG_7__1enc_16, keyinput17)
REG4_REG_7__1enc_18 = XOR(REG4_REG_7__1enc_17, keyinput18)
REG4_REG_7__1enc_19 = XOR(REG4_REG_7__1enc_18, keyinput19)
REG4_REG_7__1enc_20 = XOR(REG4_REG_7__1enc_19, keyinput20)
REG4_REG_7__1enc_21 = XOR(REG4_REG_7__1enc_20, keyinput21)
REG4_REG_7__1enc_22 = XOR(REG4_REG_7__1enc_21, keyinput22)
REG4_REG_7__1enc_23 = XOR(REG4_REG_7__1enc_22, keyinput23)
REG4_REG_7__1enc_24 = XOR(REG4_REG_7__1enc_23, keyinput24)
REG4_REG_7__1enc_25 = XOR(REG4_REG_7__1enc_24, keyinput25)
REG4_REG_7__1enc_26 = XOR(REG4_REG_7__1enc_25, keyinput26)
REG4_REG_7__1enc_27 = XOR(REG4_REG_7__1enc_26, keyinput27)
REG4_REG_7__1enc_28 = XOR(REG4_REG_7__1enc_27, keyinput28)
REG4_REG_7__1enc_29 = XOR(REG4_REG_7__1enc_28, keyinput29)
REG4_REG_7__1enc_30 = XOR(REG4_REG_7__1enc_29, keyinput30)
REG4_REG_7__1enc_31 = XOR(REG4_REG_7__1enc_30, keyinput31)
REG4_REG_7__1enc_32 = XOR(REG4_REG_7__1enc_31, keyinput32)
REG4_REG_7__1enc_33 = XOR(REG4_REG_7__1enc_32, keyinput33)
REG4_REG_7__1enc_34 = XOR(REG4_REG_7__1enc_33, keyinput34)
REG4_REG_7__1enc_35 = XOR(REG4_REG_7__1enc_34, keyinput35)
REG4_REG_7__1enc_36 = XOR(REG4_REG_7__1enc_35, keyinput36)
REG4_REG_7__1enc_37 = XOR(REG4_REG_7__1enc_36, keyinput37)
REG4_REG_7__1enc_38 = XOR(REG4_REG_7__1enc_37, keyinput38)
REG4_REG_7__1enc_39 = XOR(REG4_REG_7__1enc_38, keyinput39)
REG4_REG_7__1enc_40 = XOR(REG4_REG_7__1enc_39, keyinput40)
REG4_REG_7__1enc_41 = XOR(REG4_REG_7__1enc_40, keyinput41)
REG4_REG_7__1enc_42 = XOR(REG4_REG_7__1enc_41, keyinput42)
REG4_REG_7__1enc_43 = XOR(REG4_REG_7__1enc_42, keyinput43)
REG4_REG_7__1enc_44 = XOR(REG4_REG_7__1enc_43, keyinput44)
REG4_REG_7__1enc_45 = XOR(REG4_REG_7__1enc_44, keyinput45)
REG4_REG_7__1enc_46 = XOR(REG4_REG_7__1enc_45, keyinput46)
REG4_REG_7__1enc_47 = XOR(REG4_REG_7__1enc_46, keyinput47)
REG4_REG_7__1enc = XOR(REG4_REG_7__1enc_47, keyinput48)

#Output encryption logic for U296
U296_20$enc_0 = XOR(U296_20, keyinput48)
U296_20$enc_1 = XOR(U296_20$enc_0, keyinput49)
U296_20$enc_2 = XOR(U296_20$enc_1, keyinput50)
U296_20$enc_3 = XOR(U296_20$enc_2, keyinput51)
U296_20$enc_4 = XOR(U296_20$enc_3, keyinput52)
U296_20$enc_5 = XOR(U296_20$enc_4, keyinput53)
U296_20$enc_6 = XOR(U296_20$enc_5, keyinput54)
U296_20$enc_7 = XOR(U296_20$enc_6, keyinput55)
U296_20$enc_8 = XOR(U296_20$enc_7, keyinput56)
U296_20$enc_9 = XOR(U296_20$enc_8, keyinput57)
U296_20$enc_10 = XOR(U296_20$enc_9, keyinput58)
U296_20$enc_11 = XOR(U296_20$enc_10, keyinput59)
U296_20$enc_12 = XOR(U296_20$enc_11, keyinput60)
U296_20$enc_13 = XOR(U296_20$enc_12, keyinput61)
U296_20$enc_14 = XOR(U296_20$enc_13, keyinput62)
U296_20$enc_15 = XOR(U296_20$enc_14, keyinput63)
U296_20$enc_16 = XOR(U296_20$enc_15, keyinput64)
U296_20$enc = XOR(U296_20$enc_16, keyinput65)


#Input encryption logic for REG4_REG_6_
REG4_REG_6__1enc_0 = XOR(REG4_REG_6__1, keyinput0)
REG4_REG_6__1enc_1 = XOR(REG4_REG_6__1enc_0, keyinput1)
REG4_REG_6__1enc_2 = XOR(REG4_REG_6__1enc_1, keyinput2)
REG4_REG_6__1enc_3 = XOR(REG4_REG_6__1enc_2, keyinput3)
REG4_REG_6__1enc_4 = XOR(REG4_REG_6__1enc_3, keyinput4)
REG4_REG_6__1enc_5 = XOR(REG4_REG_6__1enc_4, keyinput5)
REG4_REG_6__1enc_6 = XOR(REG4_REG_6__1enc_5, keyinput6)
REG4_REG_6__1enc_7 = XOR(REG4_REG_6__1enc_6, keyinput7)
REG4_REG_6__1enc_8 = XOR(REG4_REG_6__1enc_7, keyinput8)
REG4_REG_6__1enc_9 = XOR(REG4_REG_6__1enc_8, keyinput9)
REG4_REG_6__1enc_10 = XOR(REG4_REG_6__1enc_9, keyinput10)
REG4_REG_6__1enc_11 = XOR(REG4_REG_6__1enc_10, keyinput11)
REG4_REG_6__1enc_12 = XOR(REG4_REG_6__1enc_11, keyinput12)
REG4_REG_6__1enc_13 = XOR(REG4_REG_6__1enc_12, keyinput13)
REG4_REG_6__1enc_14 = XOR(REG4_REG_6__1enc_13, keyinput14)
REG4_REG_6__1enc_15 = XOR(REG4_REG_6__1enc_14, keyinput15)
REG4_REG_6__1enc_16 = XOR(REG4_REG_6__1enc_15, keyinput16)
REG4_REG_6__1enc_17 = XOR(REG4_REG_6__1enc_16, keyinput17)
REG4_REG_6__1enc_18 = XOR(REG4_REG_6__1enc_17, keyinput18)
REG4_REG_6__1enc_19 = XOR(REG4_REG_6__1enc_18, keyinput19)
REG4_REG_6__1enc_20 = XOR(REG4_REG_6__1enc_19, keyinput20)
REG4_REG_6__1enc_21 = XOR(REG4_REG_6__1enc_20, keyinput21)
REG4_REG_6__1enc_22 = XOR(REG4_REG_6__1enc_21, keyinput22)
REG4_REG_6__1enc_23 = XOR(REG4_REG_6__1enc_22, keyinput23)
REG4_REG_6__1enc_24 = XOR(REG4_REG_6__1enc_23, keyinput24)
REG4_REG_6__1enc_25 = XOR(REG4_REG_6__1enc_24, keyinput25)
REG4_REG_6__1enc_26 = XOR(REG4_REG_6__1enc_25, keyinput26)
REG4_REG_6__1enc_27 = XOR(REG4_REG_6__1enc_26, keyinput27)
REG4_REG_6__1enc_28 = XOR(REG4_REG_6__1enc_27, keyinput28)
REG4_REG_6__1enc_29 = XOR(REG4_REG_6__1enc_28, keyinput29)
REG4_REG_6__1enc_30 = XOR(REG4_REG_6__1enc_29, keyinput30)
REG4_REG_6__1enc_31 = XOR(REG4_REG_6__1enc_30, keyinput31)
REG4_REG_6__1enc_32 = XOR(REG4_REG_6__1enc_31, keyinput32)
REG4_REG_6__1enc_33 = XOR(REG4_REG_6__1enc_32, keyinput33)
REG4_REG_6__1enc_34 = XOR(REG4_REG_6__1enc_33, keyinput34)
REG4_REG_6__1enc_35 = XOR(REG4_REG_6__1enc_34, keyinput35)
REG4_REG_6__1enc_36 = XOR(REG4_REG_6__1enc_35, keyinput36)
REG4_REG_6__1enc_37 = XOR(REG4_REG_6__1enc_36, keyinput37)
REG4_REG_6__1enc_38 = XOR(REG4_REG_6__1enc_37, keyinput38)
REG4_REG_6__1enc_39 = XOR(REG4_REG_6__1enc_38, keyinput39)
REG4_REG_6__1enc_40 = XOR(REG4_REG_6__1enc_39, keyinput40)
REG4_REG_6__1enc_41 = XOR(REG4_REG_6__1enc_40, keyinput41)
REG4_REG_6__1enc_42 = XOR(REG4_REG_6__1enc_41, keyinput42)
REG4_REG_6__1enc_43 = XOR(REG4_REG_6__1enc_42, keyinput43)
REG4_REG_6__1enc_44 = XOR(REG4_REG_6__1enc_43, keyinput44)
REG4_REG_6__1enc_45 = XOR(REG4_REG_6__1enc_44, keyinput45)
REG4_REG_6__1enc_46 = XOR(REG4_REG_6__1enc_45, keyinput46)
REG4_REG_6__1enc_47 = XOR(REG4_REG_6__1enc_46, keyinput47)
REG4_REG_6__1enc_48 = XOR(REG4_REG_6__1enc_47, keyinput48)
REG4_REG_6__1enc = XOR(REG4_REG_6__1enc_48, keyinput49)

#Output encryption logic for U295
U295_20$enc_0 = XOR(U295_20, keyinput49)
U295_20$enc_1 = XOR(U295_20$enc_0, keyinput50)
U295_20$enc_2 = XOR(U295_20$enc_1, keyinput51)
U295_20$enc_3 = XOR(U295_20$enc_2, keyinput52)
U295_20$enc_4 = XOR(U295_20$enc_3, keyinput53)
U295_20$enc_5 = XOR(U295_20$enc_4, keyinput54)
U295_20$enc_6 = XOR(U295_20$enc_5, keyinput55)
U295_20$enc_7 = XOR(U295_20$enc_6, keyinput56)
U295_20$enc_8 = XOR(U295_20$enc_7, keyinput57)
U295_20$enc_9 = XOR(U295_20$enc_8, keyinput58)
U295_20$enc_10 = XOR(U295_20$enc_9, keyinput59)
U295_20$enc_11 = XOR(U295_20$enc_10, keyinput60)
U295_20$enc_12 = XOR(U295_20$enc_11, keyinput61)
U295_20$enc_13 = XOR(U295_20$enc_12, keyinput62)
U295_20$enc_14 = XOR(U295_20$enc_13, keyinput63)
U295_20$enc_15 = XOR(U295_20$enc_14, keyinput64)
U295_20$enc = XOR(U295_20$enc_15, keyinput65)


#Input encryption logic for REG4_REG_5_
REG4_REG_5__1enc_0 = XOR(REG4_REG_5__1, keyinput0)
REG4_REG_5__1enc_1 = XOR(REG4_REG_5__1enc_0, keyinput1)
REG4_REG_5__1enc_2 = XOR(REG4_REG_5__1enc_1, keyinput2)
REG4_REG_5__1enc_3 = XOR(REG4_REG_5__1enc_2, keyinput3)
REG4_REG_5__1enc_4 = XOR(REG4_REG_5__1enc_3, keyinput4)
REG4_REG_5__1enc_5 = XOR(REG4_REG_5__1enc_4, keyinput5)
REG4_REG_5__1enc_6 = XOR(REG4_REG_5__1enc_5, keyinput6)
REG4_REG_5__1enc_7 = XOR(REG4_REG_5__1enc_6, keyinput7)
REG4_REG_5__1enc_8 = XOR(REG4_REG_5__1enc_7, keyinput8)
REG4_REG_5__1enc_9 = XOR(REG4_REG_5__1enc_8, keyinput9)
REG4_REG_5__1enc_10 = XOR(REG4_REG_5__1enc_9, keyinput10)
REG4_REG_5__1enc_11 = XOR(REG4_REG_5__1enc_10, keyinput11)
REG4_REG_5__1enc_12 = XOR(REG4_REG_5__1enc_11, keyinput12)
REG4_REG_5__1enc_13 = XOR(REG4_REG_5__1enc_12, keyinput13)
REG4_REG_5__1enc_14 = XOR(REG4_REG_5__1enc_13, keyinput14)
REG4_REG_5__1enc_15 = XOR(REG4_REG_5__1enc_14, keyinput15)
REG4_REG_5__1enc_16 = XOR(REG4_REG_5__1enc_15, keyinput16)
REG4_REG_5__1enc_17 = XOR(REG4_REG_5__1enc_16, keyinput17)
REG4_REG_5__1enc_18 = XOR(REG4_REG_5__1enc_17, keyinput18)
REG4_REG_5__1enc_19 = XOR(REG4_REG_5__1enc_18, keyinput19)
REG4_REG_5__1enc_20 = XOR(REG4_REG_5__1enc_19, keyinput20)
REG4_REG_5__1enc_21 = XOR(REG4_REG_5__1enc_20, keyinput21)
REG4_REG_5__1enc_22 = XOR(REG4_REG_5__1enc_21, keyinput22)
REG4_REG_5__1enc_23 = XOR(REG4_REG_5__1enc_22, keyinput23)
REG4_REG_5__1enc_24 = XOR(REG4_REG_5__1enc_23, keyinput24)
REG4_REG_5__1enc_25 = XOR(REG4_REG_5__1enc_24, keyinput25)
REG4_REG_5__1enc_26 = XOR(REG4_REG_5__1enc_25, keyinput26)
REG4_REG_5__1enc_27 = XOR(REG4_REG_5__1enc_26, keyinput27)
REG4_REG_5__1enc_28 = XOR(REG4_REG_5__1enc_27, keyinput28)
REG4_REG_5__1enc_29 = XOR(REG4_REG_5__1enc_28, keyinput29)
REG4_REG_5__1enc_30 = XOR(REG4_REG_5__1enc_29, keyinput30)
REG4_REG_5__1enc_31 = XOR(REG4_REG_5__1enc_30, keyinput31)
REG4_REG_5__1enc_32 = XOR(REG4_REG_5__1enc_31, keyinput32)
REG4_REG_5__1enc_33 = XOR(REG4_REG_5__1enc_32, keyinput33)
REG4_REG_5__1enc_34 = XOR(REG4_REG_5__1enc_33, keyinput34)
REG4_REG_5__1enc_35 = XOR(REG4_REG_5__1enc_34, keyinput35)
REG4_REG_5__1enc_36 = XOR(REG4_REG_5__1enc_35, keyinput36)
REG4_REG_5__1enc_37 = XOR(REG4_REG_5__1enc_36, keyinput37)
REG4_REG_5__1enc_38 = XOR(REG4_REG_5__1enc_37, keyinput38)
REG4_REG_5__1enc_39 = XOR(REG4_REG_5__1enc_38, keyinput39)
REG4_REG_5__1enc_40 = XOR(REG4_REG_5__1enc_39, keyinput40)
REG4_REG_5__1enc_41 = XOR(REG4_REG_5__1enc_40, keyinput41)
REG4_REG_5__1enc_42 = XOR(REG4_REG_5__1enc_41, keyinput42)
REG4_REG_5__1enc_43 = XOR(REG4_REG_5__1enc_42, keyinput43)
REG4_REG_5__1enc_44 = XOR(REG4_REG_5__1enc_43, keyinput44)
REG4_REG_5__1enc_45 = XOR(REG4_REG_5__1enc_44, keyinput45)
REG4_REG_5__1enc_46 = XOR(REG4_REG_5__1enc_45, keyinput46)
REG4_REG_5__1enc_47 = XOR(REG4_REG_5__1enc_46, keyinput47)
REG4_REG_5__1enc_48 = XOR(REG4_REG_5__1enc_47, keyinput48)
REG4_REG_5__1enc_49 = XOR(REG4_REG_5__1enc_48, keyinput49)
REG4_REG_5__1enc = XOR(REG4_REG_5__1enc_49, keyinput50)

#Output encryption logic for U294
U294_20$enc_0 = XOR(U294_20, keyinput50)
U294_20$enc_1 = XOR(U294_20$enc_0, keyinput51)
U294_20$enc_2 = XOR(U294_20$enc_1, keyinput52)
U294_20$enc_3 = XOR(U294_20$enc_2, keyinput53)
U294_20$enc_4 = XOR(U294_20$enc_3, keyinput54)
U294_20$enc_5 = XOR(U294_20$enc_4, keyinput55)
U294_20$enc_6 = XOR(U294_20$enc_5, keyinput56)
U294_20$enc_7 = XOR(U294_20$enc_6, keyinput57)
U294_20$enc_8 = XOR(U294_20$enc_7, keyinput58)
U294_20$enc_9 = XOR(U294_20$enc_8, keyinput59)
U294_20$enc_10 = XOR(U294_20$enc_9, keyinput60)
U294_20$enc_11 = XOR(U294_20$enc_10, keyinput61)
U294_20$enc_12 = XOR(U294_20$enc_11, keyinput62)
U294_20$enc_13 = XOR(U294_20$enc_12, keyinput63)
U294_20$enc_14 = XOR(U294_20$enc_13, keyinput64)
U294_20$enc = XOR(U294_20$enc_14, keyinput65)


#Input encryption logic for REG4_REG_4_
REG4_REG_4__1enc_0 = XOR(REG4_REG_4__1, keyinput0)
REG4_REG_4__1enc_1 = XOR(REG4_REG_4__1enc_0, keyinput1)
REG4_REG_4__1enc_2 = XOR(REG4_REG_4__1enc_1, keyinput2)
REG4_REG_4__1enc_3 = XOR(REG4_REG_4__1enc_2, keyinput3)
REG4_REG_4__1enc_4 = XOR(REG4_REG_4__1enc_3, keyinput4)
REG4_REG_4__1enc_5 = XOR(REG4_REG_4__1enc_4, keyinput5)
REG4_REG_4__1enc_6 = XOR(REG4_REG_4__1enc_5, keyinput6)
REG4_REG_4__1enc_7 = XOR(REG4_REG_4__1enc_6, keyinput7)
REG4_REG_4__1enc_8 = XOR(REG4_REG_4__1enc_7, keyinput8)
REG4_REG_4__1enc_9 = XOR(REG4_REG_4__1enc_8, keyinput9)
REG4_REG_4__1enc_10 = XOR(REG4_REG_4__1enc_9, keyinput10)
REG4_REG_4__1enc_11 = XOR(REG4_REG_4__1enc_10, keyinput11)
REG4_REG_4__1enc_12 = XOR(REG4_REG_4__1enc_11, keyinput12)
REG4_REG_4__1enc_13 = XOR(REG4_REG_4__1enc_12, keyinput13)
REG4_REG_4__1enc_14 = XOR(REG4_REG_4__1enc_13, keyinput14)
REG4_REG_4__1enc_15 = XOR(REG4_REG_4__1enc_14, keyinput15)
REG4_REG_4__1enc_16 = XOR(REG4_REG_4__1enc_15, keyinput16)
REG4_REG_4__1enc_17 = XOR(REG4_REG_4__1enc_16, keyinput17)
REG4_REG_4__1enc_18 = XOR(REG4_REG_4__1enc_17, keyinput18)
REG4_REG_4__1enc_19 = XOR(REG4_REG_4__1enc_18, keyinput19)
REG4_REG_4__1enc_20 = XOR(REG4_REG_4__1enc_19, keyinput20)
REG4_REG_4__1enc_21 = XOR(REG4_REG_4__1enc_20, keyinput21)
REG4_REG_4__1enc_22 = XOR(REG4_REG_4__1enc_21, keyinput22)
REG4_REG_4__1enc_23 = XOR(REG4_REG_4__1enc_22, keyinput23)
REG4_REG_4__1enc_24 = XOR(REG4_REG_4__1enc_23, keyinput24)
REG4_REG_4__1enc_25 = XOR(REG4_REG_4__1enc_24, keyinput25)
REG4_REG_4__1enc_26 = XOR(REG4_REG_4__1enc_25, keyinput26)
REG4_REG_4__1enc_27 = XOR(REG4_REG_4__1enc_26, keyinput27)
REG4_REG_4__1enc_28 = XOR(REG4_REG_4__1enc_27, keyinput28)
REG4_REG_4__1enc_29 = XOR(REG4_REG_4__1enc_28, keyinput29)
REG4_REG_4__1enc_30 = XOR(REG4_REG_4__1enc_29, keyinput30)
REG4_REG_4__1enc_31 = XOR(REG4_REG_4__1enc_30, keyinput31)
REG4_REG_4__1enc_32 = XOR(REG4_REG_4__1enc_31, keyinput32)
REG4_REG_4__1enc_33 = XOR(REG4_REG_4__1enc_32, keyinput33)
REG4_REG_4__1enc_34 = XOR(REG4_REG_4__1enc_33, keyinput34)
REG4_REG_4__1enc_35 = XOR(REG4_REG_4__1enc_34, keyinput35)
REG4_REG_4__1enc_36 = XOR(REG4_REG_4__1enc_35, keyinput36)
REG4_REG_4__1enc_37 = XOR(REG4_REG_4__1enc_36, keyinput37)
REG4_REG_4__1enc_38 = XOR(REG4_REG_4__1enc_37, keyinput38)
REG4_REG_4__1enc_39 = XOR(REG4_REG_4__1enc_38, keyinput39)
REG4_REG_4__1enc_40 = XOR(REG4_REG_4__1enc_39, keyinput40)
REG4_REG_4__1enc_41 = XOR(REG4_REG_4__1enc_40, keyinput41)
REG4_REG_4__1enc_42 = XOR(REG4_REG_4__1enc_41, keyinput42)
REG4_REG_4__1enc_43 = XOR(REG4_REG_4__1enc_42, keyinput43)
REG4_REG_4__1enc_44 = XOR(REG4_REG_4__1enc_43, keyinput44)
REG4_REG_4__1enc_45 = XOR(REG4_REG_4__1enc_44, keyinput45)
REG4_REG_4__1enc_46 = XOR(REG4_REG_4__1enc_45, keyinput46)
REG4_REG_4__1enc_47 = XOR(REG4_REG_4__1enc_46, keyinput47)
REG4_REG_4__1enc_48 = XOR(REG4_REG_4__1enc_47, keyinput48)
REG4_REG_4__1enc_49 = XOR(REG4_REG_4__1enc_48, keyinput49)
REG4_REG_4__1enc_50 = XOR(REG4_REG_4__1enc_49, keyinput50)
REG4_REG_4__1enc = XOR(REG4_REG_4__1enc_50, keyinput51)

#Output encryption logic for U293
U293_20$enc_0 = XOR(U293_20, keyinput51)
U293_20$enc_1 = XOR(U293_20$enc_0, keyinput52)
U293_20$enc_2 = XOR(U293_20$enc_1, keyinput53)
U293_20$enc_3 = XOR(U293_20$enc_2, keyinput54)
U293_20$enc_4 = XOR(U293_20$enc_3, keyinput55)
U293_20$enc_5 = XOR(U293_20$enc_4, keyinput56)
U293_20$enc_6 = XOR(U293_20$enc_5, keyinput57)
U293_20$enc_7 = XOR(U293_20$enc_6, keyinput58)
U293_20$enc_8 = XOR(U293_20$enc_7, keyinput59)
U293_20$enc_9 = XOR(U293_20$enc_8, keyinput60)
U293_20$enc_10 = XOR(U293_20$enc_9, keyinput61)
U293_20$enc_11 = XOR(U293_20$enc_10, keyinput62)
U293_20$enc_12 = XOR(U293_20$enc_11, keyinput63)
U293_20$enc_13 = XOR(U293_20$enc_12, keyinput64)
U293_20$enc = XOR(U293_20$enc_13, keyinput65)


#Input encryption logic for REG4_REG_3_
REG4_REG_3__1enc_0 = XOR(REG4_REG_3__1, keyinput0)
REG4_REG_3__1enc_1 = XOR(REG4_REG_3__1enc_0, keyinput1)
REG4_REG_3__1enc_2 = XOR(REG4_REG_3__1enc_1, keyinput2)
REG4_REG_3__1enc_3 = XOR(REG4_REG_3__1enc_2, keyinput3)
REG4_REG_3__1enc_4 = XOR(REG4_REG_3__1enc_3, keyinput4)
REG4_REG_3__1enc_5 = XOR(REG4_REG_3__1enc_4, keyinput5)
REG4_REG_3__1enc_6 = XOR(REG4_REG_3__1enc_5, keyinput6)
REG4_REG_3__1enc_7 = XOR(REG4_REG_3__1enc_6, keyinput7)
REG4_REG_3__1enc_8 = XOR(REG4_REG_3__1enc_7, keyinput8)
REG4_REG_3__1enc_9 = XOR(REG4_REG_3__1enc_8, keyinput9)
REG4_REG_3__1enc_10 = XOR(REG4_REG_3__1enc_9, keyinput10)
REG4_REG_3__1enc_11 = XOR(REG4_REG_3__1enc_10, keyinput11)
REG4_REG_3__1enc_12 = XOR(REG4_REG_3__1enc_11, keyinput12)
REG4_REG_3__1enc_13 = XOR(REG4_REG_3__1enc_12, keyinput13)
REG4_REG_3__1enc_14 = XOR(REG4_REG_3__1enc_13, keyinput14)
REG4_REG_3__1enc_15 = XOR(REG4_REG_3__1enc_14, keyinput15)
REG4_REG_3__1enc_16 = XOR(REG4_REG_3__1enc_15, keyinput16)
REG4_REG_3__1enc_17 = XOR(REG4_REG_3__1enc_16, keyinput17)
REG4_REG_3__1enc_18 = XOR(REG4_REG_3__1enc_17, keyinput18)
REG4_REG_3__1enc_19 = XOR(REG4_REG_3__1enc_18, keyinput19)
REG4_REG_3__1enc_20 = XOR(REG4_REG_3__1enc_19, keyinput20)
REG4_REG_3__1enc_21 = XOR(REG4_REG_3__1enc_20, keyinput21)
REG4_REG_3__1enc_22 = XOR(REG4_REG_3__1enc_21, keyinput22)
REG4_REG_3__1enc_23 = XOR(REG4_REG_3__1enc_22, keyinput23)
REG4_REG_3__1enc_24 = XOR(REG4_REG_3__1enc_23, keyinput24)
REG4_REG_3__1enc_25 = XOR(REG4_REG_3__1enc_24, keyinput25)
REG4_REG_3__1enc_26 = XOR(REG4_REG_3__1enc_25, keyinput26)
REG4_REG_3__1enc_27 = XOR(REG4_REG_3__1enc_26, keyinput27)
REG4_REG_3__1enc_28 = XOR(REG4_REG_3__1enc_27, keyinput28)
REG4_REG_3__1enc_29 = XOR(REG4_REG_3__1enc_28, keyinput29)
REG4_REG_3__1enc_30 = XOR(REG4_REG_3__1enc_29, keyinput30)
REG4_REG_3__1enc_31 = XOR(REG4_REG_3__1enc_30, keyinput31)
REG4_REG_3__1enc_32 = XOR(REG4_REG_3__1enc_31, keyinput32)
REG4_REG_3__1enc_33 = XOR(REG4_REG_3__1enc_32, keyinput33)
REG4_REG_3__1enc_34 = XOR(REG4_REG_3__1enc_33, keyinput34)
REG4_REG_3__1enc_35 = XOR(REG4_REG_3__1enc_34, keyinput35)
REG4_REG_3__1enc_36 = XOR(REG4_REG_3__1enc_35, keyinput36)
REG4_REG_3__1enc_37 = XOR(REG4_REG_3__1enc_36, keyinput37)
REG4_REG_3__1enc_38 = XOR(REG4_REG_3__1enc_37, keyinput38)
REG4_REG_3__1enc_39 = XOR(REG4_REG_3__1enc_38, keyinput39)
REG4_REG_3__1enc_40 = XOR(REG4_REG_3__1enc_39, keyinput40)
REG4_REG_3__1enc_41 = XOR(REG4_REG_3__1enc_40, keyinput41)
REG4_REG_3__1enc_42 = XOR(REG4_REG_3__1enc_41, keyinput42)
REG4_REG_3__1enc_43 = XOR(REG4_REG_3__1enc_42, keyinput43)
REG4_REG_3__1enc_44 = XOR(REG4_REG_3__1enc_43, keyinput44)
REG4_REG_3__1enc_45 = XOR(REG4_REG_3__1enc_44, keyinput45)
REG4_REG_3__1enc_46 = XOR(REG4_REG_3__1enc_45, keyinput46)
REG4_REG_3__1enc_47 = XOR(REG4_REG_3__1enc_46, keyinput47)
REG4_REG_3__1enc_48 = XOR(REG4_REG_3__1enc_47, keyinput48)
REG4_REG_3__1enc_49 = XOR(REG4_REG_3__1enc_48, keyinput49)
REG4_REG_3__1enc_50 = XOR(REG4_REG_3__1enc_49, keyinput50)
REG4_REG_3__1enc_51 = XOR(REG4_REG_3__1enc_50, keyinput51)
REG4_REG_3__1enc = XOR(REG4_REG_3__1enc_51, keyinput52)

#Output encryption logic for U292
U292_20$enc_0 = XOR(U292_20, keyinput52)
U292_20$enc_1 = XOR(U292_20$enc_0, keyinput53)
U292_20$enc_2 = XOR(U292_20$enc_1, keyinput54)
U292_20$enc_3 = XOR(U292_20$enc_2, keyinput55)
U292_20$enc_4 = XOR(U292_20$enc_3, keyinput56)
U292_20$enc_5 = XOR(U292_20$enc_4, keyinput57)
U292_20$enc_6 = XOR(U292_20$enc_5, keyinput58)
U292_20$enc_7 = XOR(U292_20$enc_6, keyinput59)
U292_20$enc_8 = XOR(U292_20$enc_7, keyinput60)
U292_20$enc_9 = XOR(U292_20$enc_8, keyinput61)
U292_20$enc_10 = XOR(U292_20$enc_9, keyinput62)
U292_20$enc_11 = XOR(U292_20$enc_10, keyinput63)
U292_20$enc_12 = XOR(U292_20$enc_11, keyinput64)
U292_20$enc = XOR(U292_20$enc_12, keyinput65)


#Input encryption logic for REG4_REG_2_
REG4_REG_2__1enc_0 = XOR(REG4_REG_2__1, keyinput0)
REG4_REG_2__1enc_1 = XOR(REG4_REG_2__1enc_0, keyinput1)
REG4_REG_2__1enc_2 = XOR(REG4_REG_2__1enc_1, keyinput2)
REG4_REG_2__1enc_3 = XOR(REG4_REG_2__1enc_2, keyinput3)
REG4_REG_2__1enc_4 = XOR(REG4_REG_2__1enc_3, keyinput4)
REG4_REG_2__1enc_5 = XOR(REG4_REG_2__1enc_4, keyinput5)
REG4_REG_2__1enc_6 = XOR(REG4_REG_2__1enc_5, keyinput6)
REG4_REG_2__1enc_7 = XOR(REG4_REG_2__1enc_6, keyinput7)
REG4_REG_2__1enc_8 = XOR(REG4_REG_2__1enc_7, keyinput8)
REG4_REG_2__1enc_9 = XOR(REG4_REG_2__1enc_8, keyinput9)
REG4_REG_2__1enc_10 = XOR(REG4_REG_2__1enc_9, keyinput10)
REG4_REG_2__1enc_11 = XOR(REG4_REG_2__1enc_10, keyinput11)
REG4_REG_2__1enc_12 = XOR(REG4_REG_2__1enc_11, keyinput12)
REG4_REG_2__1enc_13 = XOR(REG4_REG_2__1enc_12, keyinput13)
REG4_REG_2__1enc_14 = XOR(REG4_REG_2__1enc_13, keyinput14)
REG4_REG_2__1enc_15 = XOR(REG4_REG_2__1enc_14, keyinput15)
REG4_REG_2__1enc_16 = XOR(REG4_REG_2__1enc_15, keyinput16)
REG4_REG_2__1enc_17 = XOR(REG4_REG_2__1enc_16, keyinput17)
REG4_REG_2__1enc_18 = XOR(REG4_REG_2__1enc_17, keyinput18)
REG4_REG_2__1enc_19 = XOR(REG4_REG_2__1enc_18, keyinput19)
REG4_REG_2__1enc_20 = XOR(REG4_REG_2__1enc_19, keyinput20)
REG4_REG_2__1enc_21 = XOR(REG4_REG_2__1enc_20, keyinput21)
REG4_REG_2__1enc_22 = XOR(REG4_REG_2__1enc_21, keyinput22)
REG4_REG_2__1enc_23 = XOR(REG4_REG_2__1enc_22, keyinput23)
REG4_REG_2__1enc_24 = XOR(REG4_REG_2__1enc_23, keyinput24)
REG4_REG_2__1enc_25 = XOR(REG4_REG_2__1enc_24, keyinput25)
REG4_REG_2__1enc_26 = XOR(REG4_REG_2__1enc_25, keyinput26)
REG4_REG_2__1enc_27 = XOR(REG4_REG_2__1enc_26, keyinput27)
REG4_REG_2__1enc_28 = XOR(REG4_REG_2__1enc_27, keyinput28)
REG4_REG_2__1enc_29 = XOR(REG4_REG_2__1enc_28, keyinput29)
REG4_REG_2__1enc_30 = XOR(REG4_REG_2__1enc_29, keyinput30)
REG4_REG_2__1enc_31 = XOR(REG4_REG_2__1enc_30, keyinput31)
REG4_REG_2__1enc_32 = XOR(REG4_REG_2__1enc_31, keyinput32)
REG4_REG_2__1enc_33 = XOR(REG4_REG_2__1enc_32, keyinput33)
REG4_REG_2__1enc_34 = XOR(REG4_REG_2__1enc_33, keyinput34)
REG4_REG_2__1enc_35 = XOR(REG4_REG_2__1enc_34, keyinput35)
REG4_REG_2__1enc_36 = XOR(REG4_REG_2__1enc_35, keyinput36)
REG4_REG_2__1enc_37 = XOR(REG4_REG_2__1enc_36, keyinput37)
REG4_REG_2__1enc_38 = XOR(REG4_REG_2__1enc_37, keyinput38)
REG4_REG_2__1enc_39 = XOR(REG4_REG_2__1enc_38, keyinput39)
REG4_REG_2__1enc_40 = XOR(REG4_REG_2__1enc_39, keyinput40)
REG4_REG_2__1enc_41 = XOR(REG4_REG_2__1enc_40, keyinput41)
REG4_REG_2__1enc_42 = XOR(REG4_REG_2__1enc_41, keyinput42)
REG4_REG_2__1enc_43 = XOR(REG4_REG_2__1enc_42, keyinput43)
REG4_REG_2__1enc_44 = XOR(REG4_REG_2__1enc_43, keyinput44)
REG4_REG_2__1enc_45 = XOR(REG4_REG_2__1enc_44, keyinput45)
REG4_REG_2__1enc_46 = XOR(REG4_REG_2__1enc_45, keyinput46)
REG4_REG_2__1enc_47 = XOR(REG4_REG_2__1enc_46, keyinput47)
REG4_REG_2__1enc_48 = XOR(REG4_REG_2__1enc_47, keyinput48)
REG4_REG_2__1enc_49 = XOR(REG4_REG_2__1enc_48, keyinput49)
REG4_REG_2__1enc_50 = XOR(REG4_REG_2__1enc_49, keyinput50)
REG4_REG_2__1enc_51 = XOR(REG4_REG_2__1enc_50, keyinput51)
REG4_REG_2__1enc_52 = XOR(REG4_REG_2__1enc_51, keyinput52)
REG4_REG_2__1enc = XOR(REG4_REG_2__1enc_52, keyinput53)

#Output encryption logic for U291
U291_20$enc_0 = XOR(U291_20, keyinput53)
U291_20$enc_1 = XOR(U291_20$enc_0, keyinput54)
U291_20$enc_2 = XOR(U291_20$enc_1, keyinput55)
U291_20$enc_3 = XOR(U291_20$enc_2, keyinput56)
U291_20$enc_4 = XOR(U291_20$enc_3, keyinput57)
U291_20$enc_5 = XOR(U291_20$enc_4, keyinput58)
U291_20$enc_6 = XOR(U291_20$enc_5, keyinput59)
U291_20$enc_7 = XOR(U291_20$enc_6, keyinput60)
U291_20$enc_8 = XOR(U291_20$enc_7, keyinput61)
U291_20$enc_9 = XOR(U291_20$enc_8, keyinput62)
U291_20$enc_10 = XOR(U291_20$enc_9, keyinput63)
U291_20$enc_11 = XOR(U291_20$enc_10, keyinput64)
U291_20$enc = XOR(U291_20$enc_11, keyinput65)


#Input encryption logic for REG4_REG_1_
REG4_REG_1__1enc_0 = XOR(REG4_REG_1__1, keyinput0)
REG4_REG_1__1enc_1 = XOR(REG4_REG_1__1enc_0, keyinput1)
REG4_REG_1__1enc_2 = XOR(REG4_REG_1__1enc_1, keyinput2)
REG4_REG_1__1enc_3 = XOR(REG4_REG_1__1enc_2, keyinput3)
REG4_REG_1__1enc_4 = XOR(REG4_REG_1__1enc_3, keyinput4)
REG4_REG_1__1enc_5 = XOR(REG4_REG_1__1enc_4, keyinput5)
REG4_REG_1__1enc_6 = XOR(REG4_REG_1__1enc_5, keyinput6)
REG4_REG_1__1enc_7 = XOR(REG4_REG_1__1enc_6, keyinput7)
REG4_REG_1__1enc_8 = XOR(REG4_REG_1__1enc_7, keyinput8)
REG4_REG_1__1enc_9 = XOR(REG4_REG_1__1enc_8, keyinput9)
REG4_REG_1__1enc_10 = XOR(REG4_REG_1__1enc_9, keyinput10)
REG4_REG_1__1enc_11 = XOR(REG4_REG_1__1enc_10, keyinput11)
REG4_REG_1__1enc_12 = XOR(REG4_REG_1__1enc_11, keyinput12)
REG4_REG_1__1enc_13 = XOR(REG4_REG_1__1enc_12, keyinput13)
REG4_REG_1__1enc_14 = XOR(REG4_REG_1__1enc_13, keyinput14)
REG4_REG_1__1enc_15 = XOR(REG4_REG_1__1enc_14, keyinput15)
REG4_REG_1__1enc_16 = XOR(REG4_REG_1__1enc_15, keyinput16)
REG4_REG_1__1enc_17 = XOR(REG4_REG_1__1enc_16, keyinput17)
REG4_REG_1__1enc_18 = XOR(REG4_REG_1__1enc_17, keyinput18)
REG4_REG_1__1enc_19 = XOR(REG4_REG_1__1enc_18, keyinput19)
REG4_REG_1__1enc_20 = XOR(REG4_REG_1__1enc_19, keyinput20)
REG4_REG_1__1enc_21 = XOR(REG4_REG_1__1enc_20, keyinput21)
REG4_REG_1__1enc_22 = XOR(REG4_REG_1__1enc_21, keyinput22)
REG4_REG_1__1enc_23 = XOR(REG4_REG_1__1enc_22, keyinput23)
REG4_REG_1__1enc_24 = XOR(REG4_REG_1__1enc_23, keyinput24)
REG4_REG_1__1enc_25 = XOR(REG4_REG_1__1enc_24, keyinput25)
REG4_REG_1__1enc_26 = XOR(REG4_REG_1__1enc_25, keyinput26)
REG4_REG_1__1enc_27 = XOR(REG4_REG_1__1enc_26, keyinput27)
REG4_REG_1__1enc_28 = XOR(REG4_REG_1__1enc_27, keyinput28)
REG4_REG_1__1enc_29 = XOR(REG4_REG_1__1enc_28, keyinput29)
REG4_REG_1__1enc_30 = XOR(REG4_REG_1__1enc_29, keyinput30)
REG4_REG_1__1enc_31 = XOR(REG4_REG_1__1enc_30, keyinput31)
REG4_REG_1__1enc_32 = XOR(REG4_REG_1__1enc_31, keyinput32)
REG4_REG_1__1enc_33 = XOR(REG4_REG_1__1enc_32, keyinput33)
REG4_REG_1__1enc_34 = XOR(REG4_REG_1__1enc_33, keyinput34)
REG4_REG_1__1enc_35 = XOR(REG4_REG_1__1enc_34, keyinput35)
REG4_REG_1__1enc_36 = XOR(REG4_REG_1__1enc_35, keyinput36)
REG4_REG_1__1enc_37 = XOR(REG4_REG_1__1enc_36, keyinput37)
REG4_REG_1__1enc_38 = XOR(REG4_REG_1__1enc_37, keyinput38)
REG4_REG_1__1enc_39 = XOR(REG4_REG_1__1enc_38, keyinput39)
REG4_REG_1__1enc_40 = XOR(REG4_REG_1__1enc_39, keyinput40)
REG4_REG_1__1enc_41 = XOR(REG4_REG_1__1enc_40, keyinput41)
REG4_REG_1__1enc_42 = XOR(REG4_REG_1__1enc_41, keyinput42)
REG4_REG_1__1enc_43 = XOR(REG4_REG_1__1enc_42, keyinput43)
REG4_REG_1__1enc_44 = XOR(REG4_REG_1__1enc_43, keyinput44)
REG4_REG_1__1enc_45 = XOR(REG4_REG_1__1enc_44, keyinput45)
REG4_REG_1__1enc_46 = XOR(REG4_REG_1__1enc_45, keyinput46)
REG4_REG_1__1enc_47 = XOR(REG4_REG_1__1enc_46, keyinput47)
REG4_REG_1__1enc_48 = XOR(REG4_REG_1__1enc_47, keyinput48)
REG4_REG_1__1enc_49 = XOR(REG4_REG_1__1enc_48, keyinput49)
REG4_REG_1__1enc_50 = XOR(REG4_REG_1__1enc_49, keyinput50)
REG4_REG_1__1enc_51 = XOR(REG4_REG_1__1enc_50, keyinput51)
REG4_REG_1__1enc_52 = XOR(REG4_REG_1__1enc_51, keyinput52)
REG4_REG_1__1enc_53 = XOR(REG4_REG_1__1enc_52, keyinput53)
REG4_REG_1__1enc = XOR(REG4_REG_1__1enc_53, keyinput54)

#Output encryption logic for U290
U290_20$enc_0 = XOR(U290_20, keyinput54)
U290_20$enc_1 = XOR(U290_20$enc_0, keyinput55)
U290_20$enc_2 = XOR(U290_20$enc_1, keyinput56)
U290_20$enc_3 = XOR(U290_20$enc_2, keyinput57)
U290_20$enc_4 = XOR(U290_20$enc_3, keyinput58)
U290_20$enc_5 = XOR(U290_20$enc_4, keyinput59)
U290_20$enc_6 = XOR(U290_20$enc_5, keyinput60)
U290_20$enc_7 = XOR(U290_20$enc_6, keyinput61)
U290_20$enc_8 = XOR(U290_20$enc_7, keyinput62)
U290_20$enc_9 = XOR(U290_20$enc_8, keyinput63)
U290_20$enc_10 = XOR(U290_20$enc_9, keyinput64)
U290_20$enc = XOR(U290_20$enc_10, keyinput65)


#Input encryption logic for REG4_REG_0_
REG4_REG_0__1enc_0 = XOR(REG4_REG_0__1, keyinput0)
REG4_REG_0__1enc_1 = XOR(REG4_REG_0__1enc_0, keyinput1)
REG4_REG_0__1enc_2 = XOR(REG4_REG_0__1enc_1, keyinput2)
REG4_REG_0__1enc_3 = XOR(REG4_REG_0__1enc_2, keyinput3)
REG4_REG_0__1enc_4 = XOR(REG4_REG_0__1enc_3, keyinput4)
REG4_REG_0__1enc_5 = XOR(REG4_REG_0__1enc_4, keyinput5)
REG4_REG_0__1enc_6 = XOR(REG4_REG_0__1enc_5, keyinput6)
REG4_REG_0__1enc_7 = XOR(REG4_REG_0__1enc_6, keyinput7)
REG4_REG_0__1enc_8 = XOR(REG4_REG_0__1enc_7, keyinput8)
REG4_REG_0__1enc_9 = XOR(REG4_REG_0__1enc_8, keyinput9)
REG4_REG_0__1enc_10 = XOR(REG4_REG_0__1enc_9, keyinput10)
REG4_REG_0__1enc_11 = XOR(REG4_REG_0__1enc_10, keyinput11)
REG4_REG_0__1enc_12 = XOR(REG4_REG_0__1enc_11, keyinput12)
REG4_REG_0__1enc_13 = XOR(REG4_REG_0__1enc_12, keyinput13)
REG4_REG_0__1enc_14 = XOR(REG4_REG_0__1enc_13, keyinput14)
REG4_REG_0__1enc_15 = XOR(REG4_REG_0__1enc_14, keyinput15)
REG4_REG_0__1enc_16 = XOR(REG4_REG_0__1enc_15, keyinput16)
REG4_REG_0__1enc_17 = XOR(REG4_REG_0__1enc_16, keyinput17)
REG4_REG_0__1enc_18 = XOR(REG4_REG_0__1enc_17, keyinput18)
REG4_REG_0__1enc_19 = XOR(REG4_REG_0__1enc_18, keyinput19)
REG4_REG_0__1enc_20 = XOR(REG4_REG_0__1enc_19, keyinput20)
REG4_REG_0__1enc_21 = XOR(REG4_REG_0__1enc_20, keyinput21)
REG4_REG_0__1enc_22 = XOR(REG4_REG_0__1enc_21, keyinput22)
REG4_REG_0__1enc_23 = XOR(REG4_REG_0__1enc_22, keyinput23)
REG4_REG_0__1enc_24 = XOR(REG4_REG_0__1enc_23, keyinput24)
REG4_REG_0__1enc_25 = XOR(REG4_REG_0__1enc_24, keyinput25)
REG4_REG_0__1enc_26 = XOR(REG4_REG_0__1enc_25, keyinput26)
REG4_REG_0__1enc_27 = XOR(REG4_REG_0__1enc_26, keyinput27)
REG4_REG_0__1enc_28 = XOR(REG4_REG_0__1enc_27, keyinput28)
REG4_REG_0__1enc_29 = XOR(REG4_REG_0__1enc_28, keyinput29)
REG4_REG_0__1enc_30 = XOR(REG4_REG_0__1enc_29, keyinput30)
REG4_REG_0__1enc_31 = XOR(REG4_REG_0__1enc_30, keyinput31)
REG4_REG_0__1enc_32 = XOR(REG4_REG_0__1enc_31, keyinput32)
REG4_REG_0__1enc_33 = XOR(REG4_REG_0__1enc_32, keyinput33)
REG4_REG_0__1enc_34 = XOR(REG4_REG_0__1enc_33, keyinput34)
REG4_REG_0__1enc_35 = XOR(REG4_REG_0__1enc_34, keyinput35)
REG4_REG_0__1enc_36 = XOR(REG4_REG_0__1enc_35, keyinput36)
REG4_REG_0__1enc_37 = XOR(REG4_REG_0__1enc_36, keyinput37)
REG4_REG_0__1enc_38 = XOR(REG4_REG_0__1enc_37, keyinput38)
REG4_REG_0__1enc_39 = XOR(REG4_REG_0__1enc_38, keyinput39)
REG4_REG_0__1enc_40 = XOR(REG4_REG_0__1enc_39, keyinput40)
REG4_REG_0__1enc_41 = XOR(REG4_REG_0__1enc_40, keyinput41)
REG4_REG_0__1enc_42 = XOR(REG4_REG_0__1enc_41, keyinput42)
REG4_REG_0__1enc_43 = XOR(REG4_REG_0__1enc_42, keyinput43)
REG4_REG_0__1enc_44 = XOR(REG4_REG_0__1enc_43, keyinput44)
REG4_REG_0__1enc_45 = XOR(REG4_REG_0__1enc_44, keyinput45)
REG4_REG_0__1enc_46 = XOR(REG4_REG_0__1enc_45, keyinput46)
REG4_REG_0__1enc_47 = XOR(REG4_REG_0__1enc_46, keyinput47)
REG4_REG_0__1enc_48 = XOR(REG4_REG_0__1enc_47, keyinput48)
REG4_REG_0__1enc_49 = XOR(REG4_REG_0__1enc_48, keyinput49)
REG4_REG_0__1enc_50 = XOR(REG4_REG_0__1enc_49, keyinput50)
REG4_REG_0__1enc_51 = XOR(REG4_REG_0__1enc_50, keyinput51)
REG4_REG_0__1enc_52 = XOR(REG4_REG_0__1enc_51, keyinput52)
REG4_REG_0__1enc_53 = XOR(REG4_REG_0__1enc_52, keyinput53)
REG4_REG_0__1enc_54 = XOR(REG4_REG_0__1enc_53, keyinput54)
REG4_REG_0__1enc = XOR(REG4_REG_0__1enc_54, keyinput55)

#Output encryption logic for U289
U289_20$enc_0 = XOR(U289_20, keyinput55)
U289_20$enc_1 = XOR(U289_20$enc_0, keyinput56)
U289_20$enc_2 = XOR(U289_20$enc_1, keyinput57)
U289_20$enc_3 = XOR(U289_20$enc_2, keyinput58)
U289_20$enc_4 = XOR(U289_20$enc_3, keyinput59)
U289_20$enc_5 = XOR(U289_20$enc_4, keyinput60)
U289_20$enc_6 = XOR(U289_20$enc_5, keyinput61)
U289_20$enc_7 = XOR(U289_20$enc_6, keyinput62)
U289_20$enc_8 = XOR(U289_20$enc_7, keyinput63)
U289_20$enc_9 = XOR(U289_20$enc_8, keyinput64)
U289_20$enc = XOR(U289_20$enc_9, keyinput65)


#Input encryption logic for DATA_OUT_REG_7_
DATA_OUT_REG_7__1enc_0 = XOR(DATA_OUT_REG_7__1, keyinput0)
DATA_OUT_REG_7__1enc_1 = XOR(DATA_OUT_REG_7__1enc_0, keyinput1)
DATA_OUT_REG_7__1enc_2 = XOR(DATA_OUT_REG_7__1enc_1, keyinput2)
DATA_OUT_REG_7__1enc_3 = XOR(DATA_OUT_REG_7__1enc_2, keyinput3)
DATA_OUT_REG_7__1enc_4 = XOR(DATA_OUT_REG_7__1enc_3, keyinput4)
DATA_OUT_REG_7__1enc_5 = XOR(DATA_OUT_REG_7__1enc_4, keyinput5)
DATA_OUT_REG_7__1enc_6 = XOR(DATA_OUT_REG_7__1enc_5, keyinput6)
DATA_OUT_REG_7__1enc_7 = XOR(DATA_OUT_REG_7__1enc_6, keyinput7)
DATA_OUT_REG_7__1enc_8 = XOR(DATA_OUT_REG_7__1enc_7, keyinput8)
DATA_OUT_REG_7__1enc_9 = XOR(DATA_OUT_REG_7__1enc_8, keyinput9)
DATA_OUT_REG_7__1enc_10 = XOR(DATA_OUT_REG_7__1enc_9, keyinput10)
DATA_OUT_REG_7__1enc_11 = XOR(DATA_OUT_REG_7__1enc_10, keyinput11)
DATA_OUT_REG_7__1enc_12 = XOR(DATA_OUT_REG_7__1enc_11, keyinput12)
DATA_OUT_REG_7__1enc_13 = XOR(DATA_OUT_REG_7__1enc_12, keyinput13)
DATA_OUT_REG_7__1enc_14 = XOR(DATA_OUT_REG_7__1enc_13, keyinput14)
DATA_OUT_REG_7__1enc_15 = XOR(DATA_OUT_REG_7__1enc_14, keyinput15)
DATA_OUT_REG_7__1enc_16 = XOR(DATA_OUT_REG_7__1enc_15, keyinput16)
DATA_OUT_REG_7__1enc_17 = XOR(DATA_OUT_REG_7__1enc_16, keyinput17)
DATA_OUT_REG_7__1enc_18 = XOR(DATA_OUT_REG_7__1enc_17, keyinput18)
DATA_OUT_REG_7__1enc_19 = XOR(DATA_OUT_REG_7__1enc_18, keyinput19)
DATA_OUT_REG_7__1enc_20 = XOR(DATA_OUT_REG_7__1enc_19, keyinput20)
DATA_OUT_REG_7__1enc_21 = XOR(DATA_OUT_REG_7__1enc_20, keyinput21)
DATA_OUT_REG_7__1enc_22 = XOR(DATA_OUT_REG_7__1enc_21, keyinput22)
DATA_OUT_REG_7__1enc_23 = XOR(DATA_OUT_REG_7__1enc_22, keyinput23)
DATA_OUT_REG_7__1enc_24 = XOR(DATA_OUT_REG_7__1enc_23, keyinput24)
DATA_OUT_REG_7__1enc_25 = XOR(DATA_OUT_REG_7__1enc_24, keyinput25)
DATA_OUT_REG_7__1enc_26 = XOR(DATA_OUT_REG_7__1enc_25, keyinput26)
DATA_OUT_REG_7__1enc_27 = XOR(DATA_OUT_REG_7__1enc_26, keyinput27)
DATA_OUT_REG_7__1enc_28 = XOR(DATA_OUT_REG_7__1enc_27, keyinput28)
DATA_OUT_REG_7__1enc_29 = XOR(DATA_OUT_REG_7__1enc_28, keyinput29)
DATA_OUT_REG_7__1enc_30 = XOR(DATA_OUT_REG_7__1enc_29, keyinput30)
DATA_OUT_REG_7__1enc_31 = XOR(DATA_OUT_REG_7__1enc_30, keyinput31)
DATA_OUT_REG_7__1enc_32 = XOR(DATA_OUT_REG_7__1enc_31, keyinput32)
DATA_OUT_REG_7__1enc_33 = XOR(DATA_OUT_REG_7__1enc_32, keyinput33)
DATA_OUT_REG_7__1enc_34 = XOR(DATA_OUT_REG_7__1enc_33, keyinput34)
DATA_OUT_REG_7__1enc_35 = XOR(DATA_OUT_REG_7__1enc_34, keyinput35)
DATA_OUT_REG_7__1enc_36 = XOR(DATA_OUT_REG_7__1enc_35, keyinput36)
DATA_OUT_REG_7__1enc_37 = XOR(DATA_OUT_REG_7__1enc_36, keyinput37)
DATA_OUT_REG_7__1enc_38 = XOR(DATA_OUT_REG_7__1enc_37, keyinput38)
DATA_OUT_REG_7__1enc_39 = XOR(DATA_OUT_REG_7__1enc_38, keyinput39)
DATA_OUT_REG_7__1enc_40 = XOR(DATA_OUT_REG_7__1enc_39, keyinput40)
DATA_OUT_REG_7__1enc_41 = XOR(DATA_OUT_REG_7__1enc_40, keyinput41)
DATA_OUT_REG_7__1enc_42 = XOR(DATA_OUT_REG_7__1enc_41, keyinput42)
DATA_OUT_REG_7__1enc_43 = XOR(DATA_OUT_REG_7__1enc_42, keyinput43)
DATA_OUT_REG_7__1enc_44 = XOR(DATA_OUT_REG_7__1enc_43, keyinput44)
DATA_OUT_REG_7__1enc_45 = XOR(DATA_OUT_REG_7__1enc_44, keyinput45)
DATA_OUT_REG_7__1enc_46 = XOR(DATA_OUT_REG_7__1enc_45, keyinput46)
DATA_OUT_REG_7__1enc_47 = XOR(DATA_OUT_REG_7__1enc_46, keyinput47)
DATA_OUT_REG_7__1enc_48 = XOR(DATA_OUT_REG_7__1enc_47, keyinput48)
DATA_OUT_REG_7__1enc_49 = XOR(DATA_OUT_REG_7__1enc_48, keyinput49)
DATA_OUT_REG_7__1enc_50 = XOR(DATA_OUT_REG_7__1enc_49, keyinput50)
DATA_OUT_REG_7__1enc_51 = XOR(DATA_OUT_REG_7__1enc_50, keyinput51)
DATA_OUT_REG_7__1enc_52 = XOR(DATA_OUT_REG_7__1enc_51, keyinput52)
DATA_OUT_REG_7__1enc_53 = XOR(DATA_OUT_REG_7__1enc_52, keyinput53)
DATA_OUT_REG_7__1enc_54 = XOR(DATA_OUT_REG_7__1enc_53, keyinput54)
DATA_OUT_REG_7__1enc_55 = XOR(DATA_OUT_REG_7__1enc_54, keyinput55)
DATA_OUT_REG_7__1enc = XOR(DATA_OUT_REG_7__1enc_55, keyinput56)

#Output encryption logic for U288
U288_20$enc_0 = XOR(U288_20, keyinput56)
U288_20$enc_1 = XOR(U288_20$enc_0, keyinput57)
U288_20$enc_2 = XOR(U288_20$enc_1, keyinput58)
U288_20$enc_3 = XOR(U288_20$enc_2, keyinput59)
U288_20$enc_4 = XOR(U288_20$enc_3, keyinput60)
U288_20$enc_5 = XOR(U288_20$enc_4, keyinput61)
U288_20$enc_6 = XOR(U288_20$enc_5, keyinput62)
U288_20$enc_7 = XOR(U288_20$enc_6, keyinput63)
U288_20$enc_8 = XOR(U288_20$enc_7, keyinput64)
U288_20$enc = XOR(U288_20$enc_8, keyinput65)


#Input encryption logic for DATA_OUT_REG_6_
DATA_OUT_REG_6__1enc_0 = XOR(DATA_OUT_REG_6__1, keyinput0)
DATA_OUT_REG_6__1enc_1 = XOR(DATA_OUT_REG_6__1enc_0, keyinput1)
DATA_OUT_REG_6__1enc_2 = XOR(DATA_OUT_REG_6__1enc_1, keyinput2)
DATA_OUT_REG_6__1enc_3 = XOR(DATA_OUT_REG_6__1enc_2, keyinput3)
DATA_OUT_REG_6__1enc_4 = XOR(DATA_OUT_REG_6__1enc_3, keyinput4)
DATA_OUT_REG_6__1enc_5 = XOR(DATA_OUT_REG_6__1enc_4, keyinput5)
DATA_OUT_REG_6__1enc_6 = XOR(DATA_OUT_REG_6__1enc_5, keyinput6)
DATA_OUT_REG_6__1enc_7 = XOR(DATA_OUT_REG_6__1enc_6, keyinput7)
DATA_OUT_REG_6__1enc_8 = XOR(DATA_OUT_REG_6__1enc_7, keyinput8)
DATA_OUT_REG_6__1enc_9 = XOR(DATA_OUT_REG_6__1enc_8, keyinput9)
DATA_OUT_REG_6__1enc_10 = XOR(DATA_OUT_REG_6__1enc_9, keyinput10)
DATA_OUT_REG_6__1enc_11 = XOR(DATA_OUT_REG_6__1enc_10, keyinput11)
DATA_OUT_REG_6__1enc_12 = XOR(DATA_OUT_REG_6__1enc_11, keyinput12)
DATA_OUT_REG_6__1enc_13 = XOR(DATA_OUT_REG_6__1enc_12, keyinput13)
DATA_OUT_REG_6__1enc_14 = XOR(DATA_OUT_REG_6__1enc_13, keyinput14)
DATA_OUT_REG_6__1enc_15 = XOR(DATA_OUT_REG_6__1enc_14, keyinput15)
DATA_OUT_REG_6__1enc_16 = XOR(DATA_OUT_REG_6__1enc_15, keyinput16)
DATA_OUT_REG_6__1enc_17 = XOR(DATA_OUT_REG_6__1enc_16, keyinput17)
DATA_OUT_REG_6__1enc_18 = XOR(DATA_OUT_REG_6__1enc_17, keyinput18)
DATA_OUT_REG_6__1enc_19 = XOR(DATA_OUT_REG_6__1enc_18, keyinput19)
DATA_OUT_REG_6__1enc_20 = XOR(DATA_OUT_REG_6__1enc_19, keyinput20)
DATA_OUT_REG_6__1enc_21 = XOR(DATA_OUT_REG_6__1enc_20, keyinput21)
DATA_OUT_REG_6__1enc_22 = XOR(DATA_OUT_REG_6__1enc_21, keyinput22)
DATA_OUT_REG_6__1enc_23 = XOR(DATA_OUT_REG_6__1enc_22, keyinput23)
DATA_OUT_REG_6__1enc_24 = XOR(DATA_OUT_REG_6__1enc_23, keyinput24)
DATA_OUT_REG_6__1enc_25 = XOR(DATA_OUT_REG_6__1enc_24, keyinput25)
DATA_OUT_REG_6__1enc_26 = XOR(DATA_OUT_REG_6__1enc_25, keyinput26)
DATA_OUT_REG_6__1enc_27 = XOR(DATA_OUT_REG_6__1enc_26, keyinput27)
DATA_OUT_REG_6__1enc_28 = XOR(DATA_OUT_REG_6__1enc_27, keyinput28)
DATA_OUT_REG_6__1enc_29 = XOR(DATA_OUT_REG_6__1enc_28, keyinput29)
DATA_OUT_REG_6__1enc_30 = XOR(DATA_OUT_REG_6__1enc_29, keyinput30)
DATA_OUT_REG_6__1enc_31 = XOR(DATA_OUT_REG_6__1enc_30, keyinput31)
DATA_OUT_REG_6__1enc_32 = XOR(DATA_OUT_REG_6__1enc_31, keyinput32)
DATA_OUT_REG_6__1enc_33 = XOR(DATA_OUT_REG_6__1enc_32, keyinput33)
DATA_OUT_REG_6__1enc_34 = XOR(DATA_OUT_REG_6__1enc_33, keyinput34)
DATA_OUT_REG_6__1enc_35 = XOR(DATA_OUT_REG_6__1enc_34, keyinput35)
DATA_OUT_REG_6__1enc_36 = XOR(DATA_OUT_REG_6__1enc_35, keyinput36)
DATA_OUT_REG_6__1enc_37 = XOR(DATA_OUT_REG_6__1enc_36, keyinput37)
DATA_OUT_REG_6__1enc_38 = XOR(DATA_OUT_REG_6__1enc_37, keyinput38)
DATA_OUT_REG_6__1enc_39 = XOR(DATA_OUT_REG_6__1enc_38, keyinput39)
DATA_OUT_REG_6__1enc_40 = XOR(DATA_OUT_REG_6__1enc_39, keyinput40)
DATA_OUT_REG_6__1enc_41 = XOR(DATA_OUT_REG_6__1enc_40, keyinput41)
DATA_OUT_REG_6__1enc_42 = XOR(DATA_OUT_REG_6__1enc_41, keyinput42)
DATA_OUT_REG_6__1enc_43 = XOR(DATA_OUT_REG_6__1enc_42, keyinput43)
DATA_OUT_REG_6__1enc_44 = XOR(DATA_OUT_REG_6__1enc_43, keyinput44)
DATA_OUT_REG_6__1enc_45 = XOR(DATA_OUT_REG_6__1enc_44, keyinput45)
DATA_OUT_REG_6__1enc_46 = XOR(DATA_OUT_REG_6__1enc_45, keyinput46)
DATA_OUT_REG_6__1enc_47 = XOR(DATA_OUT_REG_6__1enc_46, keyinput47)
DATA_OUT_REG_6__1enc_48 = XOR(DATA_OUT_REG_6__1enc_47, keyinput48)
DATA_OUT_REG_6__1enc_49 = XOR(DATA_OUT_REG_6__1enc_48, keyinput49)
DATA_OUT_REG_6__1enc_50 = XOR(DATA_OUT_REG_6__1enc_49, keyinput50)
DATA_OUT_REG_6__1enc_51 = XOR(DATA_OUT_REG_6__1enc_50, keyinput51)
DATA_OUT_REG_6__1enc_52 = XOR(DATA_OUT_REG_6__1enc_51, keyinput52)
DATA_OUT_REG_6__1enc_53 = XOR(DATA_OUT_REG_6__1enc_52, keyinput53)
DATA_OUT_REG_6__1enc_54 = XOR(DATA_OUT_REG_6__1enc_53, keyinput54)
DATA_OUT_REG_6__1enc_55 = XOR(DATA_OUT_REG_6__1enc_54, keyinput55)
DATA_OUT_REG_6__1enc_56 = XOR(DATA_OUT_REG_6__1enc_55, keyinput56)
DATA_OUT_REG_6__1enc = XOR(DATA_OUT_REG_6__1enc_56, keyinput57)

#Output encryption logic for U287
U287_20$enc_0 = XOR(U287_20, keyinput57)
U287_20$enc_1 = XOR(U287_20$enc_0, keyinput58)
U287_20$enc_2 = XOR(U287_20$enc_1, keyinput59)
U287_20$enc_3 = XOR(U287_20$enc_2, keyinput60)
U287_20$enc_4 = XOR(U287_20$enc_3, keyinput61)
U287_20$enc_5 = XOR(U287_20$enc_4, keyinput62)
U287_20$enc_6 = XOR(U287_20$enc_5, keyinput63)
U287_20$enc_7 = XOR(U287_20$enc_6, keyinput64)
U287_20$enc = XOR(U287_20$enc_7, keyinput65)


#Input encryption logic for DATA_OUT_REG_5_
DATA_OUT_REG_5__1enc_0 = XOR(DATA_OUT_REG_5__1, keyinput0)
DATA_OUT_REG_5__1enc_1 = XOR(DATA_OUT_REG_5__1enc_0, keyinput1)
DATA_OUT_REG_5__1enc_2 = XOR(DATA_OUT_REG_5__1enc_1, keyinput2)
DATA_OUT_REG_5__1enc_3 = XOR(DATA_OUT_REG_5__1enc_2, keyinput3)
DATA_OUT_REG_5__1enc_4 = XOR(DATA_OUT_REG_5__1enc_3, keyinput4)
DATA_OUT_REG_5__1enc_5 = XOR(DATA_OUT_REG_5__1enc_4, keyinput5)
DATA_OUT_REG_5__1enc_6 = XOR(DATA_OUT_REG_5__1enc_5, keyinput6)
DATA_OUT_REG_5__1enc_7 = XOR(DATA_OUT_REG_5__1enc_6, keyinput7)
DATA_OUT_REG_5__1enc_8 = XOR(DATA_OUT_REG_5__1enc_7, keyinput8)
DATA_OUT_REG_5__1enc_9 = XOR(DATA_OUT_REG_5__1enc_8, keyinput9)
DATA_OUT_REG_5__1enc_10 = XOR(DATA_OUT_REG_5__1enc_9, keyinput10)
DATA_OUT_REG_5__1enc_11 = XOR(DATA_OUT_REG_5__1enc_10, keyinput11)
DATA_OUT_REG_5__1enc_12 = XOR(DATA_OUT_REG_5__1enc_11, keyinput12)
DATA_OUT_REG_5__1enc_13 = XOR(DATA_OUT_REG_5__1enc_12, keyinput13)
DATA_OUT_REG_5__1enc_14 = XOR(DATA_OUT_REG_5__1enc_13, keyinput14)
DATA_OUT_REG_5__1enc_15 = XOR(DATA_OUT_REG_5__1enc_14, keyinput15)
DATA_OUT_REG_5__1enc_16 = XOR(DATA_OUT_REG_5__1enc_15, keyinput16)
DATA_OUT_REG_5__1enc_17 = XOR(DATA_OUT_REG_5__1enc_16, keyinput17)
DATA_OUT_REG_5__1enc_18 = XOR(DATA_OUT_REG_5__1enc_17, keyinput18)
DATA_OUT_REG_5__1enc_19 = XOR(DATA_OUT_REG_5__1enc_18, keyinput19)
DATA_OUT_REG_5__1enc_20 = XOR(DATA_OUT_REG_5__1enc_19, keyinput20)
DATA_OUT_REG_5__1enc_21 = XOR(DATA_OUT_REG_5__1enc_20, keyinput21)
DATA_OUT_REG_5__1enc_22 = XOR(DATA_OUT_REG_5__1enc_21, keyinput22)
DATA_OUT_REG_5__1enc_23 = XOR(DATA_OUT_REG_5__1enc_22, keyinput23)
DATA_OUT_REG_5__1enc_24 = XOR(DATA_OUT_REG_5__1enc_23, keyinput24)
DATA_OUT_REG_5__1enc_25 = XOR(DATA_OUT_REG_5__1enc_24, keyinput25)
DATA_OUT_REG_5__1enc_26 = XOR(DATA_OUT_REG_5__1enc_25, keyinput26)
DATA_OUT_REG_5__1enc_27 = XOR(DATA_OUT_REG_5__1enc_26, keyinput27)
DATA_OUT_REG_5__1enc_28 = XOR(DATA_OUT_REG_5__1enc_27, keyinput28)
DATA_OUT_REG_5__1enc_29 = XOR(DATA_OUT_REG_5__1enc_28, keyinput29)
DATA_OUT_REG_5__1enc_30 = XOR(DATA_OUT_REG_5__1enc_29, keyinput30)
DATA_OUT_REG_5__1enc_31 = XOR(DATA_OUT_REG_5__1enc_30, keyinput31)
DATA_OUT_REG_5__1enc_32 = XOR(DATA_OUT_REG_5__1enc_31, keyinput32)
DATA_OUT_REG_5__1enc_33 = XOR(DATA_OUT_REG_5__1enc_32, keyinput33)
DATA_OUT_REG_5__1enc_34 = XOR(DATA_OUT_REG_5__1enc_33, keyinput34)
DATA_OUT_REG_5__1enc_35 = XOR(DATA_OUT_REG_5__1enc_34, keyinput35)
DATA_OUT_REG_5__1enc_36 = XOR(DATA_OUT_REG_5__1enc_35, keyinput36)
DATA_OUT_REG_5__1enc_37 = XOR(DATA_OUT_REG_5__1enc_36, keyinput37)
DATA_OUT_REG_5__1enc_38 = XOR(DATA_OUT_REG_5__1enc_37, keyinput38)
DATA_OUT_REG_5__1enc_39 = XOR(DATA_OUT_REG_5__1enc_38, keyinput39)
DATA_OUT_REG_5__1enc_40 = XOR(DATA_OUT_REG_5__1enc_39, keyinput40)
DATA_OUT_REG_5__1enc_41 = XOR(DATA_OUT_REG_5__1enc_40, keyinput41)
DATA_OUT_REG_5__1enc_42 = XOR(DATA_OUT_REG_5__1enc_41, keyinput42)
DATA_OUT_REG_5__1enc_43 = XOR(DATA_OUT_REG_5__1enc_42, keyinput43)
DATA_OUT_REG_5__1enc_44 = XOR(DATA_OUT_REG_5__1enc_43, keyinput44)
DATA_OUT_REG_5__1enc_45 = XOR(DATA_OUT_REG_5__1enc_44, keyinput45)
DATA_OUT_REG_5__1enc_46 = XOR(DATA_OUT_REG_5__1enc_45, keyinput46)
DATA_OUT_REG_5__1enc_47 = XOR(DATA_OUT_REG_5__1enc_46, keyinput47)
DATA_OUT_REG_5__1enc_48 = XOR(DATA_OUT_REG_5__1enc_47, keyinput48)
DATA_OUT_REG_5__1enc_49 = XOR(DATA_OUT_REG_5__1enc_48, keyinput49)
DATA_OUT_REG_5__1enc_50 = XOR(DATA_OUT_REG_5__1enc_49, keyinput50)
DATA_OUT_REG_5__1enc_51 = XOR(DATA_OUT_REG_5__1enc_50, keyinput51)
DATA_OUT_REG_5__1enc_52 = XOR(DATA_OUT_REG_5__1enc_51, keyinput52)
DATA_OUT_REG_5__1enc_53 = XOR(DATA_OUT_REG_5__1enc_52, keyinput53)
DATA_OUT_REG_5__1enc_54 = XOR(DATA_OUT_REG_5__1enc_53, keyinput54)
DATA_OUT_REG_5__1enc_55 = XOR(DATA_OUT_REG_5__1enc_54, keyinput55)
DATA_OUT_REG_5__1enc_56 = XOR(DATA_OUT_REG_5__1enc_55, keyinput56)
DATA_OUT_REG_5__1enc_57 = XOR(DATA_OUT_REG_5__1enc_56, keyinput57)
DATA_OUT_REG_5__1enc = XOR(DATA_OUT_REG_5__1enc_57, keyinput58)

#Output encryption logic for U286
U286_20$enc_0 = XOR(U286_20, keyinput58)
U286_20$enc_1 = XOR(U286_20$enc_0, keyinput59)
U286_20$enc_2 = XOR(U286_20$enc_1, keyinput60)
U286_20$enc_3 = XOR(U286_20$enc_2, keyinput61)
U286_20$enc_4 = XOR(U286_20$enc_3, keyinput62)
U286_20$enc_5 = XOR(U286_20$enc_4, keyinput63)
U286_20$enc_6 = XOR(U286_20$enc_5, keyinput64)
U286_20$enc = XOR(U286_20$enc_6, keyinput65)


#Input encryption logic for DATA_OUT_REG_4_
DATA_OUT_REG_4__1enc_0 = XOR(DATA_OUT_REG_4__1, keyinput0)
DATA_OUT_REG_4__1enc_1 = XOR(DATA_OUT_REG_4__1enc_0, keyinput1)
DATA_OUT_REG_4__1enc_2 = XOR(DATA_OUT_REG_4__1enc_1, keyinput2)
DATA_OUT_REG_4__1enc_3 = XOR(DATA_OUT_REG_4__1enc_2, keyinput3)
DATA_OUT_REG_4__1enc_4 = XOR(DATA_OUT_REG_4__1enc_3, keyinput4)
DATA_OUT_REG_4__1enc_5 = XOR(DATA_OUT_REG_4__1enc_4, keyinput5)
DATA_OUT_REG_4__1enc_6 = XOR(DATA_OUT_REG_4__1enc_5, keyinput6)
DATA_OUT_REG_4__1enc_7 = XOR(DATA_OUT_REG_4__1enc_6, keyinput7)
DATA_OUT_REG_4__1enc_8 = XOR(DATA_OUT_REG_4__1enc_7, keyinput8)
DATA_OUT_REG_4__1enc_9 = XOR(DATA_OUT_REG_4__1enc_8, keyinput9)
DATA_OUT_REG_4__1enc_10 = XOR(DATA_OUT_REG_4__1enc_9, keyinput10)
DATA_OUT_REG_4__1enc_11 = XOR(DATA_OUT_REG_4__1enc_10, keyinput11)
DATA_OUT_REG_4__1enc_12 = XOR(DATA_OUT_REG_4__1enc_11, keyinput12)
DATA_OUT_REG_4__1enc_13 = XOR(DATA_OUT_REG_4__1enc_12, keyinput13)
DATA_OUT_REG_4__1enc_14 = XOR(DATA_OUT_REG_4__1enc_13, keyinput14)
DATA_OUT_REG_4__1enc_15 = XOR(DATA_OUT_REG_4__1enc_14, keyinput15)
DATA_OUT_REG_4__1enc_16 = XOR(DATA_OUT_REG_4__1enc_15, keyinput16)
DATA_OUT_REG_4__1enc_17 = XOR(DATA_OUT_REG_4__1enc_16, keyinput17)
DATA_OUT_REG_4__1enc_18 = XOR(DATA_OUT_REG_4__1enc_17, keyinput18)
DATA_OUT_REG_4__1enc_19 = XOR(DATA_OUT_REG_4__1enc_18, keyinput19)
DATA_OUT_REG_4__1enc_20 = XOR(DATA_OUT_REG_4__1enc_19, keyinput20)
DATA_OUT_REG_4__1enc_21 = XOR(DATA_OUT_REG_4__1enc_20, keyinput21)
DATA_OUT_REG_4__1enc_22 = XOR(DATA_OUT_REG_4__1enc_21, keyinput22)
DATA_OUT_REG_4__1enc_23 = XOR(DATA_OUT_REG_4__1enc_22, keyinput23)
DATA_OUT_REG_4__1enc_24 = XOR(DATA_OUT_REG_4__1enc_23, keyinput24)
DATA_OUT_REG_4__1enc_25 = XOR(DATA_OUT_REG_4__1enc_24, keyinput25)
DATA_OUT_REG_4__1enc_26 = XOR(DATA_OUT_REG_4__1enc_25, keyinput26)
DATA_OUT_REG_4__1enc_27 = XOR(DATA_OUT_REG_4__1enc_26, keyinput27)
DATA_OUT_REG_4__1enc_28 = XOR(DATA_OUT_REG_4__1enc_27, keyinput28)
DATA_OUT_REG_4__1enc_29 = XOR(DATA_OUT_REG_4__1enc_28, keyinput29)
DATA_OUT_REG_4__1enc_30 = XOR(DATA_OUT_REG_4__1enc_29, keyinput30)
DATA_OUT_REG_4__1enc_31 = XOR(DATA_OUT_REG_4__1enc_30, keyinput31)
DATA_OUT_REG_4__1enc_32 = XOR(DATA_OUT_REG_4__1enc_31, keyinput32)
DATA_OUT_REG_4__1enc_33 = XOR(DATA_OUT_REG_4__1enc_32, keyinput33)
DATA_OUT_REG_4__1enc_34 = XOR(DATA_OUT_REG_4__1enc_33, keyinput34)
DATA_OUT_REG_4__1enc_35 = XOR(DATA_OUT_REG_4__1enc_34, keyinput35)
DATA_OUT_REG_4__1enc_36 = XOR(DATA_OUT_REG_4__1enc_35, keyinput36)
DATA_OUT_REG_4__1enc_37 = XOR(DATA_OUT_REG_4__1enc_36, keyinput37)
DATA_OUT_REG_4__1enc_38 = XOR(DATA_OUT_REG_4__1enc_37, keyinput38)
DATA_OUT_REG_4__1enc_39 = XOR(DATA_OUT_REG_4__1enc_38, keyinput39)
DATA_OUT_REG_4__1enc_40 = XOR(DATA_OUT_REG_4__1enc_39, keyinput40)
DATA_OUT_REG_4__1enc_41 = XOR(DATA_OUT_REG_4__1enc_40, keyinput41)
DATA_OUT_REG_4__1enc_42 = XOR(DATA_OUT_REG_4__1enc_41, keyinput42)
DATA_OUT_REG_4__1enc_43 = XOR(DATA_OUT_REG_4__1enc_42, keyinput43)
DATA_OUT_REG_4__1enc_44 = XOR(DATA_OUT_REG_4__1enc_43, keyinput44)
DATA_OUT_REG_4__1enc_45 = XOR(DATA_OUT_REG_4__1enc_44, keyinput45)
DATA_OUT_REG_4__1enc_46 = XOR(DATA_OUT_REG_4__1enc_45, keyinput46)
DATA_OUT_REG_4__1enc_47 = XOR(DATA_OUT_REG_4__1enc_46, keyinput47)
DATA_OUT_REG_4__1enc_48 = XOR(DATA_OUT_REG_4__1enc_47, keyinput48)
DATA_OUT_REG_4__1enc_49 = XOR(DATA_OUT_REG_4__1enc_48, keyinput49)
DATA_OUT_REG_4__1enc_50 = XOR(DATA_OUT_REG_4__1enc_49, keyinput50)
DATA_OUT_REG_4__1enc_51 = XOR(DATA_OUT_REG_4__1enc_50, keyinput51)
DATA_OUT_REG_4__1enc_52 = XOR(DATA_OUT_REG_4__1enc_51, keyinput52)
DATA_OUT_REG_4__1enc_53 = XOR(DATA_OUT_REG_4__1enc_52, keyinput53)
DATA_OUT_REG_4__1enc_54 = XOR(DATA_OUT_REG_4__1enc_53, keyinput54)
DATA_OUT_REG_4__1enc_55 = XOR(DATA_OUT_REG_4__1enc_54, keyinput55)
DATA_OUT_REG_4__1enc_56 = XOR(DATA_OUT_REG_4__1enc_55, keyinput56)
DATA_OUT_REG_4__1enc_57 = XOR(DATA_OUT_REG_4__1enc_56, keyinput57)
DATA_OUT_REG_4__1enc_58 = XOR(DATA_OUT_REG_4__1enc_57, keyinput58)
DATA_OUT_REG_4__1enc = XOR(DATA_OUT_REG_4__1enc_58, keyinput59)

#Output encryption logic for U285
U285_20$enc_0 = XOR(U285_20, keyinput59)
U285_20$enc_1 = XOR(U285_20$enc_0, keyinput60)
U285_20$enc_2 = XOR(U285_20$enc_1, keyinput61)
U285_20$enc_3 = XOR(U285_20$enc_2, keyinput62)
U285_20$enc_4 = XOR(U285_20$enc_3, keyinput63)
U285_20$enc_5 = XOR(U285_20$enc_4, keyinput64)
U285_20$enc = XOR(U285_20$enc_5, keyinput65)


#Input encryption logic for DATA_OUT_REG_3_
DATA_OUT_REG_3__1enc_0 = XOR(DATA_OUT_REG_3__1, keyinput0)
DATA_OUT_REG_3__1enc_1 = XOR(DATA_OUT_REG_3__1enc_0, keyinput1)
DATA_OUT_REG_3__1enc_2 = XOR(DATA_OUT_REG_3__1enc_1, keyinput2)
DATA_OUT_REG_3__1enc_3 = XOR(DATA_OUT_REG_3__1enc_2, keyinput3)
DATA_OUT_REG_3__1enc_4 = XOR(DATA_OUT_REG_3__1enc_3, keyinput4)
DATA_OUT_REG_3__1enc_5 = XOR(DATA_OUT_REG_3__1enc_4, keyinput5)
DATA_OUT_REG_3__1enc_6 = XOR(DATA_OUT_REG_3__1enc_5, keyinput6)
DATA_OUT_REG_3__1enc_7 = XOR(DATA_OUT_REG_3__1enc_6, keyinput7)
DATA_OUT_REG_3__1enc_8 = XOR(DATA_OUT_REG_3__1enc_7, keyinput8)
DATA_OUT_REG_3__1enc_9 = XOR(DATA_OUT_REG_3__1enc_8, keyinput9)
DATA_OUT_REG_3__1enc_10 = XOR(DATA_OUT_REG_3__1enc_9, keyinput10)
DATA_OUT_REG_3__1enc_11 = XOR(DATA_OUT_REG_3__1enc_10, keyinput11)
DATA_OUT_REG_3__1enc_12 = XOR(DATA_OUT_REG_3__1enc_11, keyinput12)
DATA_OUT_REG_3__1enc_13 = XOR(DATA_OUT_REG_3__1enc_12, keyinput13)
DATA_OUT_REG_3__1enc_14 = XOR(DATA_OUT_REG_3__1enc_13, keyinput14)
DATA_OUT_REG_3__1enc_15 = XOR(DATA_OUT_REG_3__1enc_14, keyinput15)
DATA_OUT_REG_3__1enc_16 = XOR(DATA_OUT_REG_3__1enc_15, keyinput16)
DATA_OUT_REG_3__1enc_17 = XOR(DATA_OUT_REG_3__1enc_16, keyinput17)
DATA_OUT_REG_3__1enc_18 = XOR(DATA_OUT_REG_3__1enc_17, keyinput18)
DATA_OUT_REG_3__1enc_19 = XOR(DATA_OUT_REG_3__1enc_18, keyinput19)
DATA_OUT_REG_3__1enc_20 = XOR(DATA_OUT_REG_3__1enc_19, keyinput20)
DATA_OUT_REG_3__1enc_21 = XOR(DATA_OUT_REG_3__1enc_20, keyinput21)
DATA_OUT_REG_3__1enc_22 = XOR(DATA_OUT_REG_3__1enc_21, keyinput22)
DATA_OUT_REG_3__1enc_23 = XOR(DATA_OUT_REG_3__1enc_22, keyinput23)
DATA_OUT_REG_3__1enc_24 = XOR(DATA_OUT_REG_3__1enc_23, keyinput24)
DATA_OUT_REG_3__1enc_25 = XOR(DATA_OUT_REG_3__1enc_24, keyinput25)
DATA_OUT_REG_3__1enc_26 = XOR(DATA_OUT_REG_3__1enc_25, keyinput26)
DATA_OUT_REG_3__1enc_27 = XOR(DATA_OUT_REG_3__1enc_26, keyinput27)
DATA_OUT_REG_3__1enc_28 = XOR(DATA_OUT_REG_3__1enc_27, keyinput28)
DATA_OUT_REG_3__1enc_29 = XOR(DATA_OUT_REG_3__1enc_28, keyinput29)
DATA_OUT_REG_3__1enc_30 = XOR(DATA_OUT_REG_3__1enc_29, keyinput30)
DATA_OUT_REG_3__1enc_31 = XOR(DATA_OUT_REG_3__1enc_30, keyinput31)
DATA_OUT_REG_3__1enc_32 = XOR(DATA_OUT_REG_3__1enc_31, keyinput32)
DATA_OUT_REG_3__1enc_33 = XOR(DATA_OUT_REG_3__1enc_32, keyinput33)
DATA_OUT_REG_3__1enc_34 = XOR(DATA_OUT_REG_3__1enc_33, keyinput34)
DATA_OUT_REG_3__1enc_35 = XOR(DATA_OUT_REG_3__1enc_34, keyinput35)
DATA_OUT_REG_3__1enc_36 = XOR(DATA_OUT_REG_3__1enc_35, keyinput36)
DATA_OUT_REG_3__1enc_37 = XOR(DATA_OUT_REG_3__1enc_36, keyinput37)
DATA_OUT_REG_3__1enc_38 = XOR(DATA_OUT_REG_3__1enc_37, keyinput38)
DATA_OUT_REG_3__1enc_39 = XOR(DATA_OUT_REG_3__1enc_38, keyinput39)
DATA_OUT_REG_3__1enc_40 = XOR(DATA_OUT_REG_3__1enc_39, keyinput40)
DATA_OUT_REG_3__1enc_41 = XOR(DATA_OUT_REG_3__1enc_40, keyinput41)
DATA_OUT_REG_3__1enc_42 = XOR(DATA_OUT_REG_3__1enc_41, keyinput42)
DATA_OUT_REG_3__1enc_43 = XOR(DATA_OUT_REG_3__1enc_42, keyinput43)
DATA_OUT_REG_3__1enc_44 = XOR(DATA_OUT_REG_3__1enc_43, keyinput44)
DATA_OUT_REG_3__1enc_45 = XOR(DATA_OUT_REG_3__1enc_44, keyinput45)
DATA_OUT_REG_3__1enc_46 = XOR(DATA_OUT_REG_3__1enc_45, keyinput46)
DATA_OUT_REG_3__1enc_47 = XOR(DATA_OUT_REG_3__1enc_46, keyinput47)
DATA_OUT_REG_3__1enc_48 = XOR(DATA_OUT_REG_3__1enc_47, keyinput48)
DATA_OUT_REG_3__1enc_49 = XOR(DATA_OUT_REG_3__1enc_48, keyinput49)
DATA_OUT_REG_3__1enc_50 = XOR(DATA_OUT_REG_3__1enc_49, keyinput50)
DATA_OUT_REG_3__1enc_51 = XOR(DATA_OUT_REG_3__1enc_50, keyinput51)
DATA_OUT_REG_3__1enc_52 = XOR(DATA_OUT_REG_3__1enc_51, keyinput52)
DATA_OUT_REG_3__1enc_53 = XOR(DATA_OUT_REG_3__1enc_52, keyinput53)
DATA_OUT_REG_3__1enc_54 = XOR(DATA_OUT_REG_3__1enc_53, keyinput54)
DATA_OUT_REG_3__1enc_55 = XOR(DATA_OUT_REG_3__1enc_54, keyinput55)
DATA_OUT_REG_3__1enc_56 = XOR(DATA_OUT_REG_3__1enc_55, keyinput56)
DATA_OUT_REG_3__1enc_57 = XOR(DATA_OUT_REG_3__1enc_56, keyinput57)
DATA_OUT_REG_3__1enc_58 = XOR(DATA_OUT_REG_3__1enc_57, keyinput58)
DATA_OUT_REG_3__1enc_59 = XOR(DATA_OUT_REG_3__1enc_58, keyinput59)
DATA_OUT_REG_3__1enc = XOR(DATA_OUT_REG_3__1enc_59, keyinput60)

#Output encryption logic for U284
U284_20$enc_0 = XOR(U284_20, keyinput60)
U284_20$enc_1 = XOR(U284_20$enc_0, keyinput61)
U284_20$enc_2 = XOR(U284_20$enc_1, keyinput62)
U284_20$enc_3 = XOR(U284_20$enc_2, keyinput63)
U284_20$enc_4 = XOR(U284_20$enc_3, keyinput64)
U284_20$enc = XOR(U284_20$enc_4, keyinput65)


#Input encryption logic for DATA_OUT_REG_2_
DATA_OUT_REG_2__1enc_0 = XOR(DATA_OUT_REG_2__1, keyinput0)
DATA_OUT_REG_2__1enc_1 = XOR(DATA_OUT_REG_2__1enc_0, keyinput1)
DATA_OUT_REG_2__1enc_2 = XOR(DATA_OUT_REG_2__1enc_1, keyinput2)
DATA_OUT_REG_2__1enc_3 = XOR(DATA_OUT_REG_2__1enc_2, keyinput3)
DATA_OUT_REG_2__1enc_4 = XOR(DATA_OUT_REG_2__1enc_3, keyinput4)
DATA_OUT_REG_2__1enc_5 = XOR(DATA_OUT_REG_2__1enc_4, keyinput5)
DATA_OUT_REG_2__1enc_6 = XOR(DATA_OUT_REG_2__1enc_5, keyinput6)
DATA_OUT_REG_2__1enc_7 = XOR(DATA_OUT_REG_2__1enc_6, keyinput7)
DATA_OUT_REG_2__1enc_8 = XOR(DATA_OUT_REG_2__1enc_7, keyinput8)
DATA_OUT_REG_2__1enc_9 = XOR(DATA_OUT_REG_2__1enc_8, keyinput9)
DATA_OUT_REG_2__1enc_10 = XOR(DATA_OUT_REG_2__1enc_9, keyinput10)
DATA_OUT_REG_2__1enc_11 = XOR(DATA_OUT_REG_2__1enc_10, keyinput11)
DATA_OUT_REG_2__1enc_12 = XOR(DATA_OUT_REG_2__1enc_11, keyinput12)
DATA_OUT_REG_2__1enc_13 = XOR(DATA_OUT_REG_2__1enc_12, keyinput13)
DATA_OUT_REG_2__1enc_14 = XOR(DATA_OUT_REG_2__1enc_13, keyinput14)
DATA_OUT_REG_2__1enc_15 = XOR(DATA_OUT_REG_2__1enc_14, keyinput15)
DATA_OUT_REG_2__1enc_16 = XOR(DATA_OUT_REG_2__1enc_15, keyinput16)
DATA_OUT_REG_2__1enc_17 = XOR(DATA_OUT_REG_2__1enc_16, keyinput17)
DATA_OUT_REG_2__1enc_18 = XOR(DATA_OUT_REG_2__1enc_17, keyinput18)
DATA_OUT_REG_2__1enc_19 = XOR(DATA_OUT_REG_2__1enc_18, keyinput19)
DATA_OUT_REG_2__1enc_20 = XOR(DATA_OUT_REG_2__1enc_19, keyinput20)
DATA_OUT_REG_2__1enc_21 = XOR(DATA_OUT_REG_2__1enc_20, keyinput21)
DATA_OUT_REG_2__1enc_22 = XOR(DATA_OUT_REG_2__1enc_21, keyinput22)
DATA_OUT_REG_2__1enc_23 = XOR(DATA_OUT_REG_2__1enc_22, keyinput23)
DATA_OUT_REG_2__1enc_24 = XOR(DATA_OUT_REG_2__1enc_23, keyinput24)
DATA_OUT_REG_2__1enc_25 = XOR(DATA_OUT_REG_2__1enc_24, keyinput25)
DATA_OUT_REG_2__1enc_26 = XOR(DATA_OUT_REG_2__1enc_25, keyinput26)
DATA_OUT_REG_2__1enc_27 = XOR(DATA_OUT_REG_2__1enc_26, keyinput27)
DATA_OUT_REG_2__1enc_28 = XOR(DATA_OUT_REG_2__1enc_27, keyinput28)
DATA_OUT_REG_2__1enc_29 = XOR(DATA_OUT_REG_2__1enc_28, keyinput29)
DATA_OUT_REG_2__1enc_30 = XOR(DATA_OUT_REG_2__1enc_29, keyinput30)
DATA_OUT_REG_2__1enc_31 = XOR(DATA_OUT_REG_2__1enc_30, keyinput31)
DATA_OUT_REG_2__1enc_32 = XOR(DATA_OUT_REG_2__1enc_31, keyinput32)
DATA_OUT_REG_2__1enc_33 = XOR(DATA_OUT_REG_2__1enc_32, keyinput33)
DATA_OUT_REG_2__1enc_34 = XOR(DATA_OUT_REG_2__1enc_33, keyinput34)
DATA_OUT_REG_2__1enc_35 = XOR(DATA_OUT_REG_2__1enc_34, keyinput35)
DATA_OUT_REG_2__1enc_36 = XOR(DATA_OUT_REG_2__1enc_35, keyinput36)
DATA_OUT_REG_2__1enc_37 = XOR(DATA_OUT_REG_2__1enc_36, keyinput37)
DATA_OUT_REG_2__1enc_38 = XOR(DATA_OUT_REG_2__1enc_37, keyinput38)
DATA_OUT_REG_2__1enc_39 = XOR(DATA_OUT_REG_2__1enc_38, keyinput39)
DATA_OUT_REG_2__1enc_40 = XOR(DATA_OUT_REG_2__1enc_39, keyinput40)
DATA_OUT_REG_2__1enc_41 = XOR(DATA_OUT_REG_2__1enc_40, keyinput41)
DATA_OUT_REG_2__1enc_42 = XOR(DATA_OUT_REG_2__1enc_41, keyinput42)
DATA_OUT_REG_2__1enc_43 = XOR(DATA_OUT_REG_2__1enc_42, keyinput43)
DATA_OUT_REG_2__1enc_44 = XOR(DATA_OUT_REG_2__1enc_43, keyinput44)
DATA_OUT_REG_2__1enc_45 = XOR(DATA_OUT_REG_2__1enc_44, keyinput45)
DATA_OUT_REG_2__1enc_46 = XOR(DATA_OUT_REG_2__1enc_45, keyinput46)
DATA_OUT_REG_2__1enc_47 = XOR(DATA_OUT_REG_2__1enc_46, keyinput47)
DATA_OUT_REG_2__1enc_48 = XOR(DATA_OUT_REG_2__1enc_47, keyinput48)
DATA_OUT_REG_2__1enc_49 = XOR(DATA_OUT_REG_2__1enc_48, keyinput49)
DATA_OUT_REG_2__1enc_50 = XOR(DATA_OUT_REG_2__1enc_49, keyinput50)
DATA_OUT_REG_2__1enc_51 = XOR(DATA_OUT_REG_2__1enc_50, keyinput51)
DATA_OUT_REG_2__1enc_52 = XOR(DATA_OUT_REG_2__1enc_51, keyinput52)
DATA_OUT_REG_2__1enc_53 = XOR(DATA_OUT_REG_2__1enc_52, keyinput53)
DATA_OUT_REG_2__1enc_54 = XOR(DATA_OUT_REG_2__1enc_53, keyinput54)
DATA_OUT_REG_2__1enc_55 = XOR(DATA_OUT_REG_2__1enc_54, keyinput55)
DATA_OUT_REG_2__1enc_56 = XOR(DATA_OUT_REG_2__1enc_55, keyinput56)
DATA_OUT_REG_2__1enc_57 = XOR(DATA_OUT_REG_2__1enc_56, keyinput57)
DATA_OUT_REG_2__1enc_58 = XOR(DATA_OUT_REG_2__1enc_57, keyinput58)
DATA_OUT_REG_2__1enc_59 = XOR(DATA_OUT_REG_2__1enc_58, keyinput59)
DATA_OUT_REG_2__1enc_60 = XOR(DATA_OUT_REG_2__1enc_59, keyinput60)
DATA_OUT_REG_2__1enc = XOR(DATA_OUT_REG_2__1enc_60, keyinput61)

#Output encryption logic for U283
U283_20$enc_0 = XOR(U283_20, keyinput61)
U283_20$enc_1 = XOR(U283_20$enc_0, keyinput62)
U283_20$enc_2 = XOR(U283_20$enc_1, keyinput63)
U283_20$enc_3 = XOR(U283_20$enc_2, keyinput64)
U283_20$enc = XOR(U283_20$enc_3, keyinput65)


#Input encryption logic for DATA_OUT_REG_1_
DATA_OUT_REG_1__1enc_0 = XOR(DATA_OUT_REG_1__1, keyinput0)
DATA_OUT_REG_1__1enc_1 = XOR(DATA_OUT_REG_1__1enc_0, keyinput1)
DATA_OUT_REG_1__1enc_2 = XOR(DATA_OUT_REG_1__1enc_1, keyinput2)
DATA_OUT_REG_1__1enc_3 = XOR(DATA_OUT_REG_1__1enc_2, keyinput3)
DATA_OUT_REG_1__1enc_4 = XOR(DATA_OUT_REG_1__1enc_3, keyinput4)
DATA_OUT_REG_1__1enc_5 = XOR(DATA_OUT_REG_1__1enc_4, keyinput5)
DATA_OUT_REG_1__1enc_6 = XOR(DATA_OUT_REG_1__1enc_5, keyinput6)
DATA_OUT_REG_1__1enc_7 = XOR(DATA_OUT_REG_1__1enc_6, keyinput7)
DATA_OUT_REG_1__1enc_8 = XOR(DATA_OUT_REG_1__1enc_7, keyinput8)
DATA_OUT_REG_1__1enc_9 = XOR(DATA_OUT_REG_1__1enc_8, keyinput9)
DATA_OUT_REG_1__1enc_10 = XOR(DATA_OUT_REG_1__1enc_9, keyinput10)
DATA_OUT_REG_1__1enc_11 = XOR(DATA_OUT_REG_1__1enc_10, keyinput11)
DATA_OUT_REG_1__1enc_12 = XOR(DATA_OUT_REG_1__1enc_11, keyinput12)
DATA_OUT_REG_1__1enc_13 = XOR(DATA_OUT_REG_1__1enc_12, keyinput13)
DATA_OUT_REG_1__1enc_14 = XOR(DATA_OUT_REG_1__1enc_13, keyinput14)
DATA_OUT_REG_1__1enc_15 = XOR(DATA_OUT_REG_1__1enc_14, keyinput15)
DATA_OUT_REG_1__1enc_16 = XOR(DATA_OUT_REG_1__1enc_15, keyinput16)
DATA_OUT_REG_1__1enc_17 = XOR(DATA_OUT_REG_1__1enc_16, keyinput17)
DATA_OUT_REG_1__1enc_18 = XOR(DATA_OUT_REG_1__1enc_17, keyinput18)
DATA_OUT_REG_1__1enc_19 = XOR(DATA_OUT_REG_1__1enc_18, keyinput19)
DATA_OUT_REG_1__1enc_20 = XOR(DATA_OUT_REG_1__1enc_19, keyinput20)
DATA_OUT_REG_1__1enc_21 = XOR(DATA_OUT_REG_1__1enc_20, keyinput21)
DATA_OUT_REG_1__1enc_22 = XOR(DATA_OUT_REG_1__1enc_21, keyinput22)
DATA_OUT_REG_1__1enc_23 = XOR(DATA_OUT_REG_1__1enc_22, keyinput23)
DATA_OUT_REG_1__1enc_24 = XOR(DATA_OUT_REG_1__1enc_23, keyinput24)
DATA_OUT_REG_1__1enc_25 = XOR(DATA_OUT_REG_1__1enc_24, keyinput25)
DATA_OUT_REG_1__1enc_26 = XOR(DATA_OUT_REG_1__1enc_25, keyinput26)
DATA_OUT_REG_1__1enc_27 = XOR(DATA_OUT_REG_1__1enc_26, keyinput27)
DATA_OUT_REG_1__1enc_28 = XOR(DATA_OUT_REG_1__1enc_27, keyinput28)
DATA_OUT_REG_1__1enc_29 = XOR(DATA_OUT_REG_1__1enc_28, keyinput29)
DATA_OUT_REG_1__1enc_30 = XOR(DATA_OUT_REG_1__1enc_29, keyinput30)
DATA_OUT_REG_1__1enc_31 = XOR(DATA_OUT_REG_1__1enc_30, keyinput31)
DATA_OUT_REG_1__1enc_32 = XOR(DATA_OUT_REG_1__1enc_31, keyinput32)
DATA_OUT_REG_1__1enc_33 = XOR(DATA_OUT_REG_1__1enc_32, keyinput33)
DATA_OUT_REG_1__1enc_34 = XOR(DATA_OUT_REG_1__1enc_33, keyinput34)
DATA_OUT_REG_1__1enc_35 = XOR(DATA_OUT_REG_1__1enc_34, keyinput35)
DATA_OUT_REG_1__1enc_36 = XOR(DATA_OUT_REG_1__1enc_35, keyinput36)
DATA_OUT_REG_1__1enc_37 = XOR(DATA_OUT_REG_1__1enc_36, keyinput37)
DATA_OUT_REG_1__1enc_38 = XOR(DATA_OUT_REG_1__1enc_37, keyinput38)
DATA_OUT_REG_1__1enc_39 = XOR(DATA_OUT_REG_1__1enc_38, keyinput39)
DATA_OUT_REG_1__1enc_40 = XOR(DATA_OUT_REG_1__1enc_39, keyinput40)
DATA_OUT_REG_1__1enc_41 = XOR(DATA_OUT_REG_1__1enc_40, keyinput41)
DATA_OUT_REG_1__1enc_42 = XOR(DATA_OUT_REG_1__1enc_41, keyinput42)
DATA_OUT_REG_1__1enc_43 = XOR(DATA_OUT_REG_1__1enc_42, keyinput43)
DATA_OUT_REG_1__1enc_44 = XOR(DATA_OUT_REG_1__1enc_43, keyinput44)
DATA_OUT_REG_1__1enc_45 = XOR(DATA_OUT_REG_1__1enc_44, keyinput45)
DATA_OUT_REG_1__1enc_46 = XOR(DATA_OUT_REG_1__1enc_45, keyinput46)
DATA_OUT_REG_1__1enc_47 = XOR(DATA_OUT_REG_1__1enc_46, keyinput47)
DATA_OUT_REG_1__1enc_48 = XOR(DATA_OUT_REG_1__1enc_47, keyinput48)
DATA_OUT_REG_1__1enc_49 = XOR(DATA_OUT_REG_1__1enc_48, keyinput49)
DATA_OUT_REG_1__1enc_50 = XOR(DATA_OUT_REG_1__1enc_49, keyinput50)
DATA_OUT_REG_1__1enc_51 = XOR(DATA_OUT_REG_1__1enc_50, keyinput51)
DATA_OUT_REG_1__1enc_52 = XOR(DATA_OUT_REG_1__1enc_51, keyinput52)
DATA_OUT_REG_1__1enc_53 = XOR(DATA_OUT_REG_1__1enc_52, keyinput53)
DATA_OUT_REG_1__1enc_54 = XOR(DATA_OUT_REG_1__1enc_53, keyinput54)
DATA_OUT_REG_1__1enc_55 = XOR(DATA_OUT_REG_1__1enc_54, keyinput55)
DATA_OUT_REG_1__1enc_56 = XOR(DATA_OUT_REG_1__1enc_55, keyinput56)
DATA_OUT_REG_1__1enc_57 = XOR(DATA_OUT_REG_1__1enc_56, keyinput57)
DATA_OUT_REG_1__1enc_58 = XOR(DATA_OUT_REG_1__1enc_57, keyinput58)
DATA_OUT_REG_1__1enc_59 = XOR(DATA_OUT_REG_1__1enc_58, keyinput59)
DATA_OUT_REG_1__1enc_60 = XOR(DATA_OUT_REG_1__1enc_59, keyinput60)
DATA_OUT_REG_1__1enc_61 = XOR(DATA_OUT_REG_1__1enc_60, keyinput61)
DATA_OUT_REG_1__1enc = XOR(DATA_OUT_REG_1__1enc_61, keyinput62)

#Output encryption logic for U282
U282_20$enc_0 = XOR(U282_20, keyinput62)
U282_20$enc_1 = XOR(U282_20$enc_0, keyinput63)
U282_20$enc_2 = XOR(U282_20$enc_1, keyinput64)
U282_20$enc = XOR(U282_20$enc_2, keyinput65)


#Input encryption logic for DATA_OUT_REG_0_
DATA_OUT_REG_0__1enc_0 = XOR(DATA_OUT_REG_0__1, keyinput0)
DATA_OUT_REG_0__1enc_1 = XOR(DATA_OUT_REG_0__1enc_0, keyinput1)
DATA_OUT_REG_0__1enc_2 = XOR(DATA_OUT_REG_0__1enc_1, keyinput2)
DATA_OUT_REG_0__1enc_3 = XOR(DATA_OUT_REG_0__1enc_2, keyinput3)
DATA_OUT_REG_0__1enc_4 = XOR(DATA_OUT_REG_0__1enc_3, keyinput4)
DATA_OUT_REG_0__1enc_5 = XOR(DATA_OUT_REG_0__1enc_4, keyinput5)
DATA_OUT_REG_0__1enc_6 = XOR(DATA_OUT_REG_0__1enc_5, keyinput6)
DATA_OUT_REG_0__1enc_7 = XOR(DATA_OUT_REG_0__1enc_6, keyinput7)
DATA_OUT_REG_0__1enc_8 = XOR(DATA_OUT_REG_0__1enc_7, keyinput8)
DATA_OUT_REG_0__1enc_9 = XOR(DATA_OUT_REG_0__1enc_8, keyinput9)
DATA_OUT_REG_0__1enc_10 = XOR(DATA_OUT_REG_0__1enc_9, keyinput10)
DATA_OUT_REG_0__1enc_11 = XOR(DATA_OUT_REG_0__1enc_10, keyinput11)
DATA_OUT_REG_0__1enc_12 = XOR(DATA_OUT_REG_0__1enc_11, keyinput12)
DATA_OUT_REG_0__1enc_13 = XOR(DATA_OUT_REG_0__1enc_12, keyinput13)
DATA_OUT_REG_0__1enc_14 = XOR(DATA_OUT_REG_0__1enc_13, keyinput14)
DATA_OUT_REG_0__1enc_15 = XOR(DATA_OUT_REG_0__1enc_14, keyinput15)
DATA_OUT_REG_0__1enc_16 = XOR(DATA_OUT_REG_0__1enc_15, keyinput16)
DATA_OUT_REG_0__1enc_17 = XOR(DATA_OUT_REG_0__1enc_16, keyinput17)
DATA_OUT_REG_0__1enc_18 = XOR(DATA_OUT_REG_0__1enc_17, keyinput18)
DATA_OUT_REG_0__1enc_19 = XOR(DATA_OUT_REG_0__1enc_18, keyinput19)
DATA_OUT_REG_0__1enc_20 = XOR(DATA_OUT_REG_0__1enc_19, keyinput20)
DATA_OUT_REG_0__1enc_21 = XOR(DATA_OUT_REG_0__1enc_20, keyinput21)
DATA_OUT_REG_0__1enc_22 = XOR(DATA_OUT_REG_0__1enc_21, keyinput22)
DATA_OUT_REG_0__1enc_23 = XOR(DATA_OUT_REG_0__1enc_22, keyinput23)
DATA_OUT_REG_0__1enc_24 = XOR(DATA_OUT_REG_0__1enc_23, keyinput24)
DATA_OUT_REG_0__1enc_25 = XOR(DATA_OUT_REG_0__1enc_24, keyinput25)
DATA_OUT_REG_0__1enc_26 = XOR(DATA_OUT_REG_0__1enc_25, keyinput26)
DATA_OUT_REG_0__1enc_27 = XOR(DATA_OUT_REG_0__1enc_26, keyinput27)
DATA_OUT_REG_0__1enc_28 = XOR(DATA_OUT_REG_0__1enc_27, keyinput28)
DATA_OUT_REG_0__1enc_29 = XOR(DATA_OUT_REG_0__1enc_28, keyinput29)
DATA_OUT_REG_0__1enc_30 = XOR(DATA_OUT_REG_0__1enc_29, keyinput30)
DATA_OUT_REG_0__1enc_31 = XOR(DATA_OUT_REG_0__1enc_30, keyinput31)
DATA_OUT_REG_0__1enc_32 = XOR(DATA_OUT_REG_0__1enc_31, keyinput32)
DATA_OUT_REG_0__1enc_33 = XOR(DATA_OUT_REG_0__1enc_32, keyinput33)
DATA_OUT_REG_0__1enc_34 = XOR(DATA_OUT_REG_0__1enc_33, keyinput34)
DATA_OUT_REG_0__1enc_35 = XOR(DATA_OUT_REG_0__1enc_34, keyinput35)
DATA_OUT_REG_0__1enc_36 = XOR(DATA_OUT_REG_0__1enc_35, keyinput36)
DATA_OUT_REG_0__1enc_37 = XOR(DATA_OUT_REG_0__1enc_36, keyinput37)
DATA_OUT_REG_0__1enc_38 = XOR(DATA_OUT_REG_0__1enc_37, keyinput38)
DATA_OUT_REG_0__1enc_39 = XOR(DATA_OUT_REG_0__1enc_38, keyinput39)
DATA_OUT_REG_0__1enc_40 = XOR(DATA_OUT_REG_0__1enc_39, keyinput40)
DATA_OUT_REG_0__1enc_41 = XOR(DATA_OUT_REG_0__1enc_40, keyinput41)
DATA_OUT_REG_0__1enc_42 = XOR(DATA_OUT_REG_0__1enc_41, keyinput42)
DATA_OUT_REG_0__1enc_43 = XOR(DATA_OUT_REG_0__1enc_42, keyinput43)
DATA_OUT_REG_0__1enc_44 = XOR(DATA_OUT_REG_0__1enc_43, keyinput44)
DATA_OUT_REG_0__1enc_45 = XOR(DATA_OUT_REG_0__1enc_44, keyinput45)
DATA_OUT_REG_0__1enc_46 = XOR(DATA_OUT_REG_0__1enc_45, keyinput46)
DATA_OUT_REG_0__1enc_47 = XOR(DATA_OUT_REG_0__1enc_46, keyinput47)
DATA_OUT_REG_0__1enc_48 = XOR(DATA_OUT_REG_0__1enc_47, keyinput48)
DATA_OUT_REG_0__1enc_49 = XOR(DATA_OUT_REG_0__1enc_48, keyinput49)
DATA_OUT_REG_0__1enc_50 = XOR(DATA_OUT_REG_0__1enc_49, keyinput50)
DATA_OUT_REG_0__1enc_51 = XOR(DATA_OUT_REG_0__1enc_50, keyinput51)
DATA_OUT_REG_0__1enc_52 = XOR(DATA_OUT_REG_0__1enc_51, keyinput52)
DATA_OUT_REG_0__1enc_53 = XOR(DATA_OUT_REG_0__1enc_52, keyinput53)
DATA_OUT_REG_0__1enc_54 = XOR(DATA_OUT_REG_0__1enc_53, keyinput54)
DATA_OUT_REG_0__1enc_55 = XOR(DATA_OUT_REG_0__1enc_54, keyinput55)
DATA_OUT_REG_0__1enc_56 = XOR(DATA_OUT_REG_0__1enc_55, keyinput56)
DATA_OUT_REG_0__1enc_57 = XOR(DATA_OUT_REG_0__1enc_56, keyinput57)
DATA_OUT_REG_0__1enc_58 = XOR(DATA_OUT_REG_0__1enc_57, keyinput58)
DATA_OUT_REG_0__1enc_59 = XOR(DATA_OUT_REG_0__1enc_58, keyinput59)
DATA_OUT_REG_0__1enc_60 = XOR(DATA_OUT_REG_0__1enc_59, keyinput60)
DATA_OUT_REG_0__1enc_61 = XOR(DATA_OUT_REG_0__1enc_60, keyinput61)
DATA_OUT_REG_0__1enc_62 = XOR(DATA_OUT_REG_0__1enc_61, keyinput62)
DATA_OUT_REG_0__1enc = XOR(DATA_OUT_REG_0__1enc_62, keyinput63)

#Output encryption logic for U281
U281_20$enc_0 = XOR(U281_20, keyinput63)
U281_20$enc_1 = XOR(U281_20$enc_0, keyinput64)
U281_20$enc = XOR(U281_20$enc_1, keyinput65)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc_2 = XOR(STATO_REG_1__1enc_1, keyinput2)
STATO_REG_1__1enc_3 = XOR(STATO_REG_1__1enc_2, keyinput3)
STATO_REG_1__1enc_4 = XOR(STATO_REG_1__1enc_3, keyinput4)
STATO_REG_1__1enc_5 = XOR(STATO_REG_1__1enc_4, keyinput5)
STATO_REG_1__1enc_6 = XOR(STATO_REG_1__1enc_5, keyinput6)
STATO_REG_1__1enc_7 = XOR(STATO_REG_1__1enc_6, keyinput7)
STATO_REG_1__1enc_8 = XOR(STATO_REG_1__1enc_7, keyinput8)
STATO_REG_1__1enc_9 = XOR(STATO_REG_1__1enc_8, keyinput9)
STATO_REG_1__1enc_10 = XOR(STATO_REG_1__1enc_9, keyinput10)
STATO_REG_1__1enc_11 = XOR(STATO_REG_1__1enc_10, keyinput11)
STATO_REG_1__1enc_12 = XOR(STATO_REG_1__1enc_11, keyinput12)
STATO_REG_1__1enc_13 = XOR(STATO_REG_1__1enc_12, keyinput13)
STATO_REG_1__1enc_14 = XOR(STATO_REG_1__1enc_13, keyinput14)
STATO_REG_1__1enc_15 = XOR(STATO_REG_1__1enc_14, keyinput15)
STATO_REG_1__1enc_16 = XOR(STATO_REG_1__1enc_15, keyinput16)
STATO_REG_1__1enc_17 = XOR(STATO_REG_1__1enc_16, keyinput17)
STATO_REG_1__1enc_18 = XOR(STATO_REG_1__1enc_17, keyinput18)
STATO_REG_1__1enc_19 = XOR(STATO_REG_1__1enc_18, keyinput19)
STATO_REG_1__1enc_20 = XOR(STATO_REG_1__1enc_19, keyinput20)
STATO_REG_1__1enc_21 = XOR(STATO_REG_1__1enc_20, keyinput21)
STATO_REG_1__1enc_22 = XOR(STATO_REG_1__1enc_21, keyinput22)
STATO_REG_1__1enc_23 = XOR(STATO_REG_1__1enc_22, keyinput23)
STATO_REG_1__1enc_24 = XOR(STATO_REG_1__1enc_23, keyinput24)
STATO_REG_1__1enc_25 = XOR(STATO_REG_1__1enc_24, keyinput25)
STATO_REG_1__1enc_26 = XOR(STATO_REG_1__1enc_25, keyinput26)
STATO_REG_1__1enc_27 = XOR(STATO_REG_1__1enc_26, keyinput27)
STATO_REG_1__1enc_28 = XOR(STATO_REG_1__1enc_27, keyinput28)
STATO_REG_1__1enc_29 = XOR(STATO_REG_1__1enc_28, keyinput29)
STATO_REG_1__1enc_30 = XOR(STATO_REG_1__1enc_29, keyinput30)
STATO_REG_1__1enc_31 = XOR(STATO_REG_1__1enc_30, keyinput31)
STATO_REG_1__1enc_32 = XOR(STATO_REG_1__1enc_31, keyinput32)
STATO_REG_1__1enc_33 = XOR(STATO_REG_1__1enc_32, keyinput33)
STATO_REG_1__1enc_34 = XOR(STATO_REG_1__1enc_33, keyinput34)
STATO_REG_1__1enc_35 = XOR(STATO_REG_1__1enc_34, keyinput35)
STATO_REG_1__1enc_36 = XOR(STATO_REG_1__1enc_35, keyinput36)
STATO_REG_1__1enc_37 = XOR(STATO_REG_1__1enc_36, keyinput37)
STATO_REG_1__1enc_38 = XOR(STATO_REG_1__1enc_37, keyinput38)
STATO_REG_1__1enc_39 = XOR(STATO_REG_1__1enc_38, keyinput39)
STATO_REG_1__1enc_40 = XOR(STATO_REG_1__1enc_39, keyinput40)
STATO_REG_1__1enc_41 = XOR(STATO_REG_1__1enc_40, keyinput41)
STATO_REG_1__1enc_42 = XOR(STATO_REG_1__1enc_41, keyinput42)
STATO_REG_1__1enc_43 = XOR(STATO_REG_1__1enc_42, keyinput43)
STATO_REG_1__1enc_44 = XOR(STATO_REG_1__1enc_43, keyinput44)
STATO_REG_1__1enc_45 = XOR(STATO_REG_1__1enc_44, keyinput45)
STATO_REG_1__1enc_46 = XOR(STATO_REG_1__1enc_45, keyinput46)
STATO_REG_1__1enc_47 = XOR(STATO_REG_1__1enc_46, keyinput47)
STATO_REG_1__1enc_48 = XOR(STATO_REG_1__1enc_47, keyinput48)
STATO_REG_1__1enc_49 = XOR(STATO_REG_1__1enc_48, keyinput49)
STATO_REG_1__1enc_50 = XOR(STATO_REG_1__1enc_49, keyinput50)
STATO_REG_1__1enc_51 = XOR(STATO_REG_1__1enc_50, keyinput51)
STATO_REG_1__1enc_52 = XOR(STATO_REG_1__1enc_51, keyinput52)
STATO_REG_1__1enc_53 = XOR(STATO_REG_1__1enc_52, keyinput53)
STATO_REG_1__1enc_54 = XOR(STATO_REG_1__1enc_53, keyinput54)
STATO_REG_1__1enc_55 = XOR(STATO_REG_1__1enc_54, keyinput55)
STATO_REG_1__1enc_56 = XOR(STATO_REG_1__1enc_55, keyinput56)
STATO_REG_1__1enc_57 = XOR(STATO_REG_1__1enc_56, keyinput57)
STATO_REG_1__1enc_58 = XOR(STATO_REG_1__1enc_57, keyinput58)
STATO_REG_1__1enc_59 = XOR(STATO_REG_1__1enc_58, keyinput59)
STATO_REG_1__1enc_60 = XOR(STATO_REG_1__1enc_59, keyinput60)
STATO_REG_1__1enc_61 = XOR(STATO_REG_1__1enc_60, keyinput61)
STATO_REG_1__1enc_62 = XOR(STATO_REG_1__1enc_61, keyinput62)
STATO_REG_1__1enc_63 = XOR(STATO_REG_1__1enc_62, keyinput63)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_63, keyinput64)

#Output encryption logic for U280
U280_20$enc_0 = XOR(U280_20, keyinput64)
U280_20$enc = XOR(U280_20$enc_0, keyinput65)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc_3 = XOR(STATO_REG_0__1enc_2, keyinput3)
STATO_REG_0__1enc_4 = XOR(STATO_REG_0__1enc_3, keyinput4)
STATO_REG_0__1enc_5 = XOR(STATO_REG_0__1enc_4, keyinput5)
STATO_REG_0__1enc_6 = XOR(STATO_REG_0__1enc_5, keyinput6)
STATO_REG_0__1enc_7 = XOR(STATO_REG_0__1enc_6, keyinput7)
STATO_REG_0__1enc_8 = XOR(STATO_REG_0__1enc_7, keyinput8)
STATO_REG_0__1enc_9 = XOR(STATO_REG_0__1enc_8, keyinput9)
STATO_REG_0__1enc_10 = XOR(STATO_REG_0__1enc_9, keyinput10)
STATO_REG_0__1enc_11 = XOR(STATO_REG_0__1enc_10, keyinput11)
STATO_REG_0__1enc_12 = XOR(STATO_REG_0__1enc_11, keyinput12)
STATO_REG_0__1enc_13 = XOR(STATO_REG_0__1enc_12, keyinput13)
STATO_REG_0__1enc_14 = XOR(STATO_REG_0__1enc_13, keyinput14)
STATO_REG_0__1enc_15 = XOR(STATO_REG_0__1enc_14, keyinput15)
STATO_REG_0__1enc_16 = XOR(STATO_REG_0__1enc_15, keyinput16)
STATO_REG_0__1enc_17 = XOR(STATO_REG_0__1enc_16, keyinput17)
STATO_REG_0__1enc_18 = XOR(STATO_REG_0__1enc_17, keyinput18)
STATO_REG_0__1enc_19 = XOR(STATO_REG_0__1enc_18, keyinput19)
STATO_REG_0__1enc_20 = XOR(STATO_REG_0__1enc_19, keyinput20)
STATO_REG_0__1enc_21 = XOR(STATO_REG_0__1enc_20, keyinput21)
STATO_REG_0__1enc_22 = XOR(STATO_REG_0__1enc_21, keyinput22)
STATO_REG_0__1enc_23 = XOR(STATO_REG_0__1enc_22, keyinput23)
STATO_REG_0__1enc_24 = XOR(STATO_REG_0__1enc_23, keyinput24)
STATO_REG_0__1enc_25 = XOR(STATO_REG_0__1enc_24, keyinput25)
STATO_REG_0__1enc_26 = XOR(STATO_REG_0__1enc_25, keyinput26)
STATO_REG_0__1enc_27 = XOR(STATO_REG_0__1enc_26, keyinput27)
STATO_REG_0__1enc_28 = XOR(STATO_REG_0__1enc_27, keyinput28)
STATO_REG_0__1enc_29 = XOR(STATO_REG_0__1enc_28, keyinput29)
STATO_REG_0__1enc_30 = XOR(STATO_REG_0__1enc_29, keyinput30)
STATO_REG_0__1enc_31 = XOR(STATO_REG_0__1enc_30, keyinput31)
STATO_REG_0__1enc_32 = XOR(STATO_REG_0__1enc_31, keyinput32)
STATO_REG_0__1enc_33 = XOR(STATO_REG_0__1enc_32, keyinput33)
STATO_REG_0__1enc_34 = XOR(STATO_REG_0__1enc_33, keyinput34)
STATO_REG_0__1enc_35 = XOR(STATO_REG_0__1enc_34, keyinput35)
STATO_REG_0__1enc_36 = XOR(STATO_REG_0__1enc_35, keyinput36)
STATO_REG_0__1enc_37 = XOR(STATO_REG_0__1enc_36, keyinput37)
STATO_REG_0__1enc_38 = XOR(STATO_REG_0__1enc_37, keyinput38)
STATO_REG_0__1enc_39 = XOR(STATO_REG_0__1enc_38, keyinput39)
STATO_REG_0__1enc_40 = XOR(STATO_REG_0__1enc_39, keyinput40)
STATO_REG_0__1enc_41 = XOR(STATO_REG_0__1enc_40, keyinput41)
STATO_REG_0__1enc_42 = XOR(STATO_REG_0__1enc_41, keyinput42)
STATO_REG_0__1enc_43 = XOR(STATO_REG_0__1enc_42, keyinput43)
STATO_REG_0__1enc_44 = XOR(STATO_REG_0__1enc_43, keyinput44)
STATO_REG_0__1enc_45 = XOR(STATO_REG_0__1enc_44, keyinput45)
STATO_REG_0__1enc_46 = XOR(STATO_REG_0__1enc_45, keyinput46)
STATO_REG_0__1enc_47 = XOR(STATO_REG_0__1enc_46, keyinput47)
STATO_REG_0__1enc_48 = XOR(STATO_REG_0__1enc_47, keyinput48)
STATO_REG_0__1enc_49 = XOR(STATO_REG_0__1enc_48, keyinput49)
STATO_REG_0__1enc_50 = XOR(STATO_REG_0__1enc_49, keyinput50)
STATO_REG_0__1enc_51 = XOR(STATO_REG_0__1enc_50, keyinput51)
STATO_REG_0__1enc_52 = XOR(STATO_REG_0__1enc_51, keyinput52)
STATO_REG_0__1enc_53 = XOR(STATO_REG_0__1enc_52, keyinput53)
STATO_REG_0__1enc_54 = XOR(STATO_REG_0__1enc_53, keyinput54)
STATO_REG_0__1enc_55 = XOR(STATO_REG_0__1enc_54, keyinput55)
STATO_REG_0__1enc_56 = XOR(STATO_REG_0__1enc_55, keyinput56)
STATO_REG_0__1enc_57 = XOR(STATO_REG_0__1enc_56, keyinput57)
STATO_REG_0__1enc_58 = XOR(STATO_REG_0__1enc_57, keyinput58)
STATO_REG_0__1enc_59 = XOR(STATO_REG_0__1enc_58, keyinput59)
STATO_REG_0__1enc_60 = XOR(STATO_REG_0__1enc_59, keyinput60)
STATO_REG_0__1enc_61 = XOR(STATO_REG_0__1enc_60, keyinput61)
STATO_REG_0__1enc_62 = XOR(STATO_REG_0__1enc_61, keyinput62)
STATO_REG_0__1enc_63 = XOR(STATO_REG_0__1enc_62, keyinput63)
STATO_REG_0__1enc_64 = XOR(STATO_REG_0__1enc_63, keyinput64)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_64, keyinput65)

#Output encryption logic for U375
U375_20$enc = XOR(U375_20, keyinput65)

