<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=7 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=7 clock_loads=4</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA01/OS01/un1_sdiv_1_cry_19_0_COUT</Dynamic>
            <Navigation>RA01/OS01/un1_sdiv_1_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA01/OS01/un1_sdiv_1_cry_0_0_S0</Dynamic>
            <Navigation>RA01/OS01/un1_sdiv_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA01/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>RA01/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_3_0_COUT</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_3_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_3_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_1_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_1_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_0_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontread_cry_0_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontread_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/dato_ram_0_DO3</Dynamic>
            <Navigation>RA03/dato_ram_0_DO3</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>10</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD277 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\packageram00.vhdl&quot;:18:7:18:10|Port direction mismatch between component and entity</Dynamic>
            <Navigation>CD277</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\packageram00.vhdl</Navigation>
            <Navigation>18</Navigation>
            <Navigation>7</Navigation>
            <Navigation>18</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Port direction mismatch between component and entity</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder7seg00.vhdl&quot;:18:9:18:15|Incomplete sensitivity list - assuming completeness</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder7seg00.vhdl</Navigation>
            <Navigation>18</Navigation>
            <Navigation>9</Navigation>
            <Navigation>18</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Incomplete sensitivity list - assuming completeness</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder7seg00.vhdl&quot;:20:7:20:13|Referenced variable clkbuff is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder7seg00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>7</Navigation>
            <Navigation>20</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Referenced variable clkbuff is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder00.vhdl&quot;:26:10:26:16|Incomplete sensitivity list - assuming completeness</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>10</Navigation>
            <Navigation>26</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Incomplete sensitivity list - assuming completeness</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder00.vhdl&quot;:32:5:32:8|Referenced variable clkc is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\coder00.vhdl</Navigation>
            <Navigation>32</Navigation>
            <Navigation>5</Navigation>
            <Navigation>32</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Referenced variable clkc is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\contring00.vhdl&quot;:20:4:20:5|Pruning register bits 2 to 0 of sring(3 downto 0)</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\PracticasG\rams\ram00\contring00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 2 to 0 of sring(3 downto 0)  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\gabriela\desktop\practicasg\rams\ram00\div00.vhdl&quot;:22:5:22:6|Found inferred clock osc00|osc_int0_inferred_clock which controls 22 sequential elements including RA01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicasg\rams\ram00\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>5</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock osc00|osc_int0_inferred_clock which controls 22 sequential elements including RA01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RA01.OS00.osc_int0&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RA01.OS00.osc_int0&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>