
Waveform Generator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b10c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  0800b2c0  0800b2c0  0001b2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b500  0800b500  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800b500  0800b500  0001b500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b508  0800b508  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b508  0800b508  0001b508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b50c  0800b50c  0001b50c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800b510  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fb8  20000210  0800b720  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021c8  0800b720  000221c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cde  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000482b  00000000  00000000  00040f1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018f0  00000000  00000000  00045750  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016d0  00000000  00000000  00047040  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a0c1  00000000  00000000  00048710  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000191e8  00000000  00000000  000727d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e8759  00000000  00000000  0008b9b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00174112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c4c  00000000  00000000  00174190  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000210 	.word	0x20000210
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b2a4 	.word	0x0800b2a4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000214 	.word	0x20000214
 80001ec:	0800b2a4 	.word	0x0800b2a4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2uiz>:
 8000aec:	004a      	lsls	r2, r1, #1
 8000aee:	d211      	bcs.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af4:	d211      	bcs.n	8000b1a <__aeabi_d2uiz+0x2e>
 8000af6:	d50d      	bpl.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d40e      	bmi.n	8000b20 <__aeabi_d2uiz+0x34>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_d2uiz+0x3a>
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b40:	f000 b972 	b.w	8000e28 <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9e08      	ldr	r6, [sp, #32]
 8000b62:	4604      	mov	r4, r0
 8000b64:	4688      	mov	r8, r1
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d14b      	bne.n	8000c02 <__udivmoddi4+0xa6>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4615      	mov	r5, r2
 8000b6e:	d967      	bls.n	8000c40 <__udivmoddi4+0xe4>
 8000b70:	fab2 f282 	clz	r2, r2
 8000b74:	b14a      	cbz	r2, 8000b8a <__udivmoddi4+0x2e>
 8000b76:	f1c2 0720 	rsb	r7, r2, #32
 8000b7a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b7e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b82:	4095      	lsls	r5, r2
 8000b84:	ea47 0803 	orr.w	r8, r7, r3
 8000b88:	4094      	lsls	r4, r2
 8000b8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b94:	fa1f fc85 	uxth.w	ip, r5
 8000b98:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b9c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ba0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ba4:	4299      	cmp	r1, r3
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x60>
 8000ba8:	18eb      	adds	r3, r5, r3
 8000baa:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bae:	f080 811b 	bcs.w	8000de8 <__udivmoddi4+0x28c>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 8118 	bls.w	8000de8 <__udivmoddi4+0x28c>
 8000bb8:	3f02      	subs	r7, #2
 8000bba:	442b      	add	r3, r5
 8000bbc:	1a5b      	subs	r3, r3, r1
 8000bbe:	b2a4      	uxth	r4, r4
 8000bc0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bc4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bcc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bd0:	45a4      	cmp	ip, r4
 8000bd2:	d909      	bls.n	8000be8 <__udivmoddi4+0x8c>
 8000bd4:	192c      	adds	r4, r5, r4
 8000bd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bda:	f080 8107 	bcs.w	8000dec <__udivmoddi4+0x290>
 8000bde:	45a4      	cmp	ip, r4
 8000be0:	f240 8104 	bls.w	8000dec <__udivmoddi4+0x290>
 8000be4:	3802      	subs	r0, #2
 8000be6:	442c      	add	r4, r5
 8000be8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bec:	eba4 040c 	sub.w	r4, r4, ip
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa0>
 8000bf4:	40d4      	lsrs	r4, r2
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0xbe>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	f000 80eb 	beq.w	8000de2 <__udivmoddi4+0x286>
 8000c0c:	2700      	movs	r7, #0
 8000c0e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c12:	4638      	mov	r0, r7
 8000c14:	4639      	mov	r1, r7
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	fab3 f783 	clz	r7, r3
 8000c1e:	2f00      	cmp	r7, #0
 8000c20:	d147      	bne.n	8000cb2 <__udivmoddi4+0x156>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d302      	bcc.n	8000c2c <__udivmoddi4+0xd0>
 8000c26:	4282      	cmp	r2, r0
 8000c28:	f200 80fa 	bhi.w	8000e20 <__udivmoddi4+0x2c4>
 8000c2c:	1a84      	subs	r4, r0, r2
 8000c2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c32:	2001      	movs	r0, #1
 8000c34:	4698      	mov	r8, r3
 8000c36:	2e00      	cmp	r6, #0
 8000c38:	d0e0      	beq.n	8000bfc <__udivmoddi4+0xa0>
 8000c3a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c3e:	e7dd      	b.n	8000bfc <__udivmoddi4+0xa0>
 8000c40:	b902      	cbnz	r2, 8000c44 <__udivmoddi4+0xe8>
 8000c42:	deff      	udf	#255	; 0xff
 8000c44:	fab2 f282 	clz	r2, r2
 8000c48:	2a00      	cmp	r2, #0
 8000c4a:	f040 808f 	bne.w	8000d6c <__udivmoddi4+0x210>
 8000c4e:	1b49      	subs	r1, r1, r5
 8000c50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c54:	fa1f f885 	uxth.w	r8, r5
 8000c58:	2701      	movs	r7, #1
 8000c5a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c68:	fb08 f10c 	mul.w	r1, r8, ip
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0x124>
 8000c70:	18eb      	adds	r3, r5, r3
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0x122>
 8000c78:	4299      	cmp	r1, r3
 8000c7a:	f200 80cd 	bhi.w	8000e18 <__udivmoddi4+0x2bc>
 8000c7e:	4684      	mov	ip, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	b2a3      	uxth	r3, r4
 8000c84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c88:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c8c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c90:	fb08 f800 	mul.w	r8, r8, r0
 8000c94:	45a0      	cmp	r8, r4
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0x14c>
 8000c98:	192c      	adds	r4, r5, r4
 8000c9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x14a>
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	f200 80b6 	bhi.w	8000e12 <__udivmoddi4+0x2b6>
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	eba4 0408 	sub.w	r4, r4, r8
 8000cac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cb0:	e79f      	b.n	8000bf2 <__udivmoddi4+0x96>
 8000cb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cb6:	40bb      	lsls	r3, r7
 8000cb8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cbc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cc0:	fa01 f407 	lsl.w	r4, r1, r7
 8000cc4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cc8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ccc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cd0:	4325      	orrs	r5, r4
 8000cd2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cd6:	0c2c      	lsrs	r4, r5, #16
 8000cd8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cdc:	fa1f fa8e 	uxth.w	sl, lr
 8000ce0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ce4:	fb09 f40a 	mul.w	r4, r9, sl
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	fa02 f207 	lsl.w	r2, r2, r7
 8000cee:	fa00 f107 	lsl.w	r1, r0, r7
 8000cf2:	d90b      	bls.n	8000d0c <__udivmoddi4+0x1b0>
 8000cf4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cf8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cfc:	f080 8087 	bcs.w	8000e0e <__udivmoddi4+0x2b2>
 8000d00:	429c      	cmp	r4, r3
 8000d02:	f240 8084 	bls.w	8000e0e <__udivmoddi4+0x2b2>
 8000d06:	f1a9 0902 	sub.w	r9, r9, #2
 8000d0a:	4473      	add	r3, lr
 8000d0c:	1b1b      	subs	r3, r3, r4
 8000d0e:	b2ad      	uxth	r5, r5
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d1c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d20:	45a2      	cmp	sl, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x1da>
 8000d24:	eb1e 0404 	adds.w	r4, lr, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	d26b      	bcs.n	8000e06 <__udivmoddi4+0x2aa>
 8000d2e:	45a2      	cmp	sl, r4
 8000d30:	d969      	bls.n	8000e06 <__udivmoddi4+0x2aa>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4474      	add	r4, lr
 8000d36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d3e:	eba4 040a 	sub.w	r4, r4, sl
 8000d42:	454c      	cmp	r4, r9
 8000d44:	46c2      	mov	sl, r8
 8000d46:	464b      	mov	r3, r9
 8000d48:	d354      	bcc.n	8000df4 <__udivmoddi4+0x298>
 8000d4a:	d051      	beq.n	8000df0 <__udivmoddi4+0x294>
 8000d4c:	2e00      	cmp	r6, #0
 8000d4e:	d069      	beq.n	8000e24 <__udivmoddi4+0x2c8>
 8000d50:	ebb1 050a 	subs.w	r5, r1, sl
 8000d54:	eb64 0403 	sbc.w	r4, r4, r3
 8000d58:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d5c:	40fd      	lsrs	r5, r7
 8000d5e:	40fc      	lsrs	r4, r7
 8000d60:	ea4c 0505 	orr.w	r5, ip, r5
 8000d64:	e9c6 5400 	strd	r5, r4, [r6]
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e747      	b.n	8000bfc <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f703 	lsr.w	r7, r0, r3
 8000d74:	4095      	lsls	r5, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d7e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d82:	4338      	orrs	r0, r7
 8000d84:	0c01      	lsrs	r1, r0, #16
 8000d86:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d8a:	fa1f f885 	uxth.w	r8, r5
 8000d8e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb07 f308 	mul.w	r3, r7, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000da0:	d907      	bls.n	8000db2 <__udivmoddi4+0x256>
 8000da2:	1869      	adds	r1, r5, r1
 8000da4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000da8:	d22f      	bcs.n	8000e0a <__udivmoddi4+0x2ae>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d92d      	bls.n	8000e0a <__udivmoddi4+0x2ae>
 8000dae:	3f02      	subs	r7, #2
 8000db0:	4429      	add	r1, r5
 8000db2:	1acb      	subs	r3, r1, r3
 8000db4:	b281      	uxth	r1, r0
 8000db6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dba:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc2:	fb00 f308 	mul.w	r3, r0, r8
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x27e>
 8000dca:	1869      	adds	r1, r5, r1
 8000dcc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd0:	d217      	bcs.n	8000e02 <__udivmoddi4+0x2a6>
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d915      	bls.n	8000e02 <__udivmoddi4+0x2a6>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4429      	add	r1, r5
 8000dda:	1ac9      	subs	r1, r1, r3
 8000ddc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000de0:	e73b      	b.n	8000c5a <__udivmoddi4+0xfe>
 8000de2:	4637      	mov	r7, r6
 8000de4:	4630      	mov	r0, r6
 8000de6:	e709      	b.n	8000bfc <__udivmoddi4+0xa0>
 8000de8:	4607      	mov	r7, r0
 8000dea:	e6e7      	b.n	8000bbc <__udivmoddi4+0x60>
 8000dec:	4618      	mov	r0, r3
 8000dee:	e6fb      	b.n	8000be8 <__udivmoddi4+0x8c>
 8000df0:	4541      	cmp	r1, r8
 8000df2:	d2ab      	bcs.n	8000d4c <__udivmoddi4+0x1f0>
 8000df4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000df8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dfc:	3801      	subs	r0, #1
 8000dfe:	4613      	mov	r3, r2
 8000e00:	e7a4      	b.n	8000d4c <__udivmoddi4+0x1f0>
 8000e02:	4660      	mov	r0, ip
 8000e04:	e7e9      	b.n	8000dda <__udivmoddi4+0x27e>
 8000e06:	4618      	mov	r0, r3
 8000e08:	e795      	b.n	8000d36 <__udivmoddi4+0x1da>
 8000e0a:	4667      	mov	r7, ip
 8000e0c:	e7d1      	b.n	8000db2 <__udivmoddi4+0x256>
 8000e0e:	4681      	mov	r9, r0
 8000e10:	e77c      	b.n	8000d0c <__udivmoddi4+0x1b0>
 8000e12:	3802      	subs	r0, #2
 8000e14:	442c      	add	r4, r5
 8000e16:	e747      	b.n	8000ca8 <__udivmoddi4+0x14c>
 8000e18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e1c:	442b      	add	r3, r5
 8000e1e:	e72f      	b.n	8000c80 <__udivmoddi4+0x124>
 8000e20:	4638      	mov	r0, r7
 8000e22:	e708      	b.n	8000c36 <__udivmoddi4+0xda>
 8000e24:	4637      	mov	r7, r6
 8000e26:	e6e9      	b.n	8000bfc <__udivmoddi4+0xa0>

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e32:	463b      	mov	r3, r7
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e3e:	4b21      	ldr	r3, [pc, #132]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e40:	4a21      	ldr	r2, [pc, #132]	; (8000ec8 <MX_ADC1_Init+0x9c>)
 8000e42:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e44:	4b1f      	ldr	r3, [pc, #124]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e50:	4b1c      	ldr	r3, [pc, #112]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e56:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e64:	4b17      	ldr	r3, [pc, #92]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e6c:	4a17      	ldr	r2, [pc, #92]	; (8000ecc <MX_ADC1_Init+0xa0>)
 8000e6e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e7c:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e8a:	480e      	ldr	r0, [pc, #56]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000e8c:	f001 f87a 	bl	8001f84 <HAL_ADC_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e96:	f000 fcbd 	bl	8001814 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <MX_ADC1_Init+0x98>)
 8000eac:	f001 f8ae 	bl	800200c <HAL_ADC_ConfigChannel>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000eb6:	f000 fcad 	bl	8001814 <Error_Handler>
  }

}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000284 	.word	0x20000284
 8000ec8:	40012000 	.word	0x40012000
 8000ecc:	0f000001 	.word	0x0f000001

08000ed0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000ee2:	4b21      	ldr	r3, [pc, #132]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000ee4:	4a21      	ldr	r2, [pc, #132]	; (8000f6c <MX_ADC2_Init+0x9c>)
 8000ee6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ee8:	4b1f      	ldr	r3, [pc, #124]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000eee:	4b1e      	ldr	r3, [pc, #120]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000efa:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f00:	4b19      	ldr	r3, [pc, #100]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f08:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f0e:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f10:	4a17      	ldr	r2, [pc, #92]	; (8000f70 <MX_ADC2_Init+0xa0>)
 8000f12:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f14:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000f1a:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f2e:	480e      	ldr	r0, [pc, #56]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f30:	f001 f828 	bl	8001f84 <HAL_ADC_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000f3a:	f000 fc6b 	bl	8001814 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f42:	2301      	movs	r3, #1
 8000f44:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	; (8000f68 <MX_ADC2_Init+0x98>)
 8000f50:	f001 f85c 	bl	800200c <HAL_ADC_ConfigChannel>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000f5a:	f000 fc5b 	bl	8001814 <Error_Handler>
  }

}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2000023c 	.word	0x2000023c
 8000f6c:	40012100 	.word	0x40012100
 8000f70:	0f000001 	.word	0x0f000001

08000f74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08c      	sub	sp, #48	; 0x30
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 031c 	add.w	r3, r7, #28
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a2e      	ldr	r2, [pc, #184]	; (800104c <HAL_ADC_MspInit+0xd8>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d128      	bne.n	8000fe8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
 8000f9a:	4b2d      	ldr	r3, [pc, #180]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	4a2c      	ldr	r2, [pc, #176]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	4b26      	ldr	r3, [pc, #152]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a25      	ldr	r2, [pc, #148]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b23      	ldr	r3, [pc, #140]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	481c      	ldr	r0, [pc, #112]	; (8001054 <HAL_ADC_MspInit+0xe0>)
 8000fe2:	f002 f8a9 	bl	8003138 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000fe6:	e02c      	b.n	8001042 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a1a      	ldr	r2, [pc, #104]	; (8001058 <HAL_ADC_MspInit+0xe4>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d127      	bne.n	8001042 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ffa:	4a15      	ldr	r2, [pc, #84]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8000ffc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001000:	6453      	str	r3, [r2, #68]	; 0x44
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <HAL_ADC_MspInit+0xdc>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800102a:	2302      	movs	r3, #2
 800102c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102e:	2303      	movs	r3, #3
 8001030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	4619      	mov	r1, r3
 800103c:	4805      	ldr	r0, [pc, #20]	; (8001054 <HAL_ADC_MspInit+0xe0>)
 800103e:	f002 f87b 	bl	8003138 <HAL_GPIO_Init>
}
 8001042:	bf00      	nop
 8001044:	3730      	adds	r7, #48	; 0x30
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40012000 	.word	0x40012000
 8001050:	40023800 	.word	0x40023800
 8001054:	40020000 	.word	0x40020000
 8001058:	40012100 	.word	0x40012100

0800105c <MX_DAC_Init>:
DMA_HandleTypeDef hdma_dac1;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <MX_DAC_Init+0x64>)
 800106c:	4a15      	ldr	r2, [pc, #84]	; (80010c4 <MX_DAC_Init+0x68>)
 800106e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001070:	4813      	ldr	r0, [pc, #76]	; (80010c0 <MX_DAC_Init+0x64>)
 8001072:	f001 fb0a 	bl	800268a <HAL_DAC_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800107c:	f000 fbca 	bl	8001814 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001080:	2324      	movs	r3, #36	; 0x24
 8001082:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	2200      	movs	r2, #0
 800108c:	4619      	mov	r1, r3
 800108e:	480c      	ldr	r0, [pc, #48]	; (80010c0 <MX_DAC_Init+0x64>)
 8001090:	f001 fbea 	bl	8002868 <HAL_DAC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800109a:	f000 fbbb 	bl	8001814 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 800109e:	232c      	movs	r3, #44	; 0x2c
 80010a0:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	2210      	movs	r2, #16
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_DAC_Init+0x64>)
 80010aa:	f001 fbdd 	bl	8002868 <HAL_DAC_ConfigChannel>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 80010b4:	f000 fbae 	bl	8001814 <Error_Handler>
  }

}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	2000032c 	.word	0x2000032c
 80010c4:	40007400 	.word	0x40007400

080010c8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a48      	ldr	r2, [pc, #288]	; (8001208 <HAL_DAC_MspInit+0x140>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	f040 808a 	bne.w	8001200 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
 80010f0:	4b46      	ldr	r3, [pc, #280]	; (800120c <HAL_DAC_MspInit+0x144>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	4a45      	ldr	r2, [pc, #276]	; (800120c <HAL_DAC_MspInit+0x144>)
 80010f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010fa:	6413      	str	r3, [r2, #64]	; 0x40
 80010fc:	4b43      	ldr	r3, [pc, #268]	; (800120c <HAL_DAC_MspInit+0x144>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001100:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4b3f      	ldr	r3, [pc, #252]	; (800120c <HAL_DAC_MspInit+0x144>)
 800110e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001110:	4a3e      	ldr	r2, [pc, #248]	; (800120c <HAL_DAC_MspInit+0x144>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6313      	str	r3, [r2, #48]	; 0x30
 8001118:	4b3c      	ldr	r3, [pc, #240]	; (800120c <HAL_DAC_MspInit+0x144>)
 800111a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001124:	2330      	movs	r3, #48	; 0x30
 8001126:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001128:	2303      	movs	r3, #3
 800112a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	4836      	ldr	r0, [pc, #216]	; (8001210 <HAL_DAC_MspInit+0x148>)
 8001138:	f001 fffe 	bl	8003138 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 800113c:	4b35      	ldr	r3, [pc, #212]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 800113e:	4a36      	ldr	r2, [pc, #216]	; (8001218 <HAL_DAC_MspInit+0x150>)
 8001140:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001142:	4b34      	ldr	r3, [pc, #208]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001144:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001148:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800114a:	4b32      	ldr	r3, [pc, #200]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 800114c:	2240      	movs	r2, #64	; 0x40
 800114e:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001150:	4b30      	ldr	r3, [pc, #192]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001156:	4b2f      	ldr	r3, [pc, #188]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001158:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800115c:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800115e:	4b2d      	ldr	r3, [pc, #180]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001160:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001164:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001166:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001168:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800116c:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 800116e:	4b29      	ldr	r3, [pc, #164]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001170:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001174:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001176:	4b27      	ldr	r3, [pc, #156]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800117c:	4b25      	ldr	r3, [pc, #148]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001182:	4824      	ldr	r0, [pc, #144]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001184:	f001 fc48 	bl	8002a18 <HAL_DMA_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800118e:	f000 fb41 	bl	8001814 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a1f      	ldr	r2, [pc, #124]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <HAL_DAC_MspInit+0x14c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 800119e:	4b1f      	ldr	r3, [pc, #124]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011a0:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_DAC_MspInit+0x158>)
 80011a2:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80011a4:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011a6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80011aa:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011ae:	2240      	movs	r2, #64	; 0x40
 80011b0:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011be:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011c0:	4b16      	ldr	r3, [pc, #88]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011c6:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011c8:	4b14      	ldr	r3, [pc, #80]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ce:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011d6:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80011e4:	480d      	ldr	r0, [pc, #52]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011e6:	f001 fc17 	bl	8002a18 <HAL_DMA_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 80011f0:	f000 fb10 	bl	8001814 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a09      	ldr	r2, [pc, #36]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	4a08      	ldr	r2, [pc, #32]	; (800121c <HAL_DAC_MspInit+0x154>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001200:	bf00      	nop
 8001202:	3728      	adds	r7, #40	; 0x28
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40007400 	.word	0x40007400
 800120c:	40023800 	.word	0x40023800
 8001210:	40020000 	.word	0x40020000
 8001214:	200002cc 	.word	0x200002cc
 8001218:	40026088 	.word	0x40026088
 800121c:	20000340 	.word	0x20000340
 8001220:	400260a0 	.word	0x400260a0

08001224 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <MX_DMA_Init+0x88>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	4a1e      	ldr	r2, [pc, #120]	; (80012ac <MX_DMA_Init+0x88>)
 8001234:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001238:	6313      	str	r3, [r2, #48]	; 0x30
 800123a:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <MX_DMA_Init+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <MX_DMA_Init+0x88>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a17      	ldr	r2, [pc, #92]	; (80012ac <MX_DMA_Init+0x88>)
 8001250:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <MX_DMA_Init+0x88>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	2010      	movs	r0, #16
 8001268:	f001 f9d9 	bl	800261e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800126c:	2010      	movs	r0, #16
 800126e:	f001 f9f2 	bl	8002656 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	2011      	movs	r0, #17
 8001278:	f001 f9d1 	bl	800261e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800127c:	2011      	movs	r0, #17
 800127e:	f001 f9ea 	bl	8002656 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	203a      	movs	r0, #58	; 0x3a
 8001288:	f001 f9c9 	bl	800261e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800128c:	203a      	movs	r0, #58	; 0x3a
 800128e:	f001 f9e2 	bl	8002656 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	2046      	movs	r0, #70	; 0x46
 8001298:	f001 f9c1 	bl	800261e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800129c:	2046      	movs	r0, #70	; 0x46
 800129e:	f001 f9da 	bl	8002656 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <MX_GPIO_Init+0x68>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a16      	ldr	r2, [pc, #88]	; (8001318 <MX_GPIO_Init+0x68>)
 80012c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b14      	ldr	r3, [pc, #80]	; (8001318 <MX_GPIO_Init+0x68>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <MX_GPIO_Init+0x68>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a0f      	ldr	r2, [pc, #60]	; (8001318 <MX_GPIO_Init+0x68>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b0d      	ldr	r3, [pc, #52]	; (8001318 <MX_GPIO_Init+0x68>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <MX_GPIO_Init+0x68>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a08      	ldr	r2, [pc, #32]	; (8001318 <MX_GPIO_Init+0x68>)
 80012f8:	f043 0302 	orr.w	r3, r3, #2
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b06      	ldr	r3, [pc, #24]	; (8001318 <MX_GPIO_Init+0x68>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]

}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800

0800131c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <MX_I2C1_Init+0x74>)
 8001322:	4a1c      	ldr	r2, [pc, #112]	; (8001394 <MX_I2C1_Init+0x78>)
 8001324:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <MX_I2C1_Init+0x74>)
 8001328:	4a1b      	ldr	r2, [pc, #108]	; (8001398 <MX_I2C1_Init+0x7c>)
 800132a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <MX_I2C1_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <MX_I2C1_Init+0x74>)
 8001334:	2200      	movs	r2, #0
 8001336:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <MX_I2C1_Init+0x74>)
 800133a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800133e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <MX_I2C1_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001346:	4b12      	ldr	r3, [pc, #72]	; (8001390 <MX_I2C1_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800134c:	4b10      	ldr	r3, [pc, #64]	; (8001390 <MX_I2C1_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001352:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <MX_I2C1_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001358:	480d      	ldr	r0, [pc, #52]	; (8001390 <MX_I2C1_Init+0x74>)
 800135a:	f002 f897 	bl	800348c <HAL_I2C_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001364:	f000 fa56 	bl	8001814 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001368:	2100      	movs	r1, #0
 800136a:	4809      	ldr	r0, [pc, #36]	; (8001390 <MX_I2C1_Init+0x74>)
 800136c:	f002 f9c6 	bl	80036fc <HAL_I2CEx_ConfigAnalogFilter>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001376:	f000 fa4d 	bl	8001814 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800137a:	2100      	movs	r1, #0
 800137c:	4804      	ldr	r0, [pc, #16]	; (8001390 <MX_I2C1_Init+0x74>)
 800137e:	f002 f9f9 	bl	8003774 <HAL_I2CEx_ConfigDigitalFilter>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001388:	f000 fa44 	bl	8001814 <Error_Handler>
  }

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200003a0 	.word	0x200003a0
 8001394:	40005400 	.word	0x40005400
 8001398:	000186a0 	.word	0x000186a0

0800139c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08a      	sub	sp, #40	; 0x28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a19      	ldr	r2, [pc, #100]	; (8001420 <HAL_I2C_MspInit+0x84>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d12b      	bne.n	8001416 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <HAL_I2C_MspInit+0x88>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a17      	ldr	r2, [pc, #92]	; (8001424 <HAL_I2C_MspInit+0x88>)
 80013c8:	f043 0302 	orr.w	r3, r3, #2
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <HAL_I2C_MspInit+0x88>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013da:	23c0      	movs	r3, #192	; 0xc0
 80013dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013de:	2312      	movs	r3, #18
 80013e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013ea:	2304      	movs	r3, #4
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	4619      	mov	r1, r3
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <HAL_I2C_MspInit+0x8c>)
 80013f6:	f001 fe9f 	bl	8003138 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_I2C_MspInit+0x88>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	4a08      	ldr	r2, [pc, #32]	; (8001424 <HAL_I2C_MspInit+0x88>)
 8001404:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001408:	6413      	str	r3, [r2, #64]	; 0x40
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_I2C_MspInit+0x88>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001416:	bf00      	nop
 8001418:	3728      	adds	r7, #40	; 0x28
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40005400 	.word	0x40005400
 8001424:	40023800 	.word	0x40023800
 8001428:	40020400 	.word	0x40020400
 800142c:	00000000 	.word	0x00000000

08001430 <get_sine_val>:
int PSC;					// Tim2 Pre Scalar value
uint32_t Fclock = 72000000;	// APB1 Timer Clocks
int Period = 1;				// Tim2 Period


void get_sine_val(void){
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0

	// Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	// Vsine(x)=(sine(x*(2PI/ns)+1)*((0xFFF+1)/2), this is an adjusted formula to create a positive sine.

	for(int i=0;i<Ns;i++){
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	e06b      	b.n	8001514 <get_sine_val+0xe4>
		sine_val[i] = ((sin(i*2*PI/Ns)+1)*((Res)/2)); // Sampling step = 2PI/ns
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff f827 	bl	8000494 <__aeabi_i2d>
 8001446:	a340      	add	r3, pc, #256	; (adr r3, 8001548 <get_sine_val+0x118>)
 8001448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144c:	f7ff f88c 	bl	8000568 <__aeabi_dmul>
 8001450:	4603      	mov	r3, r0
 8001452:	460c      	mov	r4, r1
 8001454:	4618      	mov	r0, r3
 8001456:	4621      	mov	r1, r4
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	4b34      	ldr	r3, [pc, #208]	; (8001530 <get_sine_val+0x100>)
 800145e:	f7ff f9ad 	bl	80007bc <__aeabi_ddiv>
 8001462:	4603      	mov	r3, r0
 8001464:	460c      	mov	r4, r1
 8001466:	ec44 3b17 	vmov	d7, r3, r4
 800146a:	eeb0 0a47 	vmov.f32	s0, s14
 800146e:	eef0 0a67 	vmov.f32	s1, s15
 8001472:	f008 ff05 	bl	800a280 <sin>
 8001476:	ec51 0b10 	vmov	r0, r1, d0
 800147a:	f04f 0200 	mov.w	r2, #0
 800147e:	4b2d      	ldr	r3, [pc, #180]	; (8001534 <get_sine_val+0x104>)
 8001480:	f7fe febc 	bl	80001fc <__adddf3>
 8001484:	4603      	mov	r3, r0
 8001486:	460c      	mov	r4, r1
 8001488:	4625      	mov	r5, r4
 800148a:	461c      	mov	r4, r3
 800148c:	4b2a      	ldr	r3, [pc, #168]	; (8001538 <get_sine_val+0x108>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	0fda      	lsrs	r2, r3, #31
 8001492:	4413      	add	r3, r2
 8001494:	105b      	asrs	r3, r3, #1
 8001496:	4618      	mov	r0, r3
 8001498:	f7fe fffc 	bl	8000494 <__aeabi_i2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	4620      	mov	r0, r4
 80014a2:	4629      	mov	r1, r5
 80014a4:	f7ff f860 	bl	8000568 <__aeabi_dmul>
 80014a8:	4603      	mov	r3, r0
 80014aa:	460c      	mov	r4, r1
 80014ac:	4618      	mov	r0, r3
 80014ae:	4621      	mov	r1, r4
 80014b0:	f7ff fb1c 	bl	8000aec <__aeabi_d2uiz>
 80014b4:	4601      	mov	r1, r0
 80014b6:	4a21      	ldr	r2, [pc, #132]	; (800153c <get_sine_val+0x10c>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		sine_val[i] = sine_dc_offset + sine_scaled*sine_val[i];
 80014be:	4b20      	ldr	r3, [pc, #128]	; (8001540 <get_sine_val+0x110>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe ffe6 	bl	8000494 <__aeabi_i2d>
 80014c8:	4605      	mov	r5, r0
 80014ca:	460e      	mov	r6, r1
 80014cc:	4a1b      	ldr	r2, [pc, #108]	; (800153c <get_sine_val+0x10c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe ffcd 	bl	8000474 <__aeabi_ui2d>
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <get_sine_val+0x114>)
 80014dc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80014e0:	461a      	mov	r2, r3
 80014e2:	4623      	mov	r3, r4
 80014e4:	f7ff f840 	bl	8000568 <__aeabi_dmul>
 80014e8:	4603      	mov	r3, r0
 80014ea:	460c      	mov	r4, r1
 80014ec:	461a      	mov	r2, r3
 80014ee:	4623      	mov	r3, r4
 80014f0:	4628      	mov	r0, r5
 80014f2:	4631      	mov	r1, r6
 80014f4:	f7fe fe82 	bl	80001fc <__adddf3>
 80014f8:	4603      	mov	r3, r0
 80014fa:	460c      	mov	r4, r1
 80014fc:	4618      	mov	r0, r3
 80014fe:	4621      	mov	r1, r4
 8001500:	f7ff faf4 	bl	8000aec <__aeabi_d2uiz>
 8001504:	4601      	mov	r1, r0
 8001506:	4a0d      	ldr	r2, [pc, #52]	; (800153c <get_sine_val+0x10c>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<Ns;i++){
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3301      	adds	r3, #1
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2bc7      	cmp	r3, #199	; 0xc7
 8001518:	dd90      	ble.n	800143c <get_sine_val+0xc>
	}
	sine_val[Ns] = 0;
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <get_sine_val+0x10c>)
 800151c:	2200      	movs	r2, #0
 800151e:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152a:	bf00      	nop
 800152c:	f3af 8000 	nop.w
 8001530:	40690000 	.word	0x40690000
 8001534:	3ff00000 	.word	0x3ff00000
 8001538:	20000000 	.word	0x20000000
 800153c:	20000400 	.word	0x20000400
 8001540:	20000010 	.word	0x20000010
 8001544:	20000008 	.word	0x20000008
 8001548:	4d12d84a 	.word	0x4d12d84a
 800154c:	400921fb 	.word	0x400921fb

08001550 <set_clock_TIM2>:



void set_clock_TIM2(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	  // Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	  // Adjust PSC and period in order to manipulate frequency.

	  PSC= (Fclock/Ns)/(Freq_Signal_1*(Period + 1) ) - 1;
 8001554:	4b15      	ldr	r3, [pc, #84]	; (80015ac <set_clock_TIM2+0x5c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a15      	ldr	r2, [pc, #84]	; (80015b0 <set_clock_TIM2+0x60>)
 800155a:	fba2 2303 	umull	r2, r3, r2, r3
 800155e:	099b      	lsrs	r3, r3, #6
 8001560:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <set_clock_TIM2+0x64>)
 8001562:	6812      	ldr	r2, [r2, #0]
 8001564:	3201      	adds	r2, #1
 8001566:	4914      	ldr	r1, [pc, #80]	; (80015b8 <set_clock_TIM2+0x68>)
 8001568:	6809      	ldr	r1, [r1, #0]
 800156a:	fb01 f202 	mul.w	r2, r1, r2
 800156e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001572:	3b01      	subs	r3, #1
 8001574:	461a      	mov	r2, r3
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <set_clock_TIM2+0x6c>)
 8001578:	601a      	str	r2, [r3, #0]

	  htim2.Instance = TIM2;
 800157a:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <set_clock_TIM2+0x70>)
 800157c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001580:	601a      	str	r2, [r3, #0]
	  htim2.Init.Period = Period; //+1
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <set_clock_TIM2+0x64>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <set_clock_TIM2+0x70>)
 800158a:	60da      	str	r2, [r3, #12]
	  htim2.Init.Prescaler = PSC; //+1 // If this value is < 4 things start to behave funny.
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <set_clock_TIM2+0x6c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <set_clock_TIM2+0x70>)
 8001594:	605a      	str	r2, [r3, #4]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <set_clock_TIM2+0x70>)
 8001598:	f003 ff10 	bl	80053bc <HAL_TIM_Base_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <set_clock_TIM2+0x56>
	  {
	    Error_Handler();
 80015a2:	f000 f937 	bl	8001814 <Error_Handler>
	  }
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000001c 	.word	0x2000001c
 80015b0:	51eb851f 	.word	0x51eb851f
 80015b4:	20000020 	.word	0x20000020
 80015b8:	20000014 	.word	0x20000014
 80015bc:	200003fc 	.word	0x200003fc
 80015c0:	20000768 	.word	0x20000768

080015c4 <set_clock_TIM4>:

void set_clock_TIM4(void){
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	  // Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	  // Adjust PSC and period in order to manipulate frequency.

	  PSC= (Fclock/Ns)/(Freq_Signal_2*(Period + 1) ) - 1;
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <set_clock_TIM4+0x58>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a14      	ldr	r2, [pc, #80]	; (8001620 <set_clock_TIM4+0x5c>)
 80015ce:	fba2 2303 	umull	r2, r3, r2, r3
 80015d2:	099b      	lsrs	r3, r3, #6
 80015d4:	4a13      	ldr	r2, [pc, #76]	; (8001624 <set_clock_TIM4+0x60>)
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	3201      	adds	r2, #1
 80015da:	4913      	ldr	r1, [pc, #76]	; (8001628 <set_clock_TIM4+0x64>)
 80015dc:	6809      	ldr	r1, [r1, #0]
 80015de:	fb01 f202 	mul.w	r2, r1, r2
 80015e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80015e6:	3b01      	subs	r3, #1
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <set_clock_TIM4+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]

	  htim4.Instance = TIM4;
 80015ee:	4b10      	ldr	r3, [pc, #64]	; (8001630 <set_clock_TIM4+0x6c>)
 80015f0:	4a10      	ldr	r2, [pc, #64]	; (8001634 <set_clock_TIM4+0x70>)
 80015f2:	601a      	str	r2, [r3, #0]
	  htim4.Init.Period = Period; //+1
 80015f4:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <set_clock_TIM4+0x60>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <set_clock_TIM4+0x6c>)
 80015fc:	60da      	str	r2, [r3, #12]
	  htim4.Init.Prescaler = PSC; //+1 // If this value is < 4 things start to behave funny.
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <set_clock_TIM4+0x68>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <set_clock_TIM4+0x6c>)
 8001606:	605a      	str	r2, [r3, #4]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001608:	4809      	ldr	r0, [pc, #36]	; (8001630 <set_clock_TIM4+0x6c>)
 800160a:	f003 fed7 	bl	80053bc <HAL_TIM_Base_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <set_clock_TIM4+0x54>
	  {
	    Error_Handler();
 8001614:	f000 f8fe 	bl	8001814 <Error_Handler>
	  }
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000001c 	.word	0x2000001c
 8001620:	51eb851f 	.word	0x51eb851f
 8001624:	20000020 	.word	0x20000020
 8001628:	20000018 	.word	0x20000018
 800162c:	200003fc 	.word	0x200003fc
 8001630:	20000728 	.word	0x20000728
 8001634:	40000800 	.word	0x40000800

08001638 <HAL_UART_RxCpltCallback>:
/* Setting up UART communications*/
#define uartSize 8
uint8_t rx_buff[uartSize];
uint8_t tx_buff[] = {0,1,2,3,4,5,6,7};

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]

	// Do something

	HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); // Receive UART
 8001640:	2208      	movs	r2, #8
 8001642:	4904      	ldr	r1, [pc, #16]	; (8001654 <HAL_UART_RxCpltCallback+0x1c>)
 8001644:	4804      	ldr	r0, [pc, #16]	; (8001658 <HAL_UART_RxCpltCallback+0x20>)
 8001646:	f004 fa2f 	bl	8005aa8 <HAL_UART_Receive_DMA>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200003f4 	.word	0x200003f4
 8001658:	20000868 	.word	0x20000868

0800165c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	int i = 100;
 8001664:	2364      	movs	r3, #100	; 0x64
 8001666:	60fb      	str	r3, [r7, #12]
	while(i>0){
 8001668:	e002      	b.n	8001670 <HAL_UART_TxCpltCallback+0x14>
		i = i -1;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	3b01      	subs	r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
	while(i>0){
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	dcf9      	bgt.n	800166a <HAL_UART_TxCpltCallback+0xe>
	}

	HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); // Receive UART
 8001676:	2208      	movs	r2, #8
 8001678:	4903      	ldr	r1, [pc, #12]	; (8001688 <HAL_UART_TxCpltCallback+0x2c>)
 800167a:	4804      	ldr	r0, [pc, #16]	; (800168c <HAL_UART_TxCpltCallback+0x30>)
 800167c:	f004 fa14 	bl	8005aa8 <HAL_UART_Receive_DMA>
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200003f4 	.word	0x200003f4
 800168c:	20000868 	.word	0x20000868

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001696:	f000 fbe1 	bl	8001e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169a:	f000 f851 	bl	8001740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169e:	f7ff fe07 	bl	80012b0 <MX_GPIO_Init>
  MX_DMA_Init();
 80016a2:	f7ff fdbf 	bl	8001224 <MX_DMA_Init>
  MX_DAC_Init();
 80016a6:	f7ff fcd9 	bl	800105c <MX_DAC_Init>
  MX_TIM2_Init();
 80016aa:	f000 f999 	bl	80019e0 <MX_TIM2_Init>
  MX_TIM4_Init();
 80016ae:	f000 f9e3 	bl	8001a78 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 80016b2:	f008 f80f 	bl	80096d4 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80016b6:	f7ff fbb9 	bl	8000e2c <MX_ADC1_Init>
  MX_ADC2_Init();
 80016ba:	f7ff fc09 	bl	8000ed0 <MX_ADC2_Init>
  MX_I2C1_Init();
 80016be:	f7ff fe2d 	bl	800131c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80016c2:	f000 fa5b 	bl	8001b7c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80016c6:	f000 fa83 	bl	8001bd0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Sine function */
  set_clock_TIM2();						// Setting frequency of timer 2
 80016ca:	f7ff ff41 	bl	8001550 <set_clock_TIM2>
  set_clock_TIM4();						// Setting frequency of timer 4
 80016ce:	f7ff ff79 	bl	80015c4 <set_clock_TIM4>
  HAL_TIM_Base_Start(&htim2);			// Start timer 2
 80016d2:	4814      	ldr	r0, [pc, #80]	; (8001724 <main+0x94>)
 80016d4:	f003 fe9d 	bl	8005412 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);			// Start timer 4
 80016d8:	4813      	ldr	r0, [pc, #76]	; (8001728 <main+0x98>)
 80016da:	f003 fe9a 	bl	8005412 <HAL_TIM_Base_Start>
  get_sine_val();						// Call get sineval function
 80016de:	f7ff fea7 	bl	8001430 <get_sine_val>
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, sine_val, Ns, DAC_ALIGN_12B_R); //Start DMA, passing list of sine values.
 80016e2:	2300      	movs	r3, #0
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	23c8      	movs	r3, #200	; 0xc8
 80016e8:	4a10      	ldr	r2, [pc, #64]	; (800172c <main+0x9c>)
 80016ea:	2100      	movs	r1, #0
 80016ec:	4810      	ldr	r0, [pc, #64]	; (8001730 <main+0xa0>)
 80016ee:	f000 ffef 	bl	80026d0 <HAL_DAC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_2, sine_val, Ns, DAC_ALIGN_12B_R); //Start DMA, passing list of sine values.
 80016f2:	2300      	movs	r3, #0
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	23c8      	movs	r3, #200	; 0xc8
 80016f8:	4a0c      	ldr	r2, [pc, #48]	; (800172c <main+0x9c>)
 80016fa:	2110      	movs	r1, #16
 80016fc:	480c      	ldr	r0, [pc, #48]	; (8001730 <main+0xa0>)
 80016fe:	f000 ffe7 	bl	80026d0 <HAL_DAC_Start_DMA>

  /* Setting up USB communications*/
  char txBuf[8];
  uint8_t count = 1;
 8001702:	2301      	movs	r3, #1
 8001704:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//
	  HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); //set correct UART handler
 8001706:	2208      	movs	r2, #8
 8001708:	490a      	ldr	r1, [pc, #40]	; (8001734 <main+0xa4>)
 800170a:	480b      	ldr	r0, [pc, #44]	; (8001738 <main+0xa8>)
 800170c:	f004 f9cc 	bl	8005aa8 <HAL_UART_Receive_DMA>
	  HAL_Delay(100);
 8001710:	2064      	movs	r0, #100	; 0x64
 8001712:	f000 fc15 	bl	8001f40 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart1, tx_buff, uartSize);
 8001716:	2208      	movs	r2, #8
 8001718:	4908      	ldr	r1, [pc, #32]	; (800173c <main+0xac>)
 800171a:	4807      	ldr	r0, [pc, #28]	; (8001738 <main+0xa8>)
 800171c:	f004 f958 	bl	80059d0 <HAL_UART_Transmit_DMA>
	  HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); //set correct UART handler
 8001720:	e7f1      	b.n	8001706 <main+0x76>
 8001722:	bf00      	nop
 8001724:	20000768 	.word	0x20000768
 8001728:	20000728 	.word	0x20000728
 800172c:	20000400 	.word	0x20000400
 8001730:	2000032c 	.word	0x2000032c
 8001734:	200003f4 	.word	0x200003f4
 8001738:	20000868 	.word	0x20000868
 800173c:	20000024 	.word	0x20000024

08001740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b094      	sub	sp, #80	; 0x50
 8001744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001746:	f107 0320 	add.w	r3, r7, #32
 800174a:	2230      	movs	r2, #48	; 0x30
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f008 fcd4 	bl	800a0fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	4b28      	ldr	r3, [pc, #160]	; (800180c <SystemClock_Config+0xcc>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	4a27      	ldr	r2, [pc, #156]	; (800180c <SystemClock_Config+0xcc>)
 800176e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
 8001774:	4b25      	ldr	r3, [pc, #148]	; (800180c <SystemClock_Config+0xcc>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001780:	2300      	movs	r3, #0
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	4b22      	ldr	r3, [pc, #136]	; (8001810 <SystemClock_Config+0xd0>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800178c:	4a20      	ldr	r2, [pc, #128]	; (8001810 <SystemClock_Config+0xd0>)
 800178e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <SystemClock_Config+0xd0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017a0:	2301      	movs	r3, #1
 80017a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017aa:	2302      	movs	r3, #2
 80017ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017b4:	2304      	movs	r3, #4
 80017b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017b8:	2348      	movs	r3, #72	; 0x48
 80017ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017bc:	2302      	movs	r3, #2
 80017be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80017c0:	2303      	movs	r3, #3
 80017c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c4:	f107 0320 	add.w	r3, r7, #32
 80017c8:	4618      	mov	r0, r3
 80017ca:	f003 f995 	bl	8004af8 <HAL_RCC_OscConfig>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017d4:	f000 f81e 	bl	8001814 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d8:	230f      	movs	r3, #15
 80017da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017dc:	2302      	movs	r3, #2
 80017de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	2102      	movs	r1, #2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f003 fbef 	bl	8004fd8 <HAL_RCC_ClockConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001800:	f000 f808 	bl	8001814 <Error_Handler>
  }
}
 8001804:	bf00      	nop
 8001806:	3750      	adds	r7, #80	; 0x50
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40023800 	.word	0x40023800
 8001810:	40007000 	.word	0x40007000

08001814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <HAL_MspInit+0x4c>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	4a0f      	ldr	r2, [pc, #60]	; (8001870 <HAL_MspInit+0x4c>)
 8001834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001838:	6453      	str	r3, [r2, #68]	; 0x44
 800183a:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <HAL_MspInit+0x4c>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	603b      	str	r3, [r7, #0]
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <HAL_MspInit+0x4c>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <HAL_MspInit+0x4c>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_MspInit+0x4c>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001886:	e7fe      	b.n	8001886 <HardFault_Handler+0x4>

08001888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800188c:	e7fe      	b.n	800188c <MemManage_Handler+0x4>

0800188e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <BusFault_Handler+0x4>

08001894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <UsageFault_Handler+0x4>

0800189a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018c8:	f000 fb1a 	bl	8001f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <DMA1_Stream5_IRQHandler+0x10>)
 80018d6:	f001 f9c7 	bl	8002c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200002cc 	.word	0x200002cc

080018e4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <DMA1_Stream6_IRQHandler+0x10>)
 80018ea:	f001 f9bd 	bl	8002c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000340 	.word	0x20000340

080018f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <USART1_IRQHandler+0x10>)
 80018fe:	f004 f953 	bl	8005ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000868 	.word	0x20000868

0800190c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <USART2_IRQHandler+0x10>)
 8001912:	f004 f949 	bl	8005ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200008a8 	.word	0x200008a8

08001920 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <DMA2_Stream2_IRQHandler+0x10>)
 8001926:	f001 f99f 	bl	8002c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000808 	.word	0x20000808

08001934 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001938:	4802      	ldr	r0, [pc, #8]	; (8001944 <OTG_FS_IRQHandler+0x10>)
 800193a:	f002 f8aa 	bl	8003a92 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20001dbc 	.word	0x20001dbc

08001948 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <DMA2_Stream7_IRQHandler+0x10>)
 800194e:	f001 f98b 	bl	8002c68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	200007a8 	.word	0x200007a8

0800195c <_sbrk>:
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <_sbrk+0x50>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x16>
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <_sbrk+0x50>)
 800196e:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <_sbrk+0x54>)
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <_sbrk+0x50>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <_sbrk+0x50>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	466a      	mov	r2, sp
 8001982:	4293      	cmp	r3, r2
 8001984:	d907      	bls.n	8001996 <_sbrk+0x3a>
 8001986:	f008 fb7f 	bl	800a088 <__errno>
 800198a:	4602      	mov	r2, r0
 800198c:	230c      	movs	r3, #12
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	f04f 33ff 	mov.w	r3, #4294967295
 8001994:	e006      	b.n	80019a4 <_sbrk+0x48>
 8001996:	4b05      	ldr	r3, [pc, #20]	; (80019ac <_sbrk+0x50>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	4a03      	ldr	r2, [pc, #12]	; (80019ac <_sbrk+0x50>)
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	4618      	mov	r0, r3
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	2000022c 	.word	0x2000022c
 80019b0:	200021c8 	.word	0x200021c8

080019b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019b8:	4b08      	ldr	r3, [pc, #32]	; (80019dc <SystemInit+0x28>)
 80019ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019be:	4a07      	ldr	r2, [pc, #28]	; (80019dc <SystemInit+0x28>)
 80019c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <SystemInit+0x28>)
 80019ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019ce:	609a      	str	r2, [r3, #8]
#endif
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019e6:	f107 0308 	add.w	r3, r7, #8
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f4:	463b      	mov	r3, r7
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <MX_TIM2_Init+0x94>)
 80019fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a16:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a1e:	2280      	movs	r2, #128	; 0x80
 8001a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a22:	4814      	ldr	r0, [pc, #80]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a24:	f003 fcca 	bl	80053bc <HAL_TIM_Base_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001a2e:	f7ff fef1 	bl	8001814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a38:	f107 0308 	add.w	r3, r7, #8
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	480d      	ldr	r0, [pc, #52]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a40:	f003 fd0b 	bl	800545a <HAL_TIM_ConfigClockSource>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001a4a:	f7ff fee3 	bl	8001814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a4e:	2320      	movs	r3, #32
 8001a50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a52:	2300      	movs	r3, #0
 8001a54:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a56:	463b      	mov	r3, r7
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4806      	ldr	r0, [pc, #24]	; (8001a74 <MX_TIM2_Init+0x94>)
 8001a5c:	f003 feee 	bl	800583c <HAL_TIMEx_MasterConfigSynchronization>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001a66:	f7ff fed5 	bl	8001814 <Error_Handler>
  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000768 	.word	0x20000768

08001a78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7e:	f107 0308 	add.w	r3, r7, #8
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001a94:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001a96:	4a1d      	ldr	r2, [pc, #116]	; (8001b0c <MX_TIM4_Init+0x94>)
 8001a98:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa0:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1;
 8001aa6:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aac:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001ab4:	2280      	movs	r2, #128	; 0x80
 8001ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ab8:	4813      	ldr	r0, [pc, #76]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001aba:	f003 fc7f 	bl	80053bc <HAL_TIM_Base_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001ac4:	f7ff fea6 	bl	8001814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001acc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001ad6:	f003 fcc0 	bl	800545a <HAL_TIM_ConfigClockSource>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001ae0:	f7ff fe98 	bl	8001814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ae4:	2320      	movs	r3, #32
 8001ae6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001aec:	463b      	mov	r3, r7
 8001aee:	4619      	mov	r1, r3
 8001af0:	4805      	ldr	r0, [pc, #20]	; (8001b08 <MX_TIM4_Init+0x90>)
 8001af2:	f003 fea3 	bl	800583c <HAL_TIMEx_MasterConfigSynchronization>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001afc:	f7ff fe8a 	bl	8001814 <Error_Handler>
  }

}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000728 	.word	0x20000728
 8001b0c:	40000800 	.word	0x40000800

08001b10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d10e      	bne.n	8001b40 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a12      	ldr	r2, [pc, #72]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001b3e:	e012      	b.n	8001b66 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM4)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0c      	ldr	r2, [pc, #48]	; (8001b78 <HAL_TIM_Base_MspInit+0x68>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d10d      	bne.n	8001b66 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60bb      	str	r3, [r7, #8]
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_TIM_Base_MspInit+0x64>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40000800 	.word	0x40000800

08001b7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <MX_USART1_UART_Init+0x50>)
 8001b84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b88:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001b8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b9a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba8:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bb4:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <MX_USART1_UART_Init+0x4c>)
 8001bb6:	f003 febd 	bl	8005934 <HAL_UART_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001bc0:	f7ff fe28 	bl	8001814 <Error_Handler>
  }

}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000868 	.word	0x20000868
 8001bcc:	40011000 	.word	0x40011000

08001bd0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001bd4:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bd6:	4a12      	ldr	r2, [pc, #72]	; (8001c20 <MX_USART2_UART_Init+0x50>)
 8001bd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bda:	4b10      	ldr	r3, [pc, #64]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001be0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c06:	4805      	ldr	r0, [pc, #20]	; (8001c1c <MX_USART2_UART_Init+0x4c>)
 8001c08:	f003 fe94 	bl	8005934 <HAL_UART_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c12:	f7ff fdff 	bl	8001814 <Error_Handler>
  }

}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200008a8 	.word	0x200008a8
 8001c20:	40004400 	.word	0x40004400

08001c24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08c      	sub	sp, #48	; 0x30
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a69      	ldr	r2, [pc, #420]	; (8001de8 <HAL_UART_MspInit+0x1c4>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	f040 8092 	bne.w	8001d6c <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
 8001c4c:	4b67      	ldr	r3, [pc, #412]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	4a66      	ldr	r2, [pc, #408]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c52:	f043 0310 	orr.w	r3, r3, #16
 8001c56:	6453      	str	r3, [r2, #68]	; 0x44
 8001c58:	4b64      	ldr	r3, [pc, #400]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	4b60      	ldr	r3, [pc, #384]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	4a5f      	ldr	r2, [pc, #380]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6313      	str	r3, [r2, #48]	; 0x30
 8001c74:	4b5d      	ldr	r3, [pc, #372]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c80:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c92:	2307      	movs	r3, #7
 8001c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4854      	ldr	r0, [pc, #336]	; (8001df0 <HAL_UART_MspInit+0x1cc>)
 8001c9e:	f001 fa4b 	bl	8003138 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001ca2:	4b54      	ldr	r3, [pc, #336]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001ca4:	4a54      	ldr	r2, [pc, #336]	; (8001df8 <HAL_UART_MspInit+0x1d4>)
 8001ca6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001ca8:	4b52      	ldr	r3, [pc, #328]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001caa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cae:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cb0:	4b50      	ldr	r3, [pc, #320]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb6:	4b4f      	ldr	r3, [pc, #316]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001cbc:	4b4d      	ldr	r3, [pc, #308]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cc2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cc4:	4b4b      	ldr	r3, [pc, #300]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cca:	4b4a      	ldr	r3, [pc, #296]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001cd0:	4b48      	ldr	r3, [pc, #288]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001cd6:	4b47      	ldr	r3, [pc, #284]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cdc:	4b45      	ldr	r3, [pc, #276]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001ce2:	4844      	ldr	r0, [pc, #272]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001ce4:	f000 fe98 	bl	8002a18 <HAL_DMA_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001cee:	f7ff fd91 	bl	8001814 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a3f      	ldr	r2, [pc, #252]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cf6:	635a      	str	r2, [r3, #52]	; 0x34
 8001cf8:	4a3e      	ldr	r2, [pc, #248]	; (8001df4 <HAL_UART_MspInit+0x1d0>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001cfe:	4b3f      	ldr	r3, [pc, #252]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d00:	4a3f      	ldr	r2, [pc, #252]	; (8001e00 <HAL_UART_MspInit+0x1dc>)
 8001d02:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001d04:	4b3d      	ldr	r3, [pc, #244]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d0a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d0c:	4b3b      	ldr	r3, [pc, #236]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d0e:	2240      	movs	r2, #64	; 0x40
 8001d10:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d12:	4b3a      	ldr	r3, [pc, #232]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d18:	4b38      	ldr	r3, [pc, #224]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d1e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d20:	4b36      	ldr	r3, [pc, #216]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d26:	4b35      	ldr	r3, [pc, #212]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001d2c:	4b33      	ldr	r3, [pc, #204]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d32:	4b32      	ldr	r3, [pc, #200]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d38:	4b30      	ldr	r3, [pc, #192]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001d3e:	482f      	ldr	r0, [pc, #188]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d40:	f000 fe6a 	bl	8002a18 <HAL_DMA_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001d4a:	f7ff fd63 	bl	8001814 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a2a      	ldr	r2, [pc, #168]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d52:	631a      	str	r2, [r3, #48]	; 0x30
 8001d54:	4a29      	ldr	r2, [pc, #164]	; (8001dfc <HAL_UART_MspInit+0x1d8>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	2025      	movs	r0, #37	; 0x25
 8001d60:	f000 fc5d 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d64:	2025      	movs	r0, #37	; 0x25
 8001d66:	f000 fc76 	bl	8002656 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d6a:	e038      	b.n	8001dde <HAL_UART_MspInit+0x1ba>
  else if(uartHandle->Instance==USART2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a24      	ldr	r2, [pc, #144]	; (8001e04 <HAL_UART_MspInit+0x1e0>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d133      	bne.n	8001dde <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b19      	ldr	r3, [pc, #100]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	4a14      	ldr	r2, [pc, #80]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6313      	str	r3, [r2, #48]	; 0x30
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_UART_MspInit+0x1c8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dae:	230c      	movs	r3, #12
 8001db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dbe:	2307      	movs	r3, #7
 8001dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4809      	ldr	r0, [pc, #36]	; (8001df0 <HAL_UART_MspInit+0x1cc>)
 8001dca:	f001 f9b5 	bl	8003138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	2026      	movs	r0, #38	; 0x26
 8001dd4:	f000 fc23 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001dd8:	2026      	movs	r0, #38	; 0x26
 8001dda:	f000 fc3c 	bl	8002656 <HAL_NVIC_EnableIRQ>
}
 8001dde:	bf00      	nop
 8001de0:	3730      	adds	r7, #48	; 0x30
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020000 	.word	0x40020000
 8001df4:	20000808 	.word	0x20000808
 8001df8:	40026440 	.word	0x40026440
 8001dfc:	200007a8 	.word	0x200007a8
 8001e00:	400264b8 	.word	0x400264b8
 8001e04:	40004400 	.word	0x40004400

08001e08 <Reset_Handler>:
 8001e08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e40 <LoopFillZerobss+0x14>
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	e003      	b.n	8001e18 <LoopCopyDataInit>

08001e10 <CopyDataInit>:
 8001e10:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <LoopFillZerobss+0x18>)
 8001e12:	585b      	ldr	r3, [r3, r1]
 8001e14:	5043      	str	r3, [r0, r1]
 8001e16:	3104      	adds	r1, #4

08001e18 <LoopCopyDataInit>:
 8001e18:	480b      	ldr	r0, [pc, #44]	; (8001e48 <LoopFillZerobss+0x1c>)
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <LoopFillZerobss+0x20>)
 8001e1c:	1842      	adds	r2, r0, r1
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d3f6      	bcc.n	8001e10 <CopyDataInit>
 8001e22:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <LoopFillZerobss+0x24>)
 8001e24:	e002      	b.n	8001e2c <LoopFillZerobss>

08001e26 <FillZerobss>:
 8001e26:	2300      	movs	r3, #0
 8001e28:	f842 3b04 	str.w	r3, [r2], #4

08001e2c <LoopFillZerobss>:
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <LoopFillZerobss+0x28>)
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d3f9      	bcc.n	8001e26 <FillZerobss>
 8001e32:	f7ff fdbf 	bl	80019b4 <SystemInit>
 8001e36:	f008 f92d 	bl	800a094 <__libc_init_array>
 8001e3a:	f7ff fc29 	bl	8001690 <main>
 8001e3e:	4770      	bx	lr
 8001e40:	20030000 	.word	0x20030000
 8001e44:	0800b510 	.word	0x0800b510
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000210 	.word	0x20000210
 8001e50:	20000210 	.word	0x20000210
 8001e54:	200021c8 	.word	0x200021c8

08001e58 <ADC_IRQHandler>:
 8001e58:	e7fe      	b.n	8001e58 <ADC_IRQHandler>
	...

08001e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e60:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <HAL_Init+0x40>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <HAL_Init+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_Init+0x40>)
 8001e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_Init+0x40>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_Init+0x40>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f000 fbbf 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f000 f808 	bl	8001ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e90:	f7ff fcc8 	bl	8001824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_InitTick+0x54>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_InitTick+0x58>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 fbd7 	bl	8002672 <HAL_SYSTICK_Config>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e00e      	b.n	8001eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b0f      	cmp	r3, #15
 8001ed2:	d80a      	bhi.n	8001eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8001edc:	f000 fb9f 	bl	800261e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee0:	4a06      	ldr	r2, [pc, #24]	; (8001efc <HAL_InitTick+0x5c>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	2000002c 	.word	0x2000002c
 8001ef8:	20000034 	.word	0x20000034
 8001efc:	20000030 	.word	0x20000030

08001f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_IncTick+0x20>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_IncTick+0x24>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <HAL_IncTick+0x24>)
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000034 	.word	0x20000034
 8001f24:	200008e8 	.word	0x200008e8

08001f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <HAL_GetTick+0x14>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	200008e8 	.word	0x200008e8

08001f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff ffee 	bl	8001f28 <HAL_GetTick>
 8001f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d005      	beq.n	8001f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5a:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <HAL_Delay+0x40>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f66:	bf00      	nop
 8001f68:	f7ff ffde 	bl	8001f28 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f7      	bhi.n	8001f68 <HAL_Delay+0x28>
  {
  }
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000034 	.word	0x20000034

08001f84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e033      	b.n	8002002 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d109      	bne.n	8001fb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7fe ffe6 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d118      	bne.n	8001ff4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fca:	f023 0302 	bic.w	r3, r3, #2
 8001fce:	f043 0202 	orr.w	r2, r3, #2
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f94a 	bl	8002270 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	f023 0303 	bic.w	r3, r3, #3
 8001fea:	f043 0201 	orr.w	r2, r3, #1
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ff2:	e001      	b.n	8001ff8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002020:	2b01      	cmp	r3, #1
 8002022:	d101      	bne.n	8002028 <HAL_ADC_ConfigChannel+0x1c>
 8002024:	2302      	movs	r3, #2
 8002026:	e113      	b.n	8002250 <HAL_ADC_ConfigChannel+0x244>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b09      	cmp	r3, #9
 8002036:	d925      	bls.n	8002084 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68d9      	ldr	r1, [r3, #12]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	b29b      	uxth	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	3b1e      	subs	r3, #30
 800204e:	2207      	movs	r2, #7
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43da      	mvns	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	400a      	ands	r2, r1
 800205c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68d9      	ldr	r1, [r3, #12]
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	b29b      	uxth	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	4603      	mov	r3, r0
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4403      	add	r3, r0
 8002076:	3b1e      	subs	r3, #30
 8002078:	409a      	lsls	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	e022      	b.n	80020ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6919      	ldr	r1, [r3, #16]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	b29b      	uxth	r3, r3
 8002090:	461a      	mov	r2, r3
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	2207      	movs	r2, #7
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	400a      	ands	r2, r1
 80020a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6919      	ldr	r1, [r3, #16]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	4618      	mov	r0, r3
 80020ba:	4603      	mov	r3, r0
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4403      	add	r3, r0
 80020c0:	409a      	lsls	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b06      	cmp	r3, #6
 80020d0:	d824      	bhi.n	800211c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	3b05      	subs	r3, #5
 80020e4:	221f      	movs	r2, #31
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	400a      	ands	r2, r1
 80020f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	4618      	mov	r0, r3
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	3b05      	subs	r3, #5
 800210e:	fa00 f203 	lsl.w	r2, r0, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	635a      	str	r2, [r3, #52]	; 0x34
 800211a:	e04c      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b0c      	cmp	r3, #12
 8002122:	d824      	bhi.n	800216e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	4613      	mov	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4413      	add	r3, r2
 8002134:	3b23      	subs	r3, #35	; 0x23
 8002136:	221f      	movs	r2, #31
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43da      	mvns	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	400a      	ands	r2, r1
 8002144:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	b29b      	uxth	r3, r3
 8002152:	4618      	mov	r0, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	3b23      	subs	r3, #35	; 0x23
 8002160:	fa00 f203 	lsl.w	r2, r0, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
 800216c:	e023      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b41      	subs	r3, #65	; 0x41
 8002180:	221f      	movs	r2, #31
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	400a      	ands	r2, r1
 800218e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	b29b      	uxth	r3, r3
 800219c:	4618      	mov	r0, r3
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	3b41      	subs	r3, #65	; 0x41
 80021aa:	fa00 f203 	lsl.w	r2, r0, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b6:	4b29      	ldr	r3, [pc, #164]	; (800225c <HAL_ADC_ConfigChannel+0x250>)
 80021b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a28      	ldr	r2, [pc, #160]	; (8002260 <HAL_ADC_ConfigChannel+0x254>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d10f      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x1d8>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b12      	cmp	r3, #18
 80021ca:	d10b      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a1d      	ldr	r2, [pc, #116]	; (8002260 <HAL_ADC_ConfigChannel+0x254>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d12b      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x23a>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1c      	ldr	r2, [pc, #112]	; (8002264 <HAL_ADC_ConfigChannel+0x258>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d003      	beq.n	8002200 <HAL_ADC_ConfigChannel+0x1f4>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b11      	cmp	r3, #17
 80021fe:	d122      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a11      	ldr	r2, [pc, #68]	; (8002264 <HAL_ADC_ConfigChannel+0x258>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d111      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002222:	4b11      	ldr	r3, [pc, #68]	; (8002268 <HAL_ADC_ConfigChannel+0x25c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a11      	ldr	r2, [pc, #68]	; (800226c <HAL_ADC_ConfigChannel+0x260>)
 8002228:	fba2 2303 	umull	r2, r3, r2, r3
 800222c:	0c9a      	lsrs	r2, r3, #18
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002238:	e002      	b.n	8002240 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	3b01      	subs	r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f9      	bne.n	800223a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40012300 	.word	0x40012300
 8002260:	40012000 	.word	0x40012000
 8002264:	10000012 	.word	0x10000012
 8002268:	2000002c 	.word	0x2000002c
 800226c:	431bde83 	.word	0x431bde83

08002270 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002278:	4b79      	ldr	r3, [pc, #484]	; (8002460 <ADC_Init+0x1f0>)
 800227a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	431a      	orrs	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6859      	ldr	r1, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	021a      	lsls	r2, r3, #8
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	6859      	ldr	r1, [r3, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68da      	ldr	r2, [r3, #12]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	4a58      	ldr	r2, [pc, #352]	; (8002464 <ADC_Init+0x1f4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d022      	beq.n	800234e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002316:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6899      	ldr	r1, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002338:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6899      	ldr	r1, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	e00f      	b.n	800236e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800235c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800236c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 0202 	bic.w	r2, r2, #2
 800237c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6899      	ldr	r1, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7e1b      	ldrb	r3, [r3, #24]
 8002388:	005a      	lsls	r2, r3, #1
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	430a      	orrs	r2, r1
 8002390:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d01b      	beq.n	80023d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6859      	ldr	r1, [r3, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	3b01      	subs	r3, #1
 80023c8:	035a      	lsls	r2, r3, #13
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	e007      	b.n	80023e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	3b01      	subs	r3, #1
 8002400:	051a      	lsls	r2, r3, #20
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002426:	025a      	lsls	r2, r3, #9
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800243e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6899      	ldr	r1, [r3, #8]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	029a      	lsls	r2, r3, #10
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	609a      	str	r2, [r3, #8]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	40012300 	.word	0x40012300
 8002464:	0f000001 	.word	0x0f000001

08002468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f003 0307 	and.w	r3, r3, #7
 8002476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002478:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002484:	4013      	ands	r3, r2
 8002486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002490:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002494:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800249a:	4a04      	ldr	r2, [pc, #16]	; (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	60d3      	str	r3, [r2, #12]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b4:	4b04      	ldr	r3, [pc, #16]	; (80024c8 <__NVIC_GetPriorityGrouping+0x18>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	f003 0307 	and.w	r3, r3, #7
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	db0b      	blt.n	80024f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	f003 021f 	and.w	r2, r3, #31
 80024e4:	4907      	ldr	r1, [pc, #28]	; (8002504 <__NVIC_EnableIRQ+0x38>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	2001      	movs	r0, #1
 80024ee:	fa00 f202 	lsl.w	r2, r0, r2
 80024f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e100 	.word	0xe000e100

08002508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	6039      	str	r1, [r7, #0]
 8002512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	db0a      	blt.n	8002532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	b2da      	uxtb	r2, r3
 8002520:	490c      	ldr	r1, [pc, #48]	; (8002554 <__NVIC_SetPriority+0x4c>)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	0112      	lsls	r2, r2, #4
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	440b      	add	r3, r1
 800252c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002530:	e00a      	b.n	8002548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	b2da      	uxtb	r2, r3
 8002536:	4908      	ldr	r1, [pc, #32]	; (8002558 <__NVIC_SetPriority+0x50>)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	3b04      	subs	r3, #4
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	440b      	add	r3, r1
 8002546:	761a      	strb	r2, [r3, #24]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	; 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f1c3 0307 	rsb	r3, r3, #7
 8002576:	2b04      	cmp	r3, #4
 8002578:	bf28      	it	cs
 800257a:	2304      	movcs	r3, #4
 800257c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3304      	adds	r3, #4
 8002582:	2b06      	cmp	r3, #6
 8002584:	d902      	bls.n	800258c <NVIC_EncodePriority+0x30>
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3b03      	subs	r3, #3
 800258a:	e000      	b.n	800258e <NVIC_EncodePriority+0x32>
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002590:	f04f 32ff 	mov.w	r2, #4294967295
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	401a      	ands	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a4:	f04f 31ff 	mov.w	r1, #4294967295
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	fa01 f303 	lsl.w	r3, r1, r3
 80025ae:	43d9      	mvns	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	4313      	orrs	r3, r2
         );
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3724      	adds	r7, #36	; 0x24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
	...

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025d4:	d301      	bcc.n	80025da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00f      	b.n	80025fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025da:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <SysTick_Config+0x40>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e2:	210f      	movs	r1, #15
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f7ff ff8e 	bl	8002508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ec:	4b05      	ldr	r3, [pc, #20]	; (8002604 <SysTick_Config+0x40>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f2:	4b04      	ldr	r3, [pc, #16]	; (8002604 <SysTick_Config+0x40>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	e000e010 	.word	0xe000e010

08002608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff29 	bl	8002468 <__NVIC_SetPriorityGrouping>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002630:	f7ff ff3e 	bl	80024b0 <__NVIC_GetPriorityGrouping>
 8002634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff ff8e 	bl	800255c <NVIC_EncodePriority>
 8002640:	4602      	mov	r2, r0
 8002642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff5d 	bl	8002508 <__NVIC_SetPriority>
}
 800264e:	bf00      	nop
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff31 	bl	80024cc <__NVIC_EnableIRQ>
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff ffa2 	bl	80025c4 <SysTick_Config>
 8002680:	4603      	mov	r3, r0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e014      	b.n	80026c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d105      	bne.n	80026b2 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7fe fd0b 	bl	80010c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
 80026dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	795b      	ldrb	r3, [r3, #5]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_DAC_Start_DMA+0x1e>
 80026ea:	2302      	movs	r3, #2
 80026ec:	e08e      	b.n	800280c <HAL_DAC_Start_DMA+0x13c>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2201      	movs	r2, #1
 80026f2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2202      	movs	r2, #2
 80026f8:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d12a      	bne.n	8002756 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	4a43      	ldr	r2, [pc, #268]	; (8002814 <HAL_DAC_Start_DMA+0x144>)
 8002706:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	4a42      	ldr	r2, [pc, #264]	; (8002818 <HAL_DAC_Start_DMA+0x148>)
 800270e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	4a41      	ldr	r2, [pc, #260]	; (800281c <HAL_DAC_Start_DMA+0x14c>)
 8002716:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002726:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	2b04      	cmp	r3, #4
 800272c:	d009      	beq.n	8002742 <HAL_DAC_Start_DMA+0x72>
 800272e:	2b08      	cmp	r3, #8
 8002730:	d00c      	beq.n	800274c <HAL_DAC_Start_DMA+0x7c>
 8002732:	2b00      	cmp	r3, #0
 8002734:	d000      	beq.n	8002738 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002736:	e039      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	3308      	adds	r3, #8
 800273e:	617b      	str	r3, [r7, #20]
        break;
 8002740:	e034      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	330c      	adds	r3, #12
 8002748:	617b      	str	r3, [r7, #20]
        break;
 800274a:	e02f      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	3310      	adds	r3, #16
 8002752:	617b      	str	r3, [r7, #20]
        break;
 8002754:	e02a      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	4a31      	ldr	r2, [pc, #196]	; (8002820 <HAL_DAC_Start_DMA+0x150>)
 800275c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	4a30      	ldr	r2, [pc, #192]	; (8002824 <HAL_DAC_Start_DMA+0x154>)
 8002764:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	4a2f      	ldr	r2, [pc, #188]	; (8002828 <HAL_DAC_Start_DMA+0x158>)
 800276c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800277c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 800277e:	6a3b      	ldr	r3, [r7, #32]
 8002780:	2b04      	cmp	r3, #4
 8002782:	d009      	beq.n	8002798 <HAL_DAC_Start_DMA+0xc8>
 8002784:	2b08      	cmp	r3, #8
 8002786:	d00c      	beq.n	80027a2 <HAL_DAC_Start_DMA+0xd2>
 8002788:	2b00      	cmp	r3, #0
 800278a:	d000      	beq.n	800278e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800278c:	e00e      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	3314      	adds	r3, #20
 8002794:	617b      	str	r3, [r7, #20]
        break;
 8002796:	e009      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	3318      	adds	r3, #24
 800279e:	617b      	str	r3, [r7, #20]
        break;
 80027a0:	e004      	b.n	80027ac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	331c      	adds	r3, #28
 80027a8:	617b      	str	r3, [r7, #20]
        break;
 80027aa:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10f      	bne.n	80027d2 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027c0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6898      	ldr	r0, [r3, #8]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	f000 f9d2 	bl	8002b74 <HAL_DMA_Start_IT>
 80027d0:	e00e      	b.n	80027f0 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80027e0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	68d8      	ldr	r0, [r3, #12]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	f000 f9c2 	bl	8002b74 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6819      	ldr	r1, [r3, #0]
 80027f6:	2201      	movs	r2, #1
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	409a      	lsls	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	08002903 	.word	0x08002903
 8002818:	08002925 	.word	0x08002925
 800281c:	08002941 	.word	0x08002941
 8002820:	080029ab 	.word	0x080029ab
 8002824:	080029cd 	.word	0x080029cd
 8002828:	080029e9 	.word	0x080029e9

0800282c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002868:	b480      	push	{r7}
 800286a:	b087      	sub	sp, #28
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	2300      	movs	r3, #0
 800287a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	795b      	ldrb	r3, [r3, #5]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_DAC_ConfigChannel+0x20>
 8002884:	2302      	movs	r3, #2
 8002886:	e036      	b.n	80028f6 <HAL_DAC_ConfigChannel+0x8e>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2201      	movs	r2, #1
 800288c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2202      	movs	r2, #2
 8002892:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800289c:	f640 72fe 	movw	r2, #4094	; 0xffe
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	4013      	ands	r3, r2
 80028ac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6819      	ldr	r1, [r3, #0]
 80028d6:	22c0      	movs	r2, #192	; 0xc0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43da      	mvns	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	371c      	adds	r7, #28
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800290e:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7ff ff8b 	bl	800282c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2201      	movs	r2, #1
 800291a:	711a      	strb	r2, [r3, #4]
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002930:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f7ff ff84 	bl	8002840 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002938:	bf00      	nop
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	f043 0204 	orr.w	r2, r3, #4
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f7ff ff7a 	bl	8002854 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2201      	movs	r2, #1
 8002964:	711a      	strb	r2, [r3, #4]
}
 8002966:	bf00      	nop
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b084      	sub	sp, #16
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b6:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f7ff ffd8 	bl	800296e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2201      	movs	r2, #1
 80029c2:	711a      	strb	r2, [r3, #4]
}
 80029c4:	bf00      	nop
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d8:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f7ff ffd1 	bl	8002982 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80029e0:	bf00      	nop
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f4:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	f043 0204 	orr.w	r2, r3, #4
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f7ff ffc7 	bl	8002996 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	711a      	strb	r2, [r3, #4]
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
	...

08002a18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a24:	f7ff fa80 	bl	8001f28 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e099      	b.n	8002b68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0201 	bic.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a54:	e00f      	b.n	8002a76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a56:	f7ff fa67 	bl	8001f28 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b05      	cmp	r3, #5
 8002a62:	d908      	bls.n	8002a76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2220      	movs	r2, #32
 8002a68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e078      	b.n	8002b68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1e8      	bne.n	8002a56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	4b38      	ldr	r3, [pc, #224]	; (8002b70 <HAL_DMA_Init+0x158>)
 8002a90:	4013      	ands	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d107      	bne.n	8002ae0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	f023 0307 	bic.w	r3, r3, #7
 8002af6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d117      	bne.n	8002b3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00e      	beq.n	8002b3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 fa91 	bl	8003044 <DMA_CheckFifoParam>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d008      	beq.n	8002b3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2240      	movs	r2, #64	; 0x40
 8002b2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b36:	2301      	movs	r3, #1
 8002b38:	e016      	b.n	8002b68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 fa48 	bl	8002fd8 <DMA_CalcBaseAndBitshift>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b50:	223f      	movs	r2, #63	; 0x3f
 8002b52:	409a      	lsls	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	f010803f 	.word	0xf010803f

08002b74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <HAL_DMA_Start_IT+0x26>
 8002b96:	2302      	movs	r3, #2
 8002b98:	e040      	b.n	8002c1c <HAL_DMA_Start_IT+0xa8>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d12f      	bne.n	8002c0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2202      	movs	r2, #2
 8002bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	68b9      	ldr	r1, [r7, #8]
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f000 f9da 	bl	8002f7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bcc:	223f      	movs	r2, #63	; 0x3f
 8002bce:	409a      	lsls	r2, r3
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0216 	orr.w	r2, r2, #22
 8002be2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d007      	beq.n	8002bfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0208 	orr.w	r2, r2, #8
 8002bfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	e005      	b.n	8002c1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
 8002c18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d004      	beq.n	8002c42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2280      	movs	r2, #128	; 0x80
 8002c3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e00c      	b.n	8002c5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2205      	movs	r2, #5
 8002c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 0201 	bic.w	r2, r2, #1
 8002c58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c74:	4b92      	ldr	r3, [pc, #584]	; (8002ec0 <HAL_DMA_IRQHandler+0x258>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a92      	ldr	r2, [pc, #584]	; (8002ec4 <HAL_DMA_IRQHandler+0x25c>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	0a9b      	lsrs	r3, r3, #10
 8002c80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c92:	2208      	movs	r2, #8
 8002c94:	409a      	lsls	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d01a      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d013      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0204 	bic.w	r2, r2, #4
 8002cba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc0:	2208      	movs	r2, #8
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd8:	2201      	movs	r2, #1
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d012      	beq.n	8002d0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00b      	beq.n	8002d0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	409a      	lsls	r2, r3
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d02:	f043 0202 	orr.w	r2, r3, #2
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0e:	2204      	movs	r2, #4
 8002d10:	409a      	lsls	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d012      	beq.n	8002d40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00b      	beq.n	8002d40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d2c:	2204      	movs	r2, #4
 8002d2e:	409a      	lsls	r2, r3
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d38:	f043 0204 	orr.w	r2, r3, #4
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d44:	2210      	movs	r2, #16
 8002d46:	409a      	lsls	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d043      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d03c      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d62:	2210      	movs	r2, #16
 8002d64:	409a      	lsls	r2, r3
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d018      	beq.n	8002daa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d108      	bne.n	8002d98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d024      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	4798      	blx	r3
 8002d96:	e01f      	b.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01b      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	4798      	blx	r3
 8002da8:	e016      	b.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d107      	bne.n	8002dc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 0208 	bic.w	r2, r2, #8
 8002dc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ddc:	2220      	movs	r2, #32
 8002dde:	409a      	lsls	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 808e 	beq.w	8002f06 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8086 	beq.w	8002f06 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfe:	2220      	movs	r2, #32
 8002e00:	409a      	lsls	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d136      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0216 	bic.w	r2, r2, #22
 8002e20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d103      	bne.n	8002e42 <HAL_DMA_IRQHandler+0x1da>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d007      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0208 	bic.w	r2, r2, #8
 8002e50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e56:	223f      	movs	r2, #63	; 0x3f
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d07d      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	4798      	blx	r3
        }
        return;
 8002e7e:	e078      	b.n	8002f72 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d01c      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d108      	bne.n	8002eae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d030      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	4798      	blx	r3
 8002eac:	e02b      	b.n	8002f06 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d027      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	4798      	blx	r3
 8002ebe:	e022      	b.n	8002f06 <HAL_DMA_IRQHandler+0x29e>
 8002ec0:	2000002c 	.word	0x2000002c
 8002ec4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10f      	bne.n	8002ef6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0210 	bic.w	r2, r2, #16
 8002ee4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d032      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d022      	beq.n	8002f60 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2205      	movs	r2, #5
 8002f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0201 	bic.w	r2, r2, #1
 8002f30:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	3301      	adds	r3, #1
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d307      	bcc.n	8002f4e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1f2      	bne.n	8002f32 <HAL_DMA_IRQHandler+0x2ca>
 8002f4c:	e000      	b.n	8002f50 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f4e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4798      	blx	r3
 8002f70:	e000      	b.n	8002f74 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f72:	bf00      	nop
    }
  }
}
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop

08002f7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
 8002f88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2b40      	cmp	r3, #64	; 0x40
 8002fa8:	d108      	bne.n	8002fbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fba:	e007      	b.n	8002fcc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	60da      	str	r2, [r3, #12]
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	3b10      	subs	r3, #16
 8002fe8:	4a14      	ldr	r2, [pc, #80]	; (800303c <DMA_CalcBaseAndBitshift+0x64>)
 8002fea:	fba2 2303 	umull	r2, r3, r2, r3
 8002fee:	091b      	lsrs	r3, r3, #4
 8002ff0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ff2:	4a13      	ldr	r2, [pc, #76]	; (8003040 <DMA_CalcBaseAndBitshift+0x68>)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2b03      	cmp	r3, #3
 8003004:	d909      	bls.n	800301a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800300e:	f023 0303 	bic.w	r3, r3, #3
 8003012:	1d1a      	adds	r2, r3, #4
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	659a      	str	r2, [r3, #88]	; 0x58
 8003018:	e007      	b.n	800302a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003022:	f023 0303 	bic.w	r3, r3, #3
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800302e:	4618      	mov	r0, r3
 8003030:	3714      	adds	r7, #20
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	aaaaaaab 	.word	0xaaaaaaab
 8003040:	0800b320 	.word	0x0800b320

08003044 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003054:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d11f      	bne.n	800309e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	2b03      	cmp	r3, #3
 8003062:	d855      	bhi.n	8003110 <DMA_CheckFifoParam+0xcc>
 8003064:	a201      	add	r2, pc, #4	; (adr r2, 800306c <DMA_CheckFifoParam+0x28>)
 8003066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306a:	bf00      	nop
 800306c:	0800307d 	.word	0x0800307d
 8003070:	0800308f 	.word	0x0800308f
 8003074:	0800307d 	.word	0x0800307d
 8003078:	08003111 	.word	0x08003111
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003080:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d045      	beq.n	8003114 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800308c:	e042      	b.n	8003114 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003092:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003096:	d13f      	bne.n	8003118 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800309c:	e03c      	b.n	8003118 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030a6:	d121      	bne.n	80030ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d836      	bhi.n	800311c <DMA_CheckFifoParam+0xd8>
 80030ae:	a201      	add	r2, pc, #4	; (adr r2, 80030b4 <DMA_CheckFifoParam+0x70>)
 80030b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b4:	080030c5 	.word	0x080030c5
 80030b8:	080030cb 	.word	0x080030cb
 80030bc:	080030c5 	.word	0x080030c5
 80030c0:	080030dd 	.word	0x080030dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	73fb      	strb	r3, [r7, #15]
      break;
 80030c8:	e02f      	b.n	800312a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d024      	beq.n	8003120 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030da:	e021      	b.n	8003120 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030e4:	d11e      	bne.n	8003124 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030ea:	e01b      	b.n	8003124 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d902      	bls.n	80030f8 <DMA_CheckFifoParam+0xb4>
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d003      	beq.n	80030fe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030f6:	e018      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	73fb      	strb	r3, [r7, #15]
      break;
 80030fc:	e015      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003102:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00e      	beq.n	8003128 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	73fb      	strb	r3, [r7, #15]
      break;
 800310e:	e00b      	b.n	8003128 <DMA_CheckFifoParam+0xe4>
      break;
 8003110:	bf00      	nop
 8003112:	e00a      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;
 8003114:	bf00      	nop
 8003116:	e008      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;
 8003118:	bf00      	nop
 800311a:	e006      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;
 800311c:	bf00      	nop
 800311e:	e004      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;
 8003120:	bf00      	nop
 8003122:	e002      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;   
 8003124:	bf00      	nop
 8003126:	e000      	b.n	800312a <DMA_CheckFifoParam+0xe6>
      break;
 8003128:	bf00      	nop
    }
  } 
  
  return status; 
 800312a:	7bfb      	ldrb	r3, [r7, #15]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	; 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	e177      	b.n	8003444 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003154:	2201      	movs	r2, #1
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	f040 8166 	bne.w	800343e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d00b      	beq.n	8003192 <HAL_GPIO_Init+0x5a>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b02      	cmp	r3, #2
 8003180:	d007      	beq.n	8003192 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003186:	2b11      	cmp	r3, #17
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b12      	cmp	r3, #18
 8003190:	d130      	bne.n	80031f4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	2203      	movs	r2, #3
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031c8:	2201      	movs	r2, #1
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 0201 	and.w	r2, r3, #1
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	2203      	movs	r2, #3
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b02      	cmp	r3, #2
 800322a:	d003      	beq.n	8003234 <HAL_GPIO_Init+0xfc>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b12      	cmp	r3, #18
 8003232:	d123      	bne.n	800327c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3208      	adds	r2, #8
 800323c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	220f      	movs	r2, #15
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	08da      	lsrs	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3208      	adds	r2, #8
 8003276:	69b9      	ldr	r1, [r7, #24]
 8003278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0203 	and.w	r2, r3, #3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80c0 	beq.w	800343e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	4b65      	ldr	r3, [pc, #404]	; (8003458 <HAL_GPIO_Init+0x320>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	4a64      	ldr	r2, [pc, #400]	; (8003458 <HAL_GPIO_Init+0x320>)
 80032c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032cc:	6453      	str	r3, [r2, #68]	; 0x44
 80032ce:	4b62      	ldr	r3, [pc, #392]	; (8003458 <HAL_GPIO_Init+0x320>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032da:	4a60      	ldr	r2, [pc, #384]	; (800345c <HAL_GPIO_Init+0x324>)
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	3302      	adds	r3, #2
 80032e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	220f      	movs	r2, #15
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	43db      	mvns	r3, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4013      	ands	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a57      	ldr	r2, [pc, #348]	; (8003460 <HAL_GPIO_Init+0x328>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d037      	beq.n	8003376 <HAL_GPIO_Init+0x23e>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a56      	ldr	r2, [pc, #344]	; (8003464 <HAL_GPIO_Init+0x32c>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d031      	beq.n	8003372 <HAL_GPIO_Init+0x23a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a55      	ldr	r2, [pc, #340]	; (8003468 <HAL_GPIO_Init+0x330>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d02b      	beq.n	800336e <HAL_GPIO_Init+0x236>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a54      	ldr	r2, [pc, #336]	; (800346c <HAL_GPIO_Init+0x334>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d025      	beq.n	800336a <HAL_GPIO_Init+0x232>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a53      	ldr	r2, [pc, #332]	; (8003470 <HAL_GPIO_Init+0x338>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01f      	beq.n	8003366 <HAL_GPIO_Init+0x22e>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a52      	ldr	r2, [pc, #328]	; (8003474 <HAL_GPIO_Init+0x33c>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d019      	beq.n	8003362 <HAL_GPIO_Init+0x22a>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a51      	ldr	r2, [pc, #324]	; (8003478 <HAL_GPIO_Init+0x340>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d013      	beq.n	800335e <HAL_GPIO_Init+0x226>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a50      	ldr	r2, [pc, #320]	; (800347c <HAL_GPIO_Init+0x344>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00d      	beq.n	800335a <HAL_GPIO_Init+0x222>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a4f      	ldr	r2, [pc, #316]	; (8003480 <HAL_GPIO_Init+0x348>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d007      	beq.n	8003356 <HAL_GPIO_Init+0x21e>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a4e      	ldr	r2, [pc, #312]	; (8003484 <HAL_GPIO_Init+0x34c>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_GPIO_Init+0x21a>
 800334e:	2309      	movs	r3, #9
 8003350:	e012      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003352:	230a      	movs	r3, #10
 8003354:	e010      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003356:	2308      	movs	r3, #8
 8003358:	e00e      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800335a:	2307      	movs	r3, #7
 800335c:	e00c      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800335e:	2306      	movs	r3, #6
 8003360:	e00a      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003362:	2305      	movs	r3, #5
 8003364:	e008      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003366:	2304      	movs	r3, #4
 8003368:	e006      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800336a:	2303      	movs	r3, #3
 800336c:	e004      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800336e:	2302      	movs	r3, #2
 8003370:	e002      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003372:	2301      	movs	r3, #1
 8003374:	e000      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003376:	2300      	movs	r3, #0
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	f002 0203 	and.w	r2, r2, #3
 800337e:	0092      	lsls	r2, r2, #2
 8003380:	4093      	lsls	r3, r2
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003388:	4934      	ldr	r1, [pc, #208]	; (800345c <HAL_GPIO_Init+0x324>)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	089b      	lsrs	r3, r3, #2
 800338e:	3302      	adds	r3, #2
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003396:	4b3c      	ldr	r3, [pc, #240]	; (8003488 <HAL_GPIO_Init+0x350>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	43db      	mvns	r3, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4013      	ands	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033ba:	4a33      	ldr	r2, [pc, #204]	; (8003488 <HAL_GPIO_Init+0x350>)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033c0:	4b31      	ldr	r3, [pc, #196]	; (8003488 <HAL_GPIO_Init+0x350>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033e4:	4a28      	ldr	r2, [pc, #160]	; (8003488 <HAL_GPIO_Init+0x350>)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ea:	4b27      	ldr	r3, [pc, #156]	; (8003488 <HAL_GPIO_Init+0x350>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800340e:	4a1e      	ldr	r2, [pc, #120]	; (8003488 <HAL_GPIO_Init+0x350>)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003414:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <HAL_GPIO_Init+0x350>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003438:	4a13      	ldr	r2, [pc, #76]	; (8003488 <HAL_GPIO_Init+0x350>)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3301      	adds	r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	2b0f      	cmp	r3, #15
 8003448:	f67f ae84 	bls.w	8003154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800344c:	bf00      	nop
 800344e:	3724      	adds	r7, #36	; 0x24
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	40023800 	.word	0x40023800
 800345c:	40013800 	.word	0x40013800
 8003460:	40020000 	.word	0x40020000
 8003464:	40020400 	.word	0x40020400
 8003468:	40020800 	.word	0x40020800
 800346c:	40020c00 	.word	0x40020c00
 8003470:	40021000 	.word	0x40021000
 8003474:	40021400 	.word	0x40021400
 8003478:	40021800 	.word	0x40021800
 800347c:	40021c00 	.word	0x40021c00
 8003480:	40022000 	.word	0x40022000
 8003484:	40022400 	.word	0x40022400
 8003488:	40013c00 	.word	0x40013c00

0800348c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e11f      	b.n	80036de <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d106      	bne.n	80034b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fd ff72 	bl	800139c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2224      	movs	r2, #36	; 0x24
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0201 	bic.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f0:	f001 ff3c 	bl	800536c <HAL_RCC_GetPCLK1Freq>
 80034f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4a7b      	ldr	r2, [pc, #492]	; (80036e8 <HAL_I2C_Init+0x25c>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d807      	bhi.n	8003510 <HAL_I2C_Init+0x84>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4a7a      	ldr	r2, [pc, #488]	; (80036ec <HAL_I2C_Init+0x260>)
 8003504:	4293      	cmp	r3, r2
 8003506:	bf94      	ite	ls
 8003508:	2301      	movls	r3, #1
 800350a:	2300      	movhi	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	e006      	b.n	800351e <HAL_I2C_Init+0x92>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4a77      	ldr	r2, [pc, #476]	; (80036f0 <HAL_I2C_Init+0x264>)
 8003514:	4293      	cmp	r3, r2
 8003516:	bf94      	ite	ls
 8003518:	2301      	movls	r3, #1
 800351a:	2300      	movhi	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e0db      	b.n	80036de <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4a72      	ldr	r2, [pc, #456]	; (80036f4 <HAL_I2C_Init+0x268>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	0c9b      	lsrs	r3, r3, #18
 8003530:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	430a      	orrs	r2, r1
 8003544:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	4a64      	ldr	r2, [pc, #400]	; (80036e8 <HAL_I2C_Init+0x25c>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d802      	bhi.n	8003560 <HAL_I2C_Init+0xd4>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	3301      	adds	r3, #1
 800355e:	e009      	b.n	8003574 <HAL_I2C_Init+0xe8>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003566:	fb02 f303 	mul.w	r3, r2, r3
 800356a:	4a63      	ldr	r2, [pc, #396]	; (80036f8 <HAL_I2C_Init+0x26c>)
 800356c:	fba2 2303 	umull	r2, r3, r2, r3
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	3301      	adds	r3, #1
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	430b      	orrs	r3, r1
 800357a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003586:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	4956      	ldr	r1, [pc, #344]	; (80036e8 <HAL_I2C_Init+0x25c>)
 8003590:	428b      	cmp	r3, r1
 8003592:	d80d      	bhi.n	80035b0 <HAL_I2C_Init+0x124>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	1e59      	subs	r1, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	fbb1 f3f3 	udiv	r3, r1, r3
 80035a2:	3301      	adds	r3, #1
 80035a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	bf38      	it	cc
 80035ac:	2304      	movcc	r3, #4
 80035ae:	e04f      	b.n	8003650 <HAL_I2C_Init+0x1c4>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d111      	bne.n	80035dc <HAL_I2C_Init+0x150>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e58      	subs	r0, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	440b      	add	r3, r1
 80035c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ca:	3301      	adds	r3, #1
 80035cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf0c      	ite	eq
 80035d4:	2301      	moveq	r3, #1
 80035d6:	2300      	movne	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	e012      	b.n	8003602 <HAL_I2C_Init+0x176>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	1e58      	subs	r0, r3, #1
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6859      	ldr	r1, [r3, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	0099      	lsls	r1, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80035f2:	3301      	adds	r3, #1
 80035f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf0c      	ite	eq
 80035fc:	2301      	moveq	r3, #1
 80035fe:	2300      	movne	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_Init+0x17e>
 8003606:	2301      	movs	r3, #1
 8003608:	e022      	b.n	8003650 <HAL_I2C_Init+0x1c4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10e      	bne.n	8003630 <HAL_I2C_Init+0x1a4>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1e58      	subs	r0, r3, #1
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6859      	ldr	r1, [r3, #4]
 800361a:	460b      	mov	r3, r1
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	440b      	add	r3, r1
 8003620:	fbb0 f3f3 	udiv	r3, r0, r3
 8003624:	3301      	adds	r3, #1
 8003626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800362a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800362e:	e00f      	b.n	8003650 <HAL_I2C_Init+0x1c4>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	1e58      	subs	r0, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	0099      	lsls	r1, r3, #2
 8003640:	440b      	add	r3, r1
 8003642:	fbb0 f3f3 	udiv	r3, r0, r3
 8003646:	3301      	adds	r3, #1
 8003648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800364c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	6809      	ldr	r1, [r1, #0]
 8003654:	4313      	orrs	r3, r2
 8003656:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69da      	ldr	r2, [r3, #28]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800367e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6911      	ldr	r1, [r2, #16]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	68d2      	ldr	r2, [r2, #12]
 800368a:	4311      	orrs	r1, r2
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	430b      	orrs	r3, r1
 8003692:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	695a      	ldr	r2, [r3, #20]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	000186a0 	.word	0x000186a0
 80036ec:	001e847f 	.word	0x001e847f
 80036f0:	003d08ff 	.word	0x003d08ff
 80036f4:	431bde83 	.word	0x431bde83
 80036f8:	10624dd3 	.word	0x10624dd3

080036fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b20      	cmp	r3, #32
 8003710:	d129      	bne.n	8003766 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2224      	movs	r2, #36	; 0x24
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0201 	bic.w	r2, r2, #1
 8003728:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0210 	bic.w	r2, r2, #16
 8003738:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0201 	orr.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003762:	2300      	movs	r3, #0
 8003764:	e000      	b.n	8003768 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003766:	2302      	movs	r3, #2
  }
}
 8003768:	4618      	mov	r0, r3
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800377e:	2300      	movs	r3, #0
 8003780:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b20      	cmp	r3, #32
 800378c:	d12a      	bne.n	80037e4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2224      	movs	r2, #36	; 0x24
 8003792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0201 	bic.w	r2, r2, #1
 80037a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80037ae:	89fb      	ldrh	r3, [r7, #14]
 80037b0:	f023 030f 	bic.w	r3, r3, #15
 80037b4:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	89fb      	ldrh	r3, [r7, #14]
 80037bc:	4313      	orrs	r3, r2
 80037be:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	89fa      	ldrh	r2, [r7, #14]
 80037c6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	e000      	b.n	80037e6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80037e4:	2302      	movs	r3, #2
  }
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037f4:	b08f      	sub	sp, #60	; 0x3c
 80037f6:	af0a      	add	r7, sp, #40	; 0x28
 80037f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e10f      	b.n	8003a24 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f006 f936 	bl	8009a90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2203      	movs	r2, #3
 8003828:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003834:	2b00      	cmp	r3, #0
 8003836:	d102      	bne.n	800383e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f003 f959 	bl	8006afa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	687e      	ldr	r6, [r7, #4]
 8003850:	466d      	mov	r5, sp
 8003852:	f106 0410 	add.w	r4, r6, #16
 8003856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800385a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800385c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800385e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003862:	e885 0003 	stmia.w	r5, {r0, r1}
 8003866:	1d33      	adds	r3, r6, #4
 8003868:	cb0e      	ldmia	r3, {r1, r2, r3}
 800386a:	6838      	ldr	r0, [r7, #0]
 800386c:	f003 f830 	bl	80068d0 <USB_CoreInit>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2202      	movs	r2, #2
 800387a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e0d0      	b.n	8003a24 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f003 f947 	bl	8006b1c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800388e:	2300      	movs	r3, #0
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e04a      	b.n	800392a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003894:	7bfa      	ldrb	r2, [r7, #15]
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	4613      	mov	r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	1a9b      	subs	r3, r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	333d      	adds	r3, #61	; 0x3d
 80038a4:	2201      	movs	r2, #1
 80038a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038a8:	7bfa      	ldrb	r2, [r7, #15]
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	4613      	mov	r3, r2
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	1a9b      	subs	r3, r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	440b      	add	r3, r1
 80038b6:	333c      	adds	r3, #60	; 0x3c
 80038b8:	7bfa      	ldrb	r2, [r7, #15]
 80038ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038bc:	7bfa      	ldrb	r2, [r7, #15]
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	b298      	uxth	r0, r3
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	3342      	adds	r3, #66	; 0x42
 80038d0:	4602      	mov	r2, r0
 80038d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038d4:	7bfa      	ldrb	r2, [r7, #15]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	333f      	adds	r3, #63	; 0x3f
 80038e4:	2200      	movs	r2, #0
 80038e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038e8:	7bfa      	ldrb	r2, [r7, #15]
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	3344      	adds	r3, #68	; 0x44
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038fc:	7bfa      	ldrb	r2, [r7, #15]
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	00db      	lsls	r3, r3, #3
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	3348      	adds	r3, #72	; 0x48
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003910:	7bfa      	ldrb	r2, [r7, #15]
 8003912:	6879      	ldr	r1, [r7, #4]
 8003914:	4613      	mov	r3, r2
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	1a9b      	subs	r3, r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	3350      	adds	r3, #80	; 0x50
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	3301      	adds	r3, #1
 8003928:	73fb      	strb	r3, [r7, #15]
 800392a:	7bfa      	ldrb	r2, [r7, #15]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	429a      	cmp	r2, r3
 8003932:	d3af      	bcc.n	8003894 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003934:	2300      	movs	r3, #0
 8003936:	73fb      	strb	r3, [r7, #15]
 8003938:	e044      	b.n	80039c4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800393a:	7bfa      	ldrb	r2, [r7, #15]
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	1a9b      	subs	r3, r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	440b      	add	r3, r1
 8003948:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800394c:	2200      	movs	r2, #0
 800394e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003950:	7bfa      	ldrb	r2, [r7, #15]
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003962:	7bfa      	ldrb	r2, [r7, #15]
 8003964:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003966:	7bfa      	ldrb	r2, [r7, #15]
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	1a9b      	subs	r3, r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	440b      	add	r3, r1
 8003974:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003978:	2200      	movs	r2, #0
 800397a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800397c:	7bfa      	ldrb	r2, [r7, #15]
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4613      	mov	r3, r2
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	1a9b      	subs	r3, r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003992:	7bfa      	ldrb	r2, [r7, #15]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039a8:	7bfa      	ldrb	r2, [r7, #15]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	1a9b      	subs	r3, r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	3301      	adds	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
 80039c4:	7bfa      	ldrb	r2, [r7, #15]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d3b5      	bcc.n	800393a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	687e      	ldr	r6, [r7, #4]
 80039d6:	466d      	mov	r5, sp
 80039d8:	f106 0410 	add.w	r4, r6, #16
 80039dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80039ec:	1d33      	adds	r3, r6, #4
 80039ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039f0:	6838      	ldr	r0, [r7, #0]
 80039f2:	f003 f8bd 	bl	8006b70 <USB_DevInit>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d005      	beq.n	8003a08 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2202      	movs	r2, #2
 8003a00:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e00d      	b.n	8003a24 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f004 f905 	bl	8007c2c <USB_DevDisconnect>

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a2c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_PCD_Start+0x1c>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e020      	b.n	8003a8a <HAL_PCD_Start+0x5e>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d109      	bne.n	8003a6c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d005      	beq.n	8003a6c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a64:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f003 f831 	bl	8006ad8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f004 f8b5 	bl	8007bea <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003a92:	b590      	push	{r4, r7, lr}
 8003a94:	b08d      	sub	sp, #52	; 0x34
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f004 f973 	bl	8007d94 <USB_GetMode>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f040 839d 	bne.w	80041f0 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f004 f8d7 	bl	8007c6e <USB_ReadInterrupts>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f000 8393 	beq.w	80041ee <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f004 f8ce 	bl	8007c6e <USB_ReadInterrupts>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d107      	bne.n	8003aec <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695a      	ldr	r2, [r3, #20]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f002 0202 	and.w	r2, r2, #2
 8003aea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f004 f8bc 	bl	8007c6e <USB_ReadInterrupts>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f003 0310 	and.w	r3, r3, #16
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	d161      	bne.n	8003bc4 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699a      	ldr	r2, [r3, #24]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0210 	bic.w	r2, r2, #16
 8003b0e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	f003 020f 	and.w	r2, r3, #15
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	1a9b      	subs	r3, r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	0c5b      	lsrs	r3, r3, #17
 8003b34:	f003 030f 	and.w	r3, r3, #15
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d124      	bne.n	8003b86 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003b42:	4013      	ands	r3, r2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d035      	beq.n	8003bb4 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	091b      	lsrs	r3, r3, #4
 8003b50:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	461a      	mov	r2, r3
 8003b5a:	6a38      	ldr	r0, [r7, #32]
 8003b5c:	f003 ff22 	bl	80079a4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b6c:	441a      	add	r2, r3
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	699a      	ldr	r2, [r3, #24]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	091b      	lsrs	r3, r3, #4
 8003b7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b7e:	441a      	add	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	619a      	str	r2, [r3, #24]
 8003b84:	e016      	b.n	8003bb4 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	0c5b      	lsrs	r3, r3, #17
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	2b06      	cmp	r3, #6
 8003b90:	d110      	bne.n	8003bb4 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003b98:	2208      	movs	r2, #8
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	6a38      	ldr	r0, [r7, #32]
 8003b9e:	f003 ff01 	bl	80079a4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	699a      	ldr	r2, [r3, #24]
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	091b      	lsrs	r3, r3, #4
 8003baa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bae:	441a      	add	r2, r3
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699a      	ldr	r2, [r3, #24]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0210 	orr.w	r2, r2, #16
 8003bc2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f004 f850 	bl	8007c6e <USB_ReadInterrupts>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bd4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003bd8:	d16e      	bne.n	8003cb8 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 f856 	bl	8007c94 <USB_ReadDevAllOutEpInterrupt>
 8003be8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003bea:	e062      	b.n	8003cb2 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d057      	beq.n	8003ca6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	4611      	mov	r1, r2
 8003c00:	4618      	mov	r0, r3
 8003c02:	f004 f87b 	bl	8007cfc <USB_ReadDevOutEPInterrupt>
 8003c06:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00c      	beq.n	8003c2c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	015a      	lsls	r2, r3, #5
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4413      	add	r3, r2
 8003c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2301      	movs	r3, #1
 8003c22:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fdb0 	bl	800478c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00c      	beq.n	8003c50 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c38:	015a      	lsls	r2, r3, #5
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c42:	461a      	mov	r2, r3
 8003c44:	2308      	movs	r3, #8
 8003c46:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 feaa 	bl	80049a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f003 0310 	and.w	r3, r3, #16
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	015a      	lsls	r2, r3, #5
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	4413      	add	r3, r2
 8003c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c66:	461a      	mov	r2, r3
 8003c68:	2310      	movs	r3, #16
 8003c6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f003 0320 	and.w	r3, r3, #32
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	015a      	lsls	r2, r3, #5
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c82:	461a      	mov	r2, r3
 8003c84:	2320      	movs	r3, #32
 8003c86:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d009      	beq.n	8003ca6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	015a      	lsls	r2, r3, #5
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	4413      	add	r3, r2
 8003c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ca4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	3301      	adds	r3, #1
 8003caa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cae:	085b      	lsrs	r3, r3, #1
 8003cb0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d199      	bne.n	8003bec <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f003 ffd6 	bl	8007c6e <USB_ReadInterrupts>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ccc:	f040 80c0 	bne.w	8003e50 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f003 fff7 	bl	8007cc8 <USB_ReadDevAllInEpInterrupt>
 8003cda:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003ce0:	e0b2      	b.n	8003e48 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 80a7 	beq.w	8003e3c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf4:	b2d2      	uxtb	r2, r2
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f004 f81d 	bl	8007d38 <USB_ReadDevInEPInterrupt>
 8003cfe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d057      	beq.n	8003dba <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	2201      	movs	r2, #1
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	43db      	mvns	r3, r3
 8003d24:	69f9      	ldr	r1, [r7, #28]
 8003d26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	015a      	lsls	r2, r3, #5
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	4413      	add	r3, r2
 8003d36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d132      	bne.n	8003dae <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	00db      	lsls	r3, r3, #3
 8003d50:	1a9b      	subs	r3, r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	440b      	add	r3, r1
 8003d56:	3348      	adds	r3, #72	; 0x48
 8003d58:	6819      	ldr	r1, [r3, #0]
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d5e:	4613      	mov	r3, r2
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	1a9b      	subs	r3, r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4403      	add	r3, r0
 8003d68:	3344      	adds	r3, #68	; 0x44
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4419      	add	r1, r3
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4403      	add	r3, r0
 8003d7c:	3348      	adds	r3, #72	; 0x48
 8003d7e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d113      	bne.n	8003dae <HAL_PCD_IRQHandler+0x31c>
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	3350      	adds	r3, #80	; 0x50
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d108      	bne.n	8003dae <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003da6:	461a      	mov	r2, r3
 8003da8:	2101      	movs	r1, #1
 8003daa:	f004 f825 	bl	8007df8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	4619      	mov	r1, r3
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f005 feec 	bl	8009b92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f003 0308 	and.w	r3, r3, #8
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	015a      	lsls	r2, r3, #5
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	4413      	add	r3, r2
 8003dcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de2:	015a      	lsls	r2, r3, #5
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	4413      	add	r3, r2
 8003de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dec:	461a      	mov	r2, r3
 8003dee:	2310      	movs	r3, #16
 8003df0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	015a      	lsls	r2, r3, #5
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	4413      	add	r3, r2
 8003e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e08:	461a      	mov	r2, r3
 8003e0a:	2340      	movs	r3, #64	; 0x40
 8003e0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d008      	beq.n	8003e2a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e24:	461a      	mov	r2, r3
 8003e26:	2302      	movs	r3, #2
 8003e28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003e34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 fc1b 	bl	8004672 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	3301      	adds	r3, #1
 8003e40:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e44:	085b      	lsrs	r3, r3, #1
 8003e46:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f47f af49 	bne.w	8003ce2 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f003 ff0a 	bl	8007c6e <USB_ReadInterrupts>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e64:	d122      	bne.n	8003eac <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	69fa      	ldr	r2, [r7, #28]
 8003e70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d108      	bne.n	8003e96 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 fe26 	bl	8004ae0 <HAL_PCDEx_LPM_Callback>
 8003e94:	e002      	b.n	8003e9c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f005 fef2 	bl	8009c80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695a      	ldr	r2, [r3, #20]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003eaa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f003 fedc 	bl	8007c6e <USB_ReadInterrupts>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ec0:	d112      	bne.n	8003ee8 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d102      	bne.n	8003ed8 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f005 feae 	bl	8009c34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	695a      	ldr	r2, [r3, #20]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003ee6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f003 febe 	bl	8007c6e <USB_ReadInterrupts>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003efc:	f040 80c7 	bne.w	800408e <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	69fa      	ldr	r2, [r7, #28]
 8003f0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2110      	movs	r1, #16
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f002 ff8c 	bl	8006e38 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f20:	2300      	movs	r3, #0
 8003f22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f24:	e056      	b.n	8003fd4 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f28:	015a      	lsls	r2, r3, #5
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f32:	461a      	mov	r2, r3
 8003f34:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f38:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f4a:	0151      	lsls	r1, r2, #5
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	440a      	add	r2, r1
 8003f50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f58:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f6a:	0151      	lsls	r1, r2, #5
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	440a      	add	r2, r1
 8003f70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f78:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f7c:	015a      	lsls	r2, r3, #5
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	4413      	add	r3, r2
 8003f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f86:	461a      	mov	r2, r3
 8003f88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f8c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f90:	015a      	lsls	r2, r3, #5
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	4413      	add	r3, r2
 8003f96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f9e:	0151      	lsls	r1, r2, #5
 8003fa0:	69fa      	ldr	r2, [r7, #28]
 8003fa2:	440a      	add	r2, r1
 8003fa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003fa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003fac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb0:	015a      	lsls	r2, r3, #5
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fbe:	0151      	lsls	r1, r2, #5
 8003fc0:	69fa      	ldr	r2, [r7, #28]
 8003fc2:	440a      	add	r2, r1
 8003fc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003fc8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003fcc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d3a3      	bcc.n	8003f26 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	69fa      	ldr	r2, [r7, #28]
 8003fe8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003ff0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d016      	beq.n	8004028 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004000:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004004:	69fa      	ldr	r2, [r7, #28]
 8004006:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800400a:	f043 030b 	orr.w	r3, r3, #11
 800400e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401a:	69fa      	ldr	r2, [r7, #28]
 800401c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004020:	f043 030b 	orr.w	r3, r3, #11
 8004024:	6453      	str	r3, [r2, #68]	; 0x44
 8004026:	e015      	b.n	8004054 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004036:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800403a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800403e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	69fa      	ldr	r2, [r7, #28]
 800404a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800404e:	f043 030b 	orr.w	r3, r3, #11
 8004052:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	69fa      	ldr	r2, [r7, #28]
 800405e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004062:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004066:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6818      	ldr	r0, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004078:	461a      	mov	r2, r3
 800407a:	f003 febd 	bl	8007df8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800408c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f003 fdeb 	bl	8007c6e <USB_ReadInterrupts>
 8004098:	4603      	mov	r3, r0
 800409a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800409e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040a2:	d124      	bne.n	80040ee <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f003 fe81 	bl	8007db0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f002 ff21 	bl	8006efa <USB_GetDevSpeed>
 80040b8:	4603      	mov	r3, r0
 80040ba:	461a      	mov	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681c      	ldr	r4, [r3, #0]
 80040c4:	f001 f946 	bl	8005354 <HAL_RCC_GetHCLKFreq>
 80040c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	461a      	mov	r2, r3
 80040d2:	4620      	mov	r0, r4
 80040d4:	f002 fc5e 	bl	8006994 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f005 fd82 	bl	8009be2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80040ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f003 fdbb 	bl	8007c6e <USB_ReadInterrupts>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d10a      	bne.n	8004118 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f005 fd5f 	bl	8009bc6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695a      	ldr	r2, [r3, #20]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f002 0208 	and.w	r2, r2, #8
 8004116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f003 fda6 	bl	8007c6e <USB_ReadInterrupts>
 8004122:	4603      	mov	r3, r0
 8004124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004128:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800412c:	d10f      	bne.n	800414e <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	b2db      	uxtb	r3, r3
 8004136:	4619      	mov	r1, r3
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f005 fdc1 	bl	8009cc0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800414c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f003 fd8b 	bl	8007c6e <USB_ReadInterrupts>
 8004158:	4603      	mov	r3, r0
 800415a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800415e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004162:	d10f      	bne.n	8004184 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	b2db      	uxtb	r3, r3
 800416c:	4619      	mov	r1, r3
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f005 fd94 	bl	8009c9c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004182:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f003 fd70 	bl	8007c6e <USB_ReadInterrupts>
 800418e:	4603      	mov	r3, r0
 8004190:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004198:	d10a      	bne.n	80041b0 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f005 fda2 	bl	8009ce4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695a      	ldr	r2, [r3, #20]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80041ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f003 fd5a 	bl	8007c6e <USB_ReadInterrupts>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d115      	bne.n	80041f0 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f005 fd92 	bl	8009d00 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6859      	ldr	r1, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	605a      	str	r2, [r3, #4]
 80041ec:	e000      	b.n	80041f0 <HAL_PCD_IRQHandler+0x75e>
      return;
 80041ee:	bf00      	nop
    }
  }
}
 80041f0:	3734      	adds	r7, #52	; 0x34
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd90      	pop	{r4, r7, pc}

080041f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b082      	sub	sp, #8
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
 80041fe:	460b      	mov	r3, r1
 8004200:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_PCD_SetAddress+0x1a>
 800420c:	2302      	movs	r3, #2
 800420e:	e013      	b.n	8004238 <HAL_PCD_SetAddress+0x42>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	78fa      	ldrb	r2, [r7, #3]
 800421c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	78fa      	ldrb	r2, [r7, #3]
 8004226:	4611      	mov	r1, r2
 8004228:	4618      	mov	r0, r3
 800422a:	f003 fcb8 	bl	8007b9e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	4608      	mov	r0, r1
 800424a:	4611      	mov	r1, r2
 800424c:	461a      	mov	r2, r3
 800424e:	4603      	mov	r3, r0
 8004250:	70fb      	strb	r3, [r7, #3]
 8004252:	460b      	mov	r3, r1
 8004254:	803b      	strh	r3, [r7, #0]
 8004256:	4613      	mov	r3, r2
 8004258:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800425e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004262:	2b00      	cmp	r3, #0
 8004264:	da0f      	bge.n	8004286 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004266:	78fb      	ldrb	r3, [r7, #3]
 8004268:	f003 020f 	and.w	r2, r3, #15
 800426c:	4613      	mov	r3, r2
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	1a9b      	subs	r3, r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	3338      	adds	r3, #56	; 0x38
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	4413      	add	r3, r2
 800427a:	3304      	adds	r3, #4
 800427c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	705a      	strb	r2, [r3, #1]
 8004284:	e00f      	b.n	80042a6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004286:	78fb      	ldrb	r3, [r7, #3]
 8004288:	f003 020f 	and.w	r2, r3, #15
 800428c:	4613      	mov	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	4413      	add	r3, r2
 800429c:	3304      	adds	r3, #4
 800429e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80042a6:	78fb      	ldrb	r3, [r7, #3]
 80042a8:	f003 030f 	and.w	r3, r3, #15
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80042b2:	883a      	ldrh	r2, [r7, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	78ba      	ldrb	r2, [r7, #2]
 80042bc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	785b      	ldrb	r3, [r3, #1]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d004      	beq.n	80042d0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80042d0:	78bb      	ldrb	r3, [r7, #2]
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d102      	bne.n	80042dc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_PCD_EP_Open+0xaa>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e00e      	b.n	8004308 <HAL_PCD_EP_Open+0xc8>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68f9      	ldr	r1, [r7, #12]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f002 fe23 	bl	8006f44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004306:	7afb      	ldrb	r3, [r7, #11]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800431c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004320:	2b00      	cmp	r3, #0
 8004322:	da0f      	bge.n	8004344 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004324:	78fb      	ldrb	r3, [r7, #3]
 8004326:	f003 020f 	and.w	r2, r3, #15
 800432a:	4613      	mov	r3, r2
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	3338      	adds	r3, #56	; 0x38
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	4413      	add	r3, r2
 8004338:	3304      	adds	r3, #4
 800433a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	705a      	strb	r2, [r3, #1]
 8004342:	e00f      	b.n	8004364 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004344:	78fb      	ldrb	r3, [r7, #3]
 8004346:	f003 020f 	and.w	r2, r3, #15
 800434a:	4613      	mov	r3, r2
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	1a9b      	subs	r3, r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	4413      	add	r3, r2
 800435a:	3304      	adds	r3, #4
 800435c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004364:	78fb      	ldrb	r3, [r7, #3]
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	b2da      	uxtb	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_PCD_EP_Close+0x6e>
 800437a:	2302      	movs	r3, #2
 800437c:	e00e      	b.n	800439c <HAL_PCD_EP_Close+0x8c>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68f9      	ldr	r1, [r7, #12]
 800438c:	4618      	mov	r0, r3
 800438e:	f002 fe61 	bl	8007054 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	460b      	mov	r3, r1
 80043b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b4:	7afb      	ldrb	r3, [r7, #11]
 80043b6:	f003 020f 	and.w	r2, r3, #15
 80043ba:	4613      	mov	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4413      	add	r3, r2
 80043ca:	3304      	adds	r3, #4
 80043cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2200      	movs	r2, #0
 80043de:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	2200      	movs	r2, #0
 80043e4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043e6:	7afb      	ldrb	r3, [r7, #11]
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d102      	bne.n	8004400 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004400:	7afb      	ldrb	r3, [r7, #11]
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	2b00      	cmp	r3, #0
 8004408:	d109      	bne.n	800441e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	461a      	mov	r2, r3
 8004416:	6979      	ldr	r1, [r7, #20]
 8004418:	f003 f93c 	bl	8007694 <USB_EP0StartXfer>
 800441c:	e008      	b.n	8004430 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6818      	ldr	r0, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	461a      	mov	r2, r3
 800442a:	6979      	ldr	r1, [r7, #20]
 800442c:	f002 feee 	bl	800720c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
 8004442:	460b      	mov	r3, r1
 8004444:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004446:	78fb      	ldrb	r3, [r7, #3]
 8004448:	f003 020f 	and.w	r2, r3, #15
 800444c:	6879      	ldr	r1, [r7, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800445c:	681b      	ldr	r3, [r3, #0]
}
 800445e:	4618      	mov	r0, r3
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b086      	sub	sp, #24
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	603b      	str	r3, [r7, #0]
 8004476:	460b      	mov	r3, r1
 8004478:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800447a:	7afb      	ldrb	r3, [r7, #11]
 800447c:	f003 020f 	and.w	r2, r3, #15
 8004480:	4613      	mov	r3, r2
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	3338      	adds	r3, #56	; 0x38
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4413      	add	r3, r2
 800448e:	3304      	adds	r3, #4
 8004490:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2200      	movs	r2, #0
 80044a2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	2201      	movs	r2, #1
 80044a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044aa:	7afb      	ldrb	r3, [r7, #11]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d102      	bne.n	80044c4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044c4:	7afb      	ldrb	r3, [r7, #11]
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d109      	bne.n	80044e2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6818      	ldr	r0, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	461a      	mov	r2, r3
 80044da:	6979      	ldr	r1, [r7, #20]
 80044dc:	f003 f8da 	bl	8007694 <USB_EP0StartXfer>
 80044e0:	e008      	b.n	80044f4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	6979      	ldr	r1, [r7, #20]
 80044f0:	f002 fe8c 	bl	800720c <USB_EPStartXfer>
  }

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
 8004506:	460b      	mov	r3, r1
 8004508:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800450a:	78fb      	ldrb	r3, [r7, #3]
 800450c:	f003 020f 	and.w	r2, r3, #15
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	429a      	cmp	r2, r3
 8004516:	d901      	bls.n	800451c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e050      	b.n	80045be <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800451c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004520:	2b00      	cmp	r3, #0
 8004522:	da0f      	bge.n	8004544 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004524:	78fb      	ldrb	r3, [r7, #3]
 8004526:	f003 020f 	and.w	r2, r3, #15
 800452a:	4613      	mov	r3, r2
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	1a9b      	subs	r3, r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	3338      	adds	r3, #56	; 0x38
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	4413      	add	r3, r2
 8004538:	3304      	adds	r3, #4
 800453a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2201      	movs	r2, #1
 8004540:	705a      	strb	r2, [r3, #1]
 8004542:	e00d      	b.n	8004560 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004544:	78fa      	ldrb	r2, [r7, #3]
 8004546:	4613      	mov	r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	1a9b      	subs	r3, r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	4413      	add	r3, r2
 8004556:	3304      	adds	r3, #4
 8004558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2201      	movs	r2, #1
 8004564:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004566:	78fb      	ldrb	r3, [r7, #3]
 8004568:	f003 030f 	and.w	r3, r3, #15
 800456c:	b2da      	uxtb	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_PCD_EP_SetStall+0x82>
 800457c:	2302      	movs	r3, #2
 800457e:	e01e      	b.n	80045be <HAL_PCD_EP_SetStall+0xc0>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68f9      	ldr	r1, [r7, #12]
 800458e:	4618      	mov	r0, r3
 8004590:	f003 fa31 	bl	80079f6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004594:	78fb      	ldrb	r3, [r7, #3]
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10a      	bne.n	80045b4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6818      	ldr	r0, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	b2d9      	uxtb	r1, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045ae:	461a      	mov	r2, r3
 80045b0:	f003 fc22 	bl	8007df8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
 80045ce:	460b      	mov	r3, r1
 80045d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80045d2:	78fb      	ldrb	r3, [r7, #3]
 80045d4:	f003 020f 	and.w	r2, r3, #15
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d901      	bls.n	80045e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e042      	b.n	800466a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	da0f      	bge.n	800460c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045ec:	78fb      	ldrb	r3, [r7, #3]
 80045ee:	f003 020f 	and.w	r2, r3, #15
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	3338      	adds	r3, #56	; 0x38
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	4413      	add	r3, r2
 8004600:	3304      	adds	r3, #4
 8004602:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2201      	movs	r2, #1
 8004608:	705a      	strb	r2, [r3, #1]
 800460a:	e00f      	b.n	800462c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800460c:	78fb      	ldrb	r3, [r7, #3]
 800460e:	f003 020f 	and.w	r2, r3, #15
 8004612:	4613      	mov	r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4413      	add	r3, r2
 8004622:	3304      	adds	r3, #4
 8004624:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	b2da      	uxtb	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_PCD_EP_ClrStall+0x86>
 8004648:	2302      	movs	r3, #2
 800464a:	e00e      	b.n	800466a <HAL_PCD_EP_ClrStall+0xa4>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68f9      	ldr	r1, [r7, #12]
 800465a:	4618      	mov	r0, r3
 800465c:	f003 fa39 	bl	8007ad2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b08a      	sub	sp, #40	; 0x28
 8004676:	af02      	add	r7, sp, #8
 8004678:	6078      	str	r0, [r7, #4]
 800467a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	3338      	adds	r3, #56	; 0x38
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	4413      	add	r3, r2
 8004696:	3304      	adds	r3, #4
 8004698:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	699a      	ldr	r2, [r3, #24]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d901      	bls.n	80046aa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e06c      	b.n	8004784 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d902      	bls.n	80046c6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	3303      	adds	r3, #3
 80046ca:	089b      	lsrs	r3, r3, #2
 80046cc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046ce:	e02b      	b.n	8004728 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d902      	bls.n	80046ec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	3303      	adds	r3, #3
 80046f0:	089b      	lsrs	r3, r3, #2
 80046f2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	68d9      	ldr	r1, [r3, #12]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004704:	b2db      	uxtb	r3, r3
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	4603      	mov	r3, r0
 800470a:	6978      	ldr	r0, [r7, #20]
 800470c:	f003 f915 	bl	800793a <USB_WritePacket>

    ep->xfer_buff  += len;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	441a      	add	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	699a      	ldr	r2, [r3, #24]
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	441a      	add	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	015a      	lsls	r2, r3, #5
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	4413      	add	r3, r2
 8004730:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	b29b      	uxth	r3, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	429a      	cmp	r2, r3
 800473c:	d809      	bhi.n	8004752 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004746:	429a      	cmp	r2, r3
 8004748:	d203      	bcs.n	8004752 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1be      	bne.n	80046d0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	695a      	ldr	r2, [r3, #20]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	429a      	cmp	r2, r3
 800475c:	d811      	bhi.n	8004782 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	f003 030f 	and.w	r3, r3, #15
 8004764:	2201      	movs	r2, #1
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	43db      	mvns	r3, r3
 8004778:	6939      	ldr	r1, [r7, #16]
 800477a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800477e:	4013      	ands	r3, r2
 8004780:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3720      	adds	r7, #32
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	333c      	adds	r3, #60	; 0x3c
 80047a4:	3304      	adds	r3, #4
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	f040 80a0 	bne.w	8004904 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d015      	beq.n	80047fa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	4a72      	ldr	r2, [pc, #456]	; (800499c <PCD_EP_OutXfrComplete_int+0x210>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	f240 80dd 	bls.w	8004992 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f000 80d7 	beq.w	8004992 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	015a      	lsls	r2, r3, #5
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	4413      	add	r3, r2
 80047ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047f0:	461a      	mov	r2, r3
 80047f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047f6:	6093      	str	r3, [r2, #8]
 80047f8:	e0cb      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f003 0320 	and.w	r3, r3, #32
 8004800:	2b00      	cmp	r3, #0
 8004802:	d009      	beq.n	8004818 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4413      	add	r3, r2
 800480c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004810:	461a      	mov	r2, r3
 8004812:	2320      	movs	r3, #32
 8004814:	6093      	str	r3, [r2, #8]
 8004816:	e0bc      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800481e:	2b00      	cmp	r3, #0
 8004820:	f040 80b7 	bne.w	8004992 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4a5d      	ldr	r2, [pc, #372]	; (800499c <PCD_EP_OutXfrComplete_int+0x210>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d90f      	bls.n	800484c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00a      	beq.n	800484c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	015a      	lsls	r2, r3, #5
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	4413      	add	r3, r2
 800483e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004842:	461a      	mov	r2, r3
 8004844:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004848:	6093      	str	r3, [r2, #8]
 800484a:	e0a2      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	683a      	ldr	r2, [r7, #0]
 8004850:	4613      	mov	r3, r2
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	1a9b      	subs	r3, r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800485e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	0159      	lsls	r1, r3, #5
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	440b      	add	r3, r1
 8004868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800486c:	691b      	ldr	r3, [r3, #16]
 800486e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004872:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4403      	add	r3, r0
 8004882:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004886:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004888:	6879      	ldr	r1, [r7, #4]
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	4613      	mov	r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800489a:	6819      	ldr	r1, [r3, #0]
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	4613      	mov	r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4403      	add	r3, r0
 80048aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4419      	add	r1, r3
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	4613      	mov	r3, r2
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	1a9b      	subs	r3, r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4403      	add	r3, r0
 80048c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80048c4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d114      	bne.n	80048f6 <PCD_EP_OutXfrComplete_int+0x16a>
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	4613      	mov	r3, r2
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	1a9b      	subs	r3, r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d108      	bne.n	80048f6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80048ee:	461a      	mov	r2, r3
 80048f0:	2101      	movs	r1, #1
 80048f2:	f003 fa81 	bl	8007df8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	4619      	mov	r1, r3
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f005 f92d 	bl	8009b5c <HAL_PCD_DataOutStageCallback>
 8004902:	e046      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4a26      	ldr	r2, [pc, #152]	; (80049a0 <PCD_EP_OutXfrComplete_int+0x214>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d124      	bne.n	8004956 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	015a      	lsls	r2, r3, #5
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4413      	add	r3, r2
 800491e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004922:	461a      	mov	r2, r3
 8004924:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004928:	6093      	str	r3, [r2, #8]
 800492a:	e032      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f003 0320 	and.w	r3, r3, #32
 8004932:	2b00      	cmp	r3, #0
 8004934:	d008      	beq.n	8004948 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	015a      	lsls	r2, r3, #5
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	4413      	add	r3, r2
 800493e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004942:	461a      	mov	r2, r3
 8004944:	2320      	movs	r3, #32
 8004946:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	4619      	mov	r1, r3
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f005 f904 	bl	8009b5c <HAL_PCD_DataOutStageCallback>
 8004954:	e01d      	b.n	8004992 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d114      	bne.n	8004986 <PCD_EP_OutXfrComplete_int+0x1fa>
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	4613      	mov	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	1a9b      	subs	r3, r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	440b      	add	r3, r1
 800496a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d108      	bne.n	8004986 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800497e:	461a      	mov	r2, r3
 8004980:	2100      	movs	r1, #0
 8004982:	f003 fa39 	bl	8007df8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	b2db      	uxtb	r3, r3
 800498a:	4619      	mov	r1, r3
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f005 f8e5 	bl	8009b5c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	4f54300a 	.word	0x4f54300a
 80049a0:	4f54310a 	.word	0x4f54310a

080049a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	333c      	adds	r3, #60	; 0x3c
 80049bc:	3304      	adds	r3, #4
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	4413      	add	r3, r2
 80049ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4a15      	ldr	r2, [pc, #84]	; (8004a2c <PCD_EP_OutSetupPacket_int+0x88>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d90e      	bls.n	80049f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d009      	beq.n	80049f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f0:	461a      	mov	r2, r3
 80049f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f005 f89d 	bl	8009b38 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	4a0a      	ldr	r2, [pc, #40]	; (8004a2c <PCD_EP_OutSetupPacket_int+0x88>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d90c      	bls.n	8004a20 <PCD_EP_OutSetupPacket_int+0x7c>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d108      	bne.n	8004a20 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6818      	ldr	r0, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a18:	461a      	mov	r2, r3
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	f003 f9ec 	bl	8007df8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	4f54300a 	.word	0x4f54300a

08004a30 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	70fb      	strb	r3, [r7, #3]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a48:	78fb      	ldrb	r3, [r7, #3]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d107      	bne.n	8004a5e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a4e:	883b      	ldrh	r3, [r7, #0]
 8004a50:	0419      	lsls	r1, r3, #16
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a5c:	e028      	b.n	8004ab0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a64:	0c1b      	lsrs	r3, r3, #16
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	4413      	add	r3, r2
 8004a6a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	73fb      	strb	r3, [r7, #15]
 8004a70:	e00d      	b.n	8004a8e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	7bfb      	ldrb	r3, [r7, #15]
 8004a78:	3340      	adds	r3, #64	; 0x40
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	4413      	add	r3, r2
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	0c1b      	lsrs	r3, r3, #16
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	4413      	add	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	73fb      	strb	r3, [r7, #15]
 8004a8e:	7bfa      	ldrb	r2, [r7, #15]
 8004a90:	78fb      	ldrb	r3, [r7, #3]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d3ec      	bcc.n	8004a72 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a98:	883b      	ldrh	r3, [r7, #0]
 8004a9a:	0418      	lsls	r0, r3, #16
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6819      	ldr	r1, [r3, #0]
 8004aa0:	78fb      	ldrb	r3, [r7, #3]
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	4302      	orrs	r2, r0
 8004aa8:	3340      	adds	r3, #64	; 0x40
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b083      	sub	sp, #12
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	887a      	ldrh	r2, [r7, #2]
 8004ad0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	460b      	mov	r3, r1
 8004aea:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e25b      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d075      	beq.n	8004c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b16:	4ba3      	ldr	r3, [pc, #652]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d00c      	beq.n	8004b3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b22:	4ba0      	ldr	r3, [pc, #640]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d112      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b2e:	4b9d      	ldr	r3, [pc, #628]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b3a:	d10b      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b3c:	4b99      	ldr	r3, [pc, #612]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d05b      	beq.n	8004c00 <HAL_RCC_OscConfig+0x108>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d157      	bne.n	8004c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e236      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b5c:	d106      	bne.n	8004b6c <HAL_RCC_OscConfig+0x74>
 8004b5e:	4b91      	ldr	r3, [pc, #580]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a90      	ldr	r2, [pc, #576]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e01d      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCC_OscConfig+0x98>
 8004b76:	4b8b      	ldr	r3, [pc, #556]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a8a      	ldr	r2, [pc, #552]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	4b88      	ldr	r3, [pc, #544]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a87      	ldr	r2, [pc, #540]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	e00b      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b90:	4b84      	ldr	r3, [pc, #528]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a83      	ldr	r2, [pc, #524]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b81      	ldr	r3, [pc, #516]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a80      	ldr	r2, [pc, #512]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d013      	beq.n	8004bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb0:	f7fd f9ba 	bl	8001f28 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7fd f9b6 	bl	8001f28 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	; 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e1fb      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bca:	4b76      	ldr	r3, [pc, #472]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0xc0>
 8004bd6:	e014      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd8:	f7fd f9a6 	bl	8001f28 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004be0:	f7fd f9a2 	bl	8001f28 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	; 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1e7      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf2:	4b6c      	ldr	r3, [pc, #432]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0xe8>
 8004bfe:	e000      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d063      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c0e:	4b65      	ldr	r3, [pc, #404]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1a:	4b62      	ldr	r3, [pc, #392]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c22:	2b08      	cmp	r3, #8
 8004c24:	d11c      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c26:	4b5f      	ldr	r3, [pc, #380]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d116      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c32:	4b5c      	ldr	r3, [pc, #368]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d005      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d001      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e1bb      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4a:	4b56      	ldr	r3, [pc, #344]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4952      	ldr	r1, [pc, #328]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c5e:	e03a      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d020      	beq.n	8004caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c68:	4b4f      	ldr	r3, [pc, #316]	; (8004da8 <HAL_RCC_OscConfig+0x2b0>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6e:	f7fd f95b 	bl	8001f28 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c76:	f7fd f957 	bl	8001f28 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e19c      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c88:	4b46      	ldr	r3, [pc, #280]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c94:	4b43      	ldr	r3, [pc, #268]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	4940      	ldr	r1, [pc, #256]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	600b      	str	r3, [r1, #0]
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004caa:	4b3f      	ldr	r3, [pc, #252]	; (8004da8 <HAL_RCC_OscConfig+0x2b0>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fd f93a 	bl	8001f28 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cb8:	f7fd f936 	bl	8001f28 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e17b      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cca:	4b36      	ldr	r3, [pc, #216]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d030      	beq.n	8004d44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d016      	beq.n	8004d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cea:	4b30      	ldr	r3, [pc, #192]	; (8004dac <HAL_RCC_OscConfig+0x2b4>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fd f91a 	bl	8001f28 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf8:	f7fd f916 	bl	8001f28 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e15b      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0a:	4b26      	ldr	r3, [pc, #152]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0f0      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x200>
 8004d16:	e015      	b.n	8004d44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d18:	4b24      	ldr	r3, [pc, #144]	; (8004dac <HAL_RCC_OscConfig+0x2b4>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1e:	f7fd f903 	bl	8001f28 <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d26:	f7fd f8ff 	bl	8001f28 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e144      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d38:	4b1a      	ldr	r3, [pc, #104]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1f0      	bne.n	8004d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 80a0 	beq.w	8004e92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d52:	2300      	movs	r3, #0
 8004d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d56:	4b13      	ldr	r3, [pc, #76]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10f      	bne.n	8004d82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d62:	2300      	movs	r3, #0
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	4b0f      	ldr	r3, [pc, #60]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	4a0e      	ldr	r2, [pc, #56]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d70:	6413      	str	r3, [r2, #64]	; 0x40
 8004d72:	4b0c      	ldr	r3, [pc, #48]	; (8004da4 <HAL_RCC_OscConfig+0x2ac>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	60bb      	str	r3, [r7, #8]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d82:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <HAL_RCC_OscConfig+0x2b8>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d121      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d8e:	4b08      	ldr	r3, [pc, #32]	; (8004db0 <HAL_RCC_OscConfig+0x2b8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a07      	ldr	r2, [pc, #28]	; (8004db0 <HAL_RCC_OscConfig+0x2b8>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d9a:	f7fd f8c5 	bl	8001f28 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da0:	e011      	b.n	8004dc6 <HAL_RCC_OscConfig+0x2ce>
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800
 8004da8:	42470000 	.word	0x42470000
 8004dac:	42470e80 	.word	0x42470e80
 8004db0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db4:	f7fd f8b8 	bl	8001f28 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e0fd      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dc6:	4b81      	ldr	r3, [pc, #516]	; (8004fcc <HAL_RCC_OscConfig+0x4d4>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d106      	bne.n	8004de8 <HAL_RCC_OscConfig+0x2f0>
 8004dda:	4b7d      	ldr	r3, [pc, #500]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dde:	4a7c      	ldr	r2, [pc, #496]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004de0:	f043 0301 	orr.w	r3, r3, #1
 8004de4:	6713      	str	r3, [r2, #112]	; 0x70
 8004de6:	e01c      	b.n	8004e22 <HAL_RCC_OscConfig+0x32a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	2b05      	cmp	r3, #5
 8004dee:	d10c      	bne.n	8004e0a <HAL_RCC_OscConfig+0x312>
 8004df0:	4b77      	ldr	r3, [pc, #476]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df4:	4a76      	ldr	r2, [pc, #472]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004df6:	f043 0304 	orr.w	r3, r3, #4
 8004dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8004dfc:	4b74      	ldr	r3, [pc, #464]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e00:	4a73      	ldr	r2, [pc, #460]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	6713      	str	r3, [r2, #112]	; 0x70
 8004e08:	e00b      	b.n	8004e22 <HAL_RCC_OscConfig+0x32a>
 8004e0a:	4b71      	ldr	r3, [pc, #452]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e0e:	4a70      	ldr	r2, [pc, #448]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e10:	f023 0301 	bic.w	r3, r3, #1
 8004e14:	6713      	str	r3, [r2, #112]	; 0x70
 8004e16:	4b6e      	ldr	r3, [pc, #440]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e1a:	4a6d      	ldr	r2, [pc, #436]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e1c:	f023 0304 	bic.w	r3, r3, #4
 8004e20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d015      	beq.n	8004e56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2a:	f7fd f87d 	bl	8001f28 <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e30:	e00a      	b.n	8004e48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e32:	f7fd f879 	bl	8001f28 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d901      	bls.n	8004e48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e0bc      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e48:	4b61      	ldr	r3, [pc, #388]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0ee      	beq.n	8004e32 <HAL_RCC_OscConfig+0x33a>
 8004e54:	e014      	b.n	8004e80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e56:	f7fd f867 	bl	8001f28 <HAL_GetTick>
 8004e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e5c:	e00a      	b.n	8004e74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e5e:	f7fd f863 	bl	8001f28 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e0a6      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e74:	4b56      	ldr	r3, [pc, #344]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ee      	bne.n	8004e5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e80:	7dfb      	ldrb	r3, [r7, #23]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d105      	bne.n	8004e92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e86:	4b52      	ldr	r3, [pc, #328]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8a:	4a51      	ldr	r2, [pc, #324]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 8092 	beq.w	8004fc0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e9c:	4b4c      	ldr	r3, [pc, #304]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f003 030c 	and.w	r3, r3, #12
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d05c      	beq.n	8004f62 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d141      	bne.n	8004f34 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb0:	4b48      	ldr	r3, [pc, #288]	; (8004fd4 <HAL_RCC_OscConfig+0x4dc>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb6:	f7fd f837 	bl	8001f28 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ebe:	f7fd f833 	bl	8001f28 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e078      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed0:	4b3f      	ldr	r3, [pc, #252]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1f0      	bne.n	8004ebe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	69da      	ldr	r2, [r3, #28]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eea:	019b      	lsls	r3, r3, #6
 8004eec:	431a      	orrs	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef2:	085b      	lsrs	r3, r3, #1
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	041b      	lsls	r3, r3, #16
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	061b      	lsls	r3, r3, #24
 8004f00:	4933      	ldr	r1, [pc, #204]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f06:	4b33      	ldr	r3, [pc, #204]	; (8004fd4 <HAL_RCC_OscConfig+0x4dc>)
 8004f08:	2201      	movs	r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0c:	f7fd f80c 	bl	8001f28 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fd f808 	bl	8001f28 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e04d      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f26:	4b2a      	ldr	r3, [pc, #168]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d0f0      	beq.n	8004f14 <HAL_RCC_OscConfig+0x41c>
 8004f32:	e045      	b.n	8004fc0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f34:	4b27      	ldr	r3, [pc, #156]	; (8004fd4 <HAL_RCC_OscConfig+0x4dc>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3a:	f7fc fff5 	bl	8001f28 <HAL_GetTick>
 8004f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f40:	e008      	b.n	8004f54 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f42:	f7fc fff1 	bl	8001f28 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d901      	bls.n	8004f54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e036      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f54:	4b1e      	ldr	r3, [pc, #120]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1f0      	bne.n	8004f42 <HAL_RCC_OscConfig+0x44a>
 8004f60:	e02e      	b.n	8004fc0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e029      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f6e:	4b18      	ldr	r3, [pc, #96]	; (8004fd0 <HAL_RCC_OscConfig+0x4d8>)
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d11c      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d115      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f96:	4013      	ands	r3, r2
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d10d      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d106      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d001      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e000      	b.n	8004fc2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40007000 	.word	0x40007000
 8004fd0:	40023800 	.word	0x40023800
 8004fd4:	42470060 	.word	0x42470060

08004fd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0cc      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fec:	4b68      	ldr	r3, [pc, #416]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 030f 	and.w	r3, r3, #15
 8004ff4:	683a      	ldr	r2, [r7, #0]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d90c      	bls.n	8005014 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffa:	4b65      	ldr	r3, [pc, #404]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005002:	4b63      	ldr	r3, [pc, #396]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d001      	beq.n	8005014 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e0b8      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d020      	beq.n	8005062 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d005      	beq.n	8005038 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800502c:	4b59      	ldr	r3, [pc, #356]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	4a58      	ldr	r2, [pc, #352]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005036:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	d005      	beq.n	8005050 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005044:	4b53      	ldr	r3, [pc, #332]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	4a52      	ldr	r2, [pc, #328]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800504e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005050:	4b50      	ldr	r3, [pc, #320]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	494d      	ldr	r1, [pc, #308]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	4313      	orrs	r3, r2
 8005060:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d044      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d107      	bne.n	8005086 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005076:	4b47      	ldr	r3, [pc, #284]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d119      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e07f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b02      	cmp	r3, #2
 800508c:	d003      	beq.n	8005096 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005092:	2b03      	cmp	r3, #3
 8005094:	d107      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005096:	4b3f      	ldr	r3, [pc, #252]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d109      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e06f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a6:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e067      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050b6:	4b37      	ldr	r3, [pc, #220]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f023 0203 	bic.w	r2, r3, #3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	4934      	ldr	r1, [pc, #208]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050c8:	f7fc ff2e 	bl	8001f28 <HAL_GetTick>
 80050cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d0:	f7fc ff2a 	bl	8001f28 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	; 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e04f      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e6:	4b2b      	ldr	r3, [pc, #172]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 020c 	and.w	r2, r3, #12
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d1eb      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050f8:	4b25      	ldr	r3, [pc, #148]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d20c      	bcs.n	8005120 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005106:	4b22      	ldr	r3, [pc, #136]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005108:	683a      	ldr	r2, [r7, #0]
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800510e:	4b20      	ldr	r3, [pc, #128]	; (8005190 <HAL_RCC_ClockConfig+0x1b8>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 030f 	and.w	r3, r3, #15
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	429a      	cmp	r2, r3
 800511a:	d001      	beq.n	8005120 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e032      	b.n	8005186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d008      	beq.n	800513e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800512c:	4b19      	ldr	r3, [pc, #100]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	4916      	ldr	r1, [pc, #88]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800513a:	4313      	orrs	r3, r2
 800513c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0308 	and.w	r3, r3, #8
 8005146:	2b00      	cmp	r3, #0
 8005148:	d009      	beq.n	800515e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800514a:	4b12      	ldr	r3, [pc, #72]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	490e      	ldr	r1, [pc, #56]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 800515a:	4313      	orrs	r3, r2
 800515c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800515e:	f000 f821 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 8005162:	4601      	mov	r1, r0
 8005164:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <HAL_RCC_ClockConfig+0x1bc>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	091b      	lsrs	r3, r3, #4
 800516a:	f003 030f 	and.w	r3, r3, #15
 800516e:	4a0a      	ldr	r2, [pc, #40]	; (8005198 <HAL_RCC_ClockConfig+0x1c0>)
 8005170:	5cd3      	ldrb	r3, [r2, r3]
 8005172:	fa21 f303 	lsr.w	r3, r1, r3
 8005176:	4a09      	ldr	r2, [pc, #36]	; (800519c <HAL_RCC_ClockConfig+0x1c4>)
 8005178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800517a:	4b09      	ldr	r3, [pc, #36]	; (80051a0 <HAL_RCC_ClockConfig+0x1c8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4618      	mov	r0, r3
 8005180:	f7fc fe8e 	bl	8001ea0 <HAL_InitTick>

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40023c00 	.word	0x40023c00
 8005194:	40023800 	.word	0x40023800
 8005198:	0800b308 	.word	0x0800b308
 800519c:	2000002c 	.word	0x2000002c
 80051a0:	20000030 	.word	0x20000030

080051a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	607b      	str	r3, [r7, #4]
 80051ae:	2300      	movs	r3, #0
 80051b0:	60fb      	str	r3, [r7, #12]
 80051b2:	2300      	movs	r3, #0
 80051b4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051ba:	4b63      	ldr	r3, [pc, #396]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 030c 	and.w	r3, r3, #12
 80051c2:	2b04      	cmp	r3, #4
 80051c4:	d007      	beq.n	80051d6 <HAL_RCC_GetSysClockFreq+0x32>
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d008      	beq.n	80051dc <HAL_RCC_GetSysClockFreq+0x38>
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f040 80b4 	bne.w	8005338 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051d0:	4b5e      	ldr	r3, [pc, #376]	; (800534c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80051d2:	60bb      	str	r3, [r7, #8]
       break;
 80051d4:	e0b3      	b.n	800533e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051d6:	4b5e      	ldr	r3, [pc, #376]	; (8005350 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80051d8:	60bb      	str	r3, [r7, #8]
      break;
 80051da:	e0b0      	b.n	800533e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051dc:	4b5a      	ldr	r3, [pc, #360]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051e4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051e6:	4b58      	ldr	r3, [pc, #352]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d04a      	beq.n	8005288 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051f2:	4b55      	ldr	r3, [pc, #340]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	099b      	lsrs	r3, r3, #6
 80051f8:	f04f 0400 	mov.w	r4, #0
 80051fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	ea03 0501 	and.w	r5, r3, r1
 8005208:	ea04 0602 	and.w	r6, r4, r2
 800520c:	4629      	mov	r1, r5
 800520e:	4632      	mov	r2, r6
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	f04f 0400 	mov.w	r4, #0
 8005218:	0154      	lsls	r4, r2, #5
 800521a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800521e:	014b      	lsls	r3, r1, #5
 8005220:	4619      	mov	r1, r3
 8005222:	4622      	mov	r2, r4
 8005224:	1b49      	subs	r1, r1, r5
 8005226:	eb62 0206 	sbc.w	r2, r2, r6
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	f04f 0400 	mov.w	r4, #0
 8005232:	0194      	lsls	r4, r2, #6
 8005234:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005238:	018b      	lsls	r3, r1, #6
 800523a:	1a5b      	subs	r3, r3, r1
 800523c:	eb64 0402 	sbc.w	r4, r4, r2
 8005240:	f04f 0100 	mov.w	r1, #0
 8005244:	f04f 0200 	mov.w	r2, #0
 8005248:	00e2      	lsls	r2, r4, #3
 800524a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800524e:	00d9      	lsls	r1, r3, #3
 8005250:	460b      	mov	r3, r1
 8005252:	4614      	mov	r4, r2
 8005254:	195b      	adds	r3, r3, r5
 8005256:	eb44 0406 	adc.w	r4, r4, r6
 800525a:	f04f 0100 	mov.w	r1, #0
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	0262      	lsls	r2, r4, #9
 8005264:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005268:	0259      	lsls	r1, r3, #9
 800526a:	460b      	mov	r3, r1
 800526c:	4614      	mov	r4, r2
 800526e:	4618      	mov	r0, r3
 8005270:	4621      	mov	r1, r4
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f04f 0400 	mov.w	r4, #0
 8005278:	461a      	mov	r2, r3
 800527a:	4623      	mov	r3, r4
 800527c:	f7fb fc56 	bl	8000b2c <__aeabi_uldivmod>
 8005280:	4603      	mov	r3, r0
 8005282:	460c      	mov	r4, r1
 8005284:	60fb      	str	r3, [r7, #12]
 8005286:	e049      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005288:	4b2f      	ldr	r3, [pc, #188]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	099b      	lsrs	r3, r3, #6
 800528e:	f04f 0400 	mov.w	r4, #0
 8005292:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005296:	f04f 0200 	mov.w	r2, #0
 800529a:	ea03 0501 	and.w	r5, r3, r1
 800529e:	ea04 0602 	and.w	r6, r4, r2
 80052a2:	4629      	mov	r1, r5
 80052a4:	4632      	mov	r2, r6
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	f04f 0400 	mov.w	r4, #0
 80052ae:	0154      	lsls	r4, r2, #5
 80052b0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80052b4:	014b      	lsls	r3, r1, #5
 80052b6:	4619      	mov	r1, r3
 80052b8:	4622      	mov	r2, r4
 80052ba:	1b49      	subs	r1, r1, r5
 80052bc:	eb62 0206 	sbc.w	r2, r2, r6
 80052c0:	f04f 0300 	mov.w	r3, #0
 80052c4:	f04f 0400 	mov.w	r4, #0
 80052c8:	0194      	lsls	r4, r2, #6
 80052ca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80052ce:	018b      	lsls	r3, r1, #6
 80052d0:	1a5b      	subs	r3, r3, r1
 80052d2:	eb64 0402 	sbc.w	r4, r4, r2
 80052d6:	f04f 0100 	mov.w	r1, #0
 80052da:	f04f 0200 	mov.w	r2, #0
 80052de:	00e2      	lsls	r2, r4, #3
 80052e0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80052e4:	00d9      	lsls	r1, r3, #3
 80052e6:	460b      	mov	r3, r1
 80052e8:	4614      	mov	r4, r2
 80052ea:	195b      	adds	r3, r3, r5
 80052ec:	eb44 0406 	adc.w	r4, r4, r6
 80052f0:	f04f 0100 	mov.w	r1, #0
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	02a2      	lsls	r2, r4, #10
 80052fa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80052fe:	0299      	lsls	r1, r3, #10
 8005300:	460b      	mov	r3, r1
 8005302:	4614      	mov	r4, r2
 8005304:	4618      	mov	r0, r3
 8005306:	4621      	mov	r1, r4
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f04f 0400 	mov.w	r4, #0
 800530e:	461a      	mov	r2, r3
 8005310:	4623      	mov	r3, r4
 8005312:	f7fb fc0b 	bl	8000b2c <__aeabi_uldivmod>
 8005316:	4603      	mov	r3, r0
 8005318:	460c      	mov	r4, r1
 800531a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800531c:	4b0a      	ldr	r3, [pc, #40]	; (8005348 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	0c1b      	lsrs	r3, r3, #16
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	3301      	adds	r3, #1
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	fbb2 f3f3 	udiv	r3, r2, r3
 8005334:	60bb      	str	r3, [r7, #8]
      break;
 8005336:	e002      	b.n	800533e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005338:	4b04      	ldr	r3, [pc, #16]	; (800534c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800533a:	60bb      	str	r3, [r7, #8]
      break;
 800533c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800533e:	68bb      	ldr	r3, [r7, #8]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005348:	40023800 	.word	0x40023800
 800534c:	00f42400 	.word	0x00f42400
 8005350:	007a1200 	.word	0x007a1200

08005354 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005358:	4b03      	ldr	r3, [pc, #12]	; (8005368 <HAL_RCC_GetHCLKFreq+0x14>)
 800535a:	681b      	ldr	r3, [r3, #0]
}
 800535c:	4618      	mov	r0, r3
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	2000002c 	.word	0x2000002c

0800536c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005370:	f7ff fff0 	bl	8005354 <HAL_RCC_GetHCLKFreq>
 8005374:	4601      	mov	r1, r0
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	0a9b      	lsrs	r3, r3, #10
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	4a03      	ldr	r2, [pc, #12]	; (8005390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005382:	5cd3      	ldrb	r3, [r2, r3]
 8005384:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005388:	4618      	mov	r0, r3
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	0800b318 	.word	0x0800b318

08005394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005398:	f7ff ffdc 	bl	8005354 <HAL_RCC_GetHCLKFreq>
 800539c:	4601      	mov	r1, r0
 800539e:	4b05      	ldr	r3, [pc, #20]	; (80053b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	0b5b      	lsrs	r3, r3, #13
 80053a4:	f003 0307 	and.w	r3, r3, #7
 80053a8:	4a03      	ldr	r2, [pc, #12]	; (80053b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053aa:	5cd3      	ldrb	r3, [r2, r3]
 80053ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	40023800 	.word	0x40023800
 80053b8:	0800b318 	.word	0x0800b318

080053bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e01d      	b.n	800540a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d106      	bne.n	80053e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7fc fb94 	bl	8001b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3304      	adds	r3, #4
 80053f8:	4619      	mov	r1, r3
 80053fa:	4610      	mov	r0, r2
 80053fc:	f000 f8e4 	bl	80055c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005412:	b480      	push	{r7}
 8005414:	b085      	sub	sp, #20
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 0307 	and.w	r3, r3, #7
 800542c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2b06      	cmp	r3, #6
 8005432:	d007      	beq.n	8005444 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0201 	orr.w	r2, r2, #1
 8005442:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3714      	adds	r7, #20
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b084      	sub	sp, #16
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
 8005462:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800546a:	2b01      	cmp	r3, #1
 800546c:	d101      	bne.n	8005472 <HAL_TIM_ConfigClockSource+0x18>
 800546e:	2302      	movs	r3, #2
 8005470:	e0a6      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x166>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005490:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005498:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2b40      	cmp	r3, #64	; 0x40
 80054a8:	d067      	beq.n	800557a <HAL_TIM_ConfigClockSource+0x120>
 80054aa:	2b40      	cmp	r3, #64	; 0x40
 80054ac:	d80b      	bhi.n	80054c6 <HAL_TIM_ConfigClockSource+0x6c>
 80054ae:	2b10      	cmp	r3, #16
 80054b0:	d073      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x140>
 80054b2:	2b10      	cmp	r3, #16
 80054b4:	d802      	bhi.n	80054bc <HAL_TIM_ConfigClockSource+0x62>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d06f      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80054ba:	e078      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80054bc:	2b20      	cmp	r3, #32
 80054be:	d06c      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x140>
 80054c0:	2b30      	cmp	r3, #48	; 0x30
 80054c2:	d06a      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x140>
      break;
 80054c4:	e073      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80054c6:	2b70      	cmp	r3, #112	; 0x70
 80054c8:	d00d      	beq.n	80054e6 <HAL_TIM_ConfigClockSource+0x8c>
 80054ca:	2b70      	cmp	r3, #112	; 0x70
 80054cc:	d804      	bhi.n	80054d8 <HAL_TIM_ConfigClockSource+0x7e>
 80054ce:	2b50      	cmp	r3, #80	; 0x50
 80054d0:	d033      	beq.n	800553a <HAL_TIM_ConfigClockSource+0xe0>
 80054d2:	2b60      	cmp	r3, #96	; 0x60
 80054d4:	d041      	beq.n	800555a <HAL_TIM_ConfigClockSource+0x100>
      break;
 80054d6:	e06a      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80054d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054dc:	d066      	beq.n	80055ac <HAL_TIM_ConfigClockSource+0x152>
 80054de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e2:	d017      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80054e4:	e063      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6818      	ldr	r0, [r3, #0]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	6899      	ldr	r1, [r3, #8]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	f000 f981 	bl	80057fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005508:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	609a      	str	r2, [r3, #8]
      break;
 8005512:	e04c      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	6899      	ldr	r1, [r3, #8]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f000 f96a 	bl	80057fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005536:	609a      	str	r2, [r3, #8]
      break;
 8005538:	e039      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6818      	ldr	r0, [r3, #0]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	6859      	ldr	r1, [r3, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	461a      	mov	r2, r3
 8005548:	f000 f8de 	bl	8005708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2150      	movs	r1, #80	; 0x50
 8005552:	4618      	mov	r0, r3
 8005554:	f000 f937 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8005558:	e029      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6818      	ldr	r0, [r3, #0]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6859      	ldr	r1, [r3, #4]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	461a      	mov	r2, r3
 8005568:	f000 f8fd 	bl	8005766 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2160      	movs	r1, #96	; 0x60
 8005572:	4618      	mov	r0, r3
 8005574:	f000 f927 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8005578:	e019      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6818      	ldr	r0, [r3, #0]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6859      	ldr	r1, [r3, #4]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	461a      	mov	r2, r3
 8005588:	f000 f8be 	bl	8005708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2140      	movs	r1, #64	; 0x40
 8005592:	4618      	mov	r0, r3
 8005594:	f000 f917 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 8005598:	e009      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4619      	mov	r1, r3
 80055a4:	4610      	mov	r0, r2
 80055a6:	f000 f90e 	bl	80057c6 <TIM_ITRx_SetConfig>
      break;
 80055aa:	e000      	b.n	80055ae <HAL_TIM_ConfigClockSource+0x154>
      break;
 80055ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a40      	ldr	r2, [pc, #256]	; (80056dc <TIM_Base_SetConfig+0x114>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d013      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e6:	d00f      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a3d      	ldr	r2, [pc, #244]	; (80056e0 <TIM_Base_SetConfig+0x118>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d00b      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a3c      	ldr	r2, [pc, #240]	; (80056e4 <TIM_Base_SetConfig+0x11c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d007      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a3b      	ldr	r2, [pc, #236]	; (80056e8 <TIM_Base_SetConfig+0x120>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_Base_SetConfig+0x40>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a3a      	ldr	r2, [pc, #232]	; (80056ec <TIM_Base_SetConfig+0x124>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d108      	bne.n	800561a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800560e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	4313      	orrs	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2f      	ldr	r2, [pc, #188]	; (80056dc <TIM_Base_SetConfig+0x114>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d02b      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005628:	d027      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a2c      	ldr	r2, [pc, #176]	; (80056e0 <TIM_Base_SetConfig+0x118>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d023      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a2b      	ldr	r2, [pc, #172]	; (80056e4 <TIM_Base_SetConfig+0x11c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d01f      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a2a      	ldr	r2, [pc, #168]	; (80056e8 <TIM_Base_SetConfig+0x120>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d01b      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a29      	ldr	r2, [pc, #164]	; (80056ec <TIM_Base_SetConfig+0x124>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d017      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a28      	ldr	r2, [pc, #160]	; (80056f0 <TIM_Base_SetConfig+0x128>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d013      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a27      	ldr	r2, [pc, #156]	; (80056f4 <TIM_Base_SetConfig+0x12c>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d00f      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a26      	ldr	r2, [pc, #152]	; (80056f8 <TIM_Base_SetConfig+0x130>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00b      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a25      	ldr	r2, [pc, #148]	; (80056fc <TIM_Base_SetConfig+0x134>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a24      	ldr	r2, [pc, #144]	; (8005700 <TIM_Base_SetConfig+0x138>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d003      	beq.n	800567a <TIM_Base_SetConfig+0xb2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a23      	ldr	r2, [pc, #140]	; (8005704 <TIM_Base_SetConfig+0x13c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d108      	bne.n	800568c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	4313      	orrs	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a0a      	ldr	r2, [pc, #40]	; (80056dc <TIM_Base_SetConfig+0x114>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d003      	beq.n	80056c0 <TIM_Base_SetConfig+0xf8>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a0c      	ldr	r2, [pc, #48]	; (80056ec <TIM_Base_SetConfig+0x124>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d103      	bne.n	80056c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	615a      	str	r2, [r3, #20]
}
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	40010000 	.word	0x40010000
 80056e0:	40000400 	.word	0x40000400
 80056e4:	40000800 	.word	0x40000800
 80056e8:	40000c00 	.word	0x40000c00
 80056ec:	40010400 	.word	0x40010400
 80056f0:	40014000 	.word	0x40014000
 80056f4:	40014400 	.word	0x40014400
 80056f8:	40014800 	.word	0x40014800
 80056fc:	40001800 	.word	0x40001800
 8005700:	40001c00 	.word	0x40001c00
 8005704:	40002000 	.word	0x40002000

08005708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	f023 0201 	bic.w	r2, r3, #1
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	4313      	orrs	r3, r2
 800573c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f023 030a 	bic.w	r3, r3, #10
 8005744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	621a      	str	r2, [r3, #32]
}
 800575a:	bf00      	nop
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005766:	b480      	push	{r7}
 8005768:	b087      	sub	sp, #28
 800576a:	af00      	add	r7, sp, #0
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	f023 0210 	bic.w	r2, r3, #16
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005790:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	031b      	lsls	r3, r3, #12
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4313      	orrs	r3, r2
 800579a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	011b      	lsls	r3, r3, #4
 80057a8:	693a      	ldr	r2, [r7, #16]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b085      	sub	sp, #20
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
 80057ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f043 0307 	orr.w	r3, r3, #7
 80057e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	609a      	str	r2, [r3, #8]
}
 80057f0:	bf00      	nop
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
 8005808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	021a      	lsls	r2, r3, #8
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	431a      	orrs	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4313      	orrs	r3, r2
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	4313      	orrs	r3, r2
 8005828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	609a      	str	r2, [r3, #8]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800584c:	2b01      	cmp	r3, #1
 800584e:	d101      	bne.n	8005854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005850:	2302      	movs	r3, #2
 8005852:	e05a      	b.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800587a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a21      	ldr	r2, [pc, #132]	; (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d022      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058a0:	d01d      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a1d      	ldr	r2, [pc, #116]	; (800591c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d018      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a1b      	ldr	r2, [pc, #108]	; (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d013      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a1a      	ldr	r2, [pc, #104]	; (8005924 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d00e      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a18      	ldr	r2, [pc, #96]	; (8005928 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d009      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a17      	ldr	r2, [pc, #92]	; (800592c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d004      	beq.n	80058de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a15      	ldr	r2, [pc, #84]	; (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d10c      	bne.n	80058f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40010000 	.word	0x40010000
 800591c:	40000400 	.word	0x40000400
 8005920:	40000800 	.word	0x40000800
 8005924:	40000c00 	.word	0x40000c00
 8005928:	40010400 	.word	0x40010400
 800592c:	40014000 	.word	0x40014000
 8005930:	40001800 	.word	0x40001800

08005934 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d101      	bne.n	8005946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e03f      	b.n	80059c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d106      	bne.n	8005960 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7fc f962 	bl	8001c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2224      	movs	r2, #36	; 0x24
 8005964:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68da      	ldr	r2, [r3, #12]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005976:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fc2d 	bl	80061d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800598c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695a      	ldr	r2, [r3, #20]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800599c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68da      	ldr	r2, [r3, #12]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
	...

080059d0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b086      	sub	sp, #24
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	4613      	mov	r3, r2
 80059dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2b20      	cmp	r3, #32
 80059e8:	d153      	bne.n	8005a92 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <HAL_UART_Transmit_DMA+0x26>
 80059f0:	88fb      	ldrh	r3, [r7, #6]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e04c      	b.n	8005a94 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d101      	bne.n	8005a08 <HAL_UART_Transmit_DMA+0x38>
 8005a04:	2302      	movs	r3, #2
 8005a06:	e045      	b.n	8005a94 <HAL_UART_Transmit_DMA+0xc4>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	88fa      	ldrh	r2, [r7, #6]
 8005a1a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	88fa      	ldrh	r2, [r7, #6]
 8005a20:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2221      	movs	r2, #33	; 0x21
 8005a2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a34:	4a19      	ldr	r2, [pc, #100]	; (8005a9c <HAL_UART_Transmit_DMA+0xcc>)
 8005a36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3c:	4a18      	ldr	r2, [pc, #96]	; (8005aa0 <HAL_UART_Transmit_DMA+0xd0>)
 8005a3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	4a17      	ldr	r2, [pc, #92]	; (8005aa4 <HAL_UART_Transmit_DMA+0xd4>)
 8005a46:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8005a50:	f107 0308 	add.w	r3, r7, #8
 8005a54:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	6819      	ldr	r1, [r3, #0]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3304      	adds	r3, #4
 8005a64:	461a      	mov	r2, r3
 8005a66:	88fb      	ldrh	r3, [r7, #6]
 8005a68:	f7fd f884 	bl	8002b74 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a74:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	695a      	ldr	r2, [r3, #20]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a8c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	e000      	b.n	8005a94 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8005a92:	2302      	movs	r3, #2
  }
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3718      	adds	r7, #24
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	08005de5 	.word	0x08005de5
 8005aa0:	08005e37 	.word	0x08005e37
 8005aa4:	08005ed7 	.word	0x08005ed7

08005aa8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b086      	sub	sp, #24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d166      	bne.n	8005b90 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <HAL_UART_Receive_DMA+0x26>
 8005ac8:	88fb      	ldrh	r3, [r7, #6]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e05f      	b.n	8005b92 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_UART_Receive_DMA+0x38>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e058      	b.n	8005b92 <HAL_UART_Receive_DMA+0xea>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	88fa      	ldrh	r2, [r7, #6]
 8005af2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2222      	movs	r2, #34	; 0x22
 8005afe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b06:	4a25      	ldr	r2, [pc, #148]	; (8005b9c <HAL_UART_Receive_DMA+0xf4>)
 8005b08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b0e:	4a24      	ldr	r2, [pc, #144]	; (8005ba0 <HAL_UART_Receive_DMA+0xf8>)
 8005b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b16:	4a23      	ldr	r2, [pc, #140]	; (8005ba4 <HAL_UART_Receive_DMA+0xfc>)
 8005b18:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1e:	2200      	movs	r2, #0
 8005b20:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005b22:	f107 0308 	add.w	r3, r7, #8
 8005b26:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3304      	adds	r3, #4
 8005b32:	4619      	mov	r1, r3
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	88fb      	ldrh	r3, [r7, #6]
 8005b3a:	f7fd f81b 	bl	8002b74 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005b3e:	2300      	movs	r3, #0
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	613b      	str	r3, [r7, #16]
 8005b52:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68da      	ldr	r2, [r3, #12]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695a      	ldr	r2, [r3, #20]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0201 	orr.w	r2, r2, #1
 8005b7a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	695a      	ldr	r2, [r3, #20]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b8a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	e000      	b.n	8005b92 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005b90:	2302      	movs	r3, #2
  }
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3718      	adds	r7, #24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	08005e53 	.word	0x08005e53
 8005ba0:	08005ebb 	.word	0x08005ebb
 8005ba4:	08005ed7 	.word	0x08005ed7

08005ba8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b088      	sub	sp, #32
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	f003 030f 	and.w	r3, r3, #15
 8005bd6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10d      	bne.n	8005bfa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	f003 0320 	and.w	r3, r3, #32
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d008      	beq.n	8005bfa <HAL_UART_IRQHandler+0x52>
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	f003 0320 	and.w	r3, r3, #32
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 fa6f 	bl	80060d6 <UART_Receive_IT>
      return;
 8005bf8:	e0d1      	b.n	8005d9e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f000 80b0 	beq.w	8005d62 <HAL_UART_IRQHandler+0x1ba>
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f003 0301 	and.w	r3, r3, #1
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d105      	bne.n	8005c18 <HAL_UART_IRQHandler+0x70>
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 80a5 	beq.w	8005d62 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <HAL_UART_IRQHandler+0x90>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d005      	beq.n	8005c38 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c30:	f043 0201 	orr.w	r2, r3, #1
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00a      	beq.n	8005c58 <HAL_UART_IRQHandler+0xb0>
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f003 0301 	and.w	r3, r3, #1
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c50:	f043 0202 	orr.w	r2, r3, #2
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <HAL_UART_IRQHandler+0xd0>
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d005      	beq.n	8005c78 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c70:	f043 0204 	orr.w	r2, r3, #4
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	f003 0308 	and.w	r3, r3, #8
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d00f      	beq.n	8005ca2 <HAL_UART_IRQHandler+0xfa>
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	f003 0320 	and.w	r3, r3, #32
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d104      	bne.n	8005c96 <HAL_UART_IRQHandler+0xee>
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d005      	beq.n	8005ca2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c9a:	f043 0208 	orr.w	r2, r3, #8
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d078      	beq.n	8005d9c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	f003 0320 	and.w	r3, r3, #32
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x11c>
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d002      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fa09 	bl	80060d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	695b      	ldr	r3, [r3, #20]
 8005cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cce:	2b40      	cmp	r3, #64	; 0x40
 8005cd0:	bf0c      	ite	eq
 8005cd2:	2301      	moveq	r3, #1
 8005cd4:	2300      	movne	r3, #0
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d102      	bne.n	8005cec <HAL_UART_IRQHandler+0x144>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d031      	beq.n	8005d50 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 f952 	bl	8005f96 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cfc:	2b40      	cmp	r3, #64	; 0x40
 8005cfe:	d123      	bne.n	8005d48 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	695a      	ldr	r2, [r3, #20]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d0e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d013      	beq.n	8005d40 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	4a21      	ldr	r2, [pc, #132]	; (8005da4 <HAL_UART_IRQHandler+0x1fc>)
 8005d1e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fc ff7d 	bl	8002c24 <HAL_DMA_Abort_IT>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d016      	beq.n	8005d5e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d3e:	e00e      	b.n	8005d5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 f845 	bl	8005dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d46:	e00a      	b.n	8005d5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f841 	bl	8005dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4e:	e006      	b.n	8005d5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f83d 	bl	8005dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005d5c:	e01e      	b.n	8005d9c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d5e:	bf00      	nop
    return;
 8005d60:	e01c      	b.n	8005d9c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d008      	beq.n	8005d7e <HAL_UART_IRQHandler+0x1d6>
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f93f 	bl	8005ffa <UART_Transmit_IT>
    return;
 8005d7c:	e00f      	b.n	8005d9e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00a      	beq.n	8005d9e <HAL_UART_IRQHandler+0x1f6>
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d005      	beq.n	8005d9e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f987 	bl	80060a6 <UART_EndTransmit_IT>
    return;
 8005d98:	bf00      	nop
 8005d9a:	e000      	b.n	8005d9e <HAL_UART_IRQHandler+0x1f6>
    return;
 8005d9c:	bf00      	nop
  }
}
 8005d9e:	3720      	adds	r7, #32
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	08005fd3 	.word	0x08005fd3

08005da8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d113      	bne.n	8005e28 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695a      	ldr	r2, [r3, #20]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e14:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e24:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e26:	e002      	b.n	8005e2e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f7fb fc17 	bl	800165c <HAL_UART_TxCpltCallback>
}
 8005e2e:	bf00      	nop
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b084      	sub	sp, #16
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e42:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f7ff ffaf 	bl	8005da8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e4a:	bf00      	nop
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b084      	sub	sp, #16
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d11e      	bne.n	8005eac <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68da      	ldr	r2, [r3, #12]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e82:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695a      	ldr	r2, [r3, #20]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f022 0201 	bic.w	r2, r2, #1
 8005e92:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	695a      	ldr	r2, [r3, #20]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ea2:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7fb fbc3 	bl	8001638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb2:	bf00      	nop
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b084      	sub	sp, #16
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f7ff ff77 	bl	8005dbc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ece:	bf00      	nop
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b084      	sub	sp, #16
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ef2:	2b80      	cmp	r3, #128	; 0x80
 8005ef4:	bf0c      	ite	eq
 8005ef6:	2301      	moveq	r3, #1
 8005ef8:	2300      	movne	r3, #0
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b21      	cmp	r3, #33	; 0x21
 8005f08:	d108      	bne.n	8005f1c <UART_DMAError+0x46>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2200      	movs	r2, #0
 8005f14:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005f16:	68b8      	ldr	r0, [r7, #8]
 8005f18:	f000 f827 	bl	8005f6a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f26:	2b40      	cmp	r3, #64	; 0x40
 8005f28:	bf0c      	ite	eq
 8005f2a:	2301      	moveq	r3, #1
 8005f2c:	2300      	movne	r3, #0
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b22      	cmp	r3, #34	; 0x22
 8005f3c:	d108      	bne.n	8005f50 <UART_DMAError+0x7a>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d005      	beq.n	8005f50 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2200      	movs	r2, #0
 8005f48:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005f4a:	68b8      	ldr	r0, [r7, #8]
 8005f4c:	f000 f823 	bl	8005f96 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f54:	f043 0210 	orr.w	r2, r3, #16
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f5c:	68b8      	ldr	r0, [r7, #8]
 8005f5e:	f7ff ff37 	bl	8005dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f62:	bf00      	nop
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f6a:	b480      	push	{r7}
 8005f6c:	b083      	sub	sp, #12
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68da      	ldr	r2, [r3, #12]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005f80:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68da      	ldr	r2, [r3, #12]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fac:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0201 	bic.w	r2, r2, #1
 8005fbc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b084      	sub	sp, #16
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f7ff feef 	bl	8005dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b21      	cmp	r3, #33	; 0x21
 800600c:	d144      	bne.n	8006098 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006016:	d11a      	bne.n	800604e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	461a      	mov	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800602c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d105      	bne.n	8006042 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	1c9a      	adds	r2, r3, #2
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	621a      	str	r2, [r3, #32]
 8006040:	e00e      	b.n	8006060 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	621a      	str	r2, [r3, #32]
 800604c:	e008      	b.n	8006060 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	1c59      	adds	r1, r3, #1
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	6211      	str	r1, [r2, #32]
 8006058:	781a      	ldrb	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29b      	uxth	r3, r3
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	4619      	mov	r1, r3
 800606e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10f      	bne.n	8006094 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006082:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006092:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	e000      	b.n	800609a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006098:	2302      	movs	r3, #2
  }
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b082      	sub	sp, #8
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68da      	ldr	r2, [r3, #12]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb fac8 	bl	800165c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b084      	sub	sp, #16
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b22      	cmp	r3, #34	; 0x22
 80060e8:	d171      	bne.n	80061ce <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060f2:	d123      	bne.n	800613c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d10e      	bne.n	8006120 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	b29b      	uxth	r3, r3
 800610a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006118:	1c9a      	adds	r2, r3, #2
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	629a      	str	r2, [r3, #40]	; 0x28
 800611e:	e029      	b.n	8006174 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	b29b      	uxth	r3, r3
 8006128:	b2db      	uxtb	r3, r3
 800612a:	b29a      	uxth	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	629a      	str	r2, [r3, #40]	; 0x28
 800613a:	e01b      	b.n	8006174 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10a      	bne.n	800615a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6858      	ldr	r0, [r3, #4]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	1c59      	adds	r1, r3, #1
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6291      	str	r1, [r2, #40]	; 0x28
 8006154:	b2c2      	uxtb	r2, r0
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e00c      	b.n	8006174 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	b2da      	uxtb	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006166:	1c58      	adds	r0, r3, #1
 8006168:	6879      	ldr	r1, [r7, #4]
 800616a:	6288      	str	r0, [r1, #40]	; 0x28
 800616c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006170:	b2d2      	uxtb	r2, r2
 8006172:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29b      	uxth	r3, r3
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	4619      	mov	r1, r3
 8006182:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006184:	2b00      	cmp	r3, #0
 8006186:	d120      	bne.n	80061ca <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0220 	bic.w	r2, r2, #32
 8006196:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68da      	ldr	r2, [r3, #12]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695a      	ldr	r2, [r3, #20]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0201 	bic.w	r2, r2, #1
 80061b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7fb fa39 	bl	8001638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80061c6:	2300      	movs	r3, #0
 80061c8:	e002      	b.n	80061d0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	e000      	b.n	80061d0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80061ce:	2302      	movs	r3, #2
  }
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061dc:	b085      	sub	sp, #20
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	431a      	orrs	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	431a      	orrs	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	4313      	orrs	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800621a:	f023 030c 	bic.w	r3, r3, #12
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	6812      	ldr	r2, [r2, #0]
 8006222:	68f9      	ldr	r1, [r7, #12]
 8006224:	430b      	orrs	r3, r1
 8006226:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	699a      	ldr	r2, [r3, #24]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	430a      	orrs	r2, r1
 800623c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006246:	f040 818b 	bne.w	8006560 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4ac1      	ldr	r2, [pc, #772]	; (8006554 <UART_SetConfig+0x37c>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d005      	beq.n	8006260 <UART_SetConfig+0x88>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4abf      	ldr	r2, [pc, #764]	; (8006558 <UART_SetConfig+0x380>)
 800625a:	4293      	cmp	r3, r2
 800625c:	f040 80bd 	bne.w	80063da <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006260:	f7ff f898 	bl	8005394 <HAL_RCC_GetPCLK2Freq>
 8006264:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	461d      	mov	r5, r3
 800626a:	f04f 0600 	mov.w	r6, #0
 800626e:	46a8      	mov	r8, r5
 8006270:	46b1      	mov	r9, r6
 8006272:	eb18 0308 	adds.w	r3, r8, r8
 8006276:	eb49 0409 	adc.w	r4, r9, r9
 800627a:	4698      	mov	r8, r3
 800627c:	46a1      	mov	r9, r4
 800627e:	eb18 0805 	adds.w	r8, r8, r5
 8006282:	eb49 0906 	adc.w	r9, r9, r6
 8006286:	f04f 0100 	mov.w	r1, #0
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006292:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006296:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800629a:	4688      	mov	r8, r1
 800629c:	4691      	mov	r9, r2
 800629e:	eb18 0005 	adds.w	r0, r8, r5
 80062a2:	eb49 0106 	adc.w	r1, r9, r6
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	461d      	mov	r5, r3
 80062ac:	f04f 0600 	mov.w	r6, #0
 80062b0:	196b      	adds	r3, r5, r5
 80062b2:	eb46 0406 	adc.w	r4, r6, r6
 80062b6:	461a      	mov	r2, r3
 80062b8:	4623      	mov	r3, r4
 80062ba:	f7fa fc37 	bl	8000b2c <__aeabi_uldivmod>
 80062be:	4603      	mov	r3, r0
 80062c0:	460c      	mov	r4, r1
 80062c2:	461a      	mov	r2, r3
 80062c4:	4ba5      	ldr	r3, [pc, #660]	; (800655c <UART_SetConfig+0x384>)
 80062c6:	fba3 2302 	umull	r2, r3, r3, r2
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	461d      	mov	r5, r3
 80062d4:	f04f 0600 	mov.w	r6, #0
 80062d8:	46a9      	mov	r9, r5
 80062da:	46b2      	mov	sl, r6
 80062dc:	eb19 0309 	adds.w	r3, r9, r9
 80062e0:	eb4a 040a 	adc.w	r4, sl, sl
 80062e4:	4699      	mov	r9, r3
 80062e6:	46a2      	mov	sl, r4
 80062e8:	eb19 0905 	adds.w	r9, r9, r5
 80062ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80062f0:	f04f 0100 	mov.w	r1, #0
 80062f4:	f04f 0200 	mov.w	r2, #0
 80062f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006300:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006304:	4689      	mov	r9, r1
 8006306:	4692      	mov	sl, r2
 8006308:	eb19 0005 	adds.w	r0, r9, r5
 800630c:	eb4a 0106 	adc.w	r1, sl, r6
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	461d      	mov	r5, r3
 8006316:	f04f 0600 	mov.w	r6, #0
 800631a:	196b      	adds	r3, r5, r5
 800631c:	eb46 0406 	adc.w	r4, r6, r6
 8006320:	461a      	mov	r2, r3
 8006322:	4623      	mov	r3, r4
 8006324:	f7fa fc02 	bl	8000b2c <__aeabi_uldivmod>
 8006328:	4603      	mov	r3, r0
 800632a:	460c      	mov	r4, r1
 800632c:	461a      	mov	r2, r3
 800632e:	4b8b      	ldr	r3, [pc, #556]	; (800655c <UART_SetConfig+0x384>)
 8006330:	fba3 1302 	umull	r1, r3, r3, r2
 8006334:	095b      	lsrs	r3, r3, #5
 8006336:	2164      	movs	r1, #100	; 0x64
 8006338:	fb01 f303 	mul.w	r3, r1, r3
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	3332      	adds	r3, #50	; 0x32
 8006342:	4a86      	ldr	r2, [pc, #536]	; (800655c <UART_SetConfig+0x384>)
 8006344:	fba2 2303 	umull	r2, r3, r2, r3
 8006348:	095b      	lsrs	r3, r3, #5
 800634a:	005b      	lsls	r3, r3, #1
 800634c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006350:	4498      	add	r8, r3
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	461d      	mov	r5, r3
 8006356:	f04f 0600 	mov.w	r6, #0
 800635a:	46a9      	mov	r9, r5
 800635c:	46b2      	mov	sl, r6
 800635e:	eb19 0309 	adds.w	r3, r9, r9
 8006362:	eb4a 040a 	adc.w	r4, sl, sl
 8006366:	4699      	mov	r9, r3
 8006368:	46a2      	mov	sl, r4
 800636a:	eb19 0905 	adds.w	r9, r9, r5
 800636e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006372:	f04f 0100 	mov.w	r1, #0
 8006376:	f04f 0200 	mov.w	r2, #0
 800637a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800637e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006382:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006386:	4689      	mov	r9, r1
 8006388:	4692      	mov	sl, r2
 800638a:	eb19 0005 	adds.w	r0, r9, r5
 800638e:	eb4a 0106 	adc.w	r1, sl, r6
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	461d      	mov	r5, r3
 8006398:	f04f 0600 	mov.w	r6, #0
 800639c:	196b      	adds	r3, r5, r5
 800639e:	eb46 0406 	adc.w	r4, r6, r6
 80063a2:	461a      	mov	r2, r3
 80063a4:	4623      	mov	r3, r4
 80063a6:	f7fa fbc1 	bl	8000b2c <__aeabi_uldivmod>
 80063aa:	4603      	mov	r3, r0
 80063ac:	460c      	mov	r4, r1
 80063ae:	461a      	mov	r2, r3
 80063b0:	4b6a      	ldr	r3, [pc, #424]	; (800655c <UART_SetConfig+0x384>)
 80063b2:	fba3 1302 	umull	r1, r3, r3, r2
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	2164      	movs	r1, #100	; 0x64
 80063ba:	fb01 f303 	mul.w	r3, r1, r3
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	00db      	lsls	r3, r3, #3
 80063c2:	3332      	adds	r3, #50	; 0x32
 80063c4:	4a65      	ldr	r2, [pc, #404]	; (800655c <UART_SetConfig+0x384>)
 80063c6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	f003 0207 	and.w	r2, r3, #7
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4442      	add	r2, r8
 80063d6:	609a      	str	r2, [r3, #8]
 80063d8:	e26f      	b.n	80068ba <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063da:	f7fe ffc7 	bl	800536c <HAL_RCC_GetPCLK1Freq>
 80063de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	461d      	mov	r5, r3
 80063e4:	f04f 0600 	mov.w	r6, #0
 80063e8:	46a8      	mov	r8, r5
 80063ea:	46b1      	mov	r9, r6
 80063ec:	eb18 0308 	adds.w	r3, r8, r8
 80063f0:	eb49 0409 	adc.w	r4, r9, r9
 80063f4:	4698      	mov	r8, r3
 80063f6:	46a1      	mov	r9, r4
 80063f8:	eb18 0805 	adds.w	r8, r8, r5
 80063fc:	eb49 0906 	adc.w	r9, r9, r6
 8006400:	f04f 0100 	mov.w	r1, #0
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800640c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006410:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006414:	4688      	mov	r8, r1
 8006416:	4691      	mov	r9, r2
 8006418:	eb18 0005 	adds.w	r0, r8, r5
 800641c:	eb49 0106 	adc.w	r1, r9, r6
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	461d      	mov	r5, r3
 8006426:	f04f 0600 	mov.w	r6, #0
 800642a:	196b      	adds	r3, r5, r5
 800642c:	eb46 0406 	adc.w	r4, r6, r6
 8006430:	461a      	mov	r2, r3
 8006432:	4623      	mov	r3, r4
 8006434:	f7fa fb7a 	bl	8000b2c <__aeabi_uldivmod>
 8006438:	4603      	mov	r3, r0
 800643a:	460c      	mov	r4, r1
 800643c:	461a      	mov	r2, r3
 800643e:	4b47      	ldr	r3, [pc, #284]	; (800655c <UART_SetConfig+0x384>)
 8006440:	fba3 2302 	umull	r2, r3, r3, r2
 8006444:	095b      	lsrs	r3, r3, #5
 8006446:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	461d      	mov	r5, r3
 800644e:	f04f 0600 	mov.w	r6, #0
 8006452:	46a9      	mov	r9, r5
 8006454:	46b2      	mov	sl, r6
 8006456:	eb19 0309 	adds.w	r3, r9, r9
 800645a:	eb4a 040a 	adc.w	r4, sl, sl
 800645e:	4699      	mov	r9, r3
 8006460:	46a2      	mov	sl, r4
 8006462:	eb19 0905 	adds.w	r9, r9, r5
 8006466:	eb4a 0a06 	adc.w	sl, sl, r6
 800646a:	f04f 0100 	mov.w	r1, #0
 800646e:	f04f 0200 	mov.w	r2, #0
 8006472:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006476:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800647a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800647e:	4689      	mov	r9, r1
 8006480:	4692      	mov	sl, r2
 8006482:	eb19 0005 	adds.w	r0, r9, r5
 8006486:	eb4a 0106 	adc.w	r1, sl, r6
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	461d      	mov	r5, r3
 8006490:	f04f 0600 	mov.w	r6, #0
 8006494:	196b      	adds	r3, r5, r5
 8006496:	eb46 0406 	adc.w	r4, r6, r6
 800649a:	461a      	mov	r2, r3
 800649c:	4623      	mov	r3, r4
 800649e:	f7fa fb45 	bl	8000b2c <__aeabi_uldivmod>
 80064a2:	4603      	mov	r3, r0
 80064a4:	460c      	mov	r4, r1
 80064a6:	461a      	mov	r2, r3
 80064a8:	4b2c      	ldr	r3, [pc, #176]	; (800655c <UART_SetConfig+0x384>)
 80064aa:	fba3 1302 	umull	r1, r3, r3, r2
 80064ae:	095b      	lsrs	r3, r3, #5
 80064b0:	2164      	movs	r1, #100	; 0x64
 80064b2:	fb01 f303 	mul.w	r3, r1, r3
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	00db      	lsls	r3, r3, #3
 80064ba:	3332      	adds	r3, #50	; 0x32
 80064bc:	4a27      	ldr	r2, [pc, #156]	; (800655c <UART_SetConfig+0x384>)
 80064be:	fba2 2303 	umull	r2, r3, r2, r3
 80064c2:	095b      	lsrs	r3, r3, #5
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80064ca:	4498      	add	r8, r3
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	461d      	mov	r5, r3
 80064d0:	f04f 0600 	mov.w	r6, #0
 80064d4:	46a9      	mov	r9, r5
 80064d6:	46b2      	mov	sl, r6
 80064d8:	eb19 0309 	adds.w	r3, r9, r9
 80064dc:	eb4a 040a 	adc.w	r4, sl, sl
 80064e0:	4699      	mov	r9, r3
 80064e2:	46a2      	mov	sl, r4
 80064e4:	eb19 0905 	adds.w	r9, r9, r5
 80064e8:	eb4a 0a06 	adc.w	sl, sl, r6
 80064ec:	f04f 0100 	mov.w	r1, #0
 80064f0:	f04f 0200 	mov.w	r2, #0
 80064f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006500:	4689      	mov	r9, r1
 8006502:	4692      	mov	sl, r2
 8006504:	eb19 0005 	adds.w	r0, r9, r5
 8006508:	eb4a 0106 	adc.w	r1, sl, r6
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	461d      	mov	r5, r3
 8006512:	f04f 0600 	mov.w	r6, #0
 8006516:	196b      	adds	r3, r5, r5
 8006518:	eb46 0406 	adc.w	r4, r6, r6
 800651c:	461a      	mov	r2, r3
 800651e:	4623      	mov	r3, r4
 8006520:	f7fa fb04 	bl	8000b2c <__aeabi_uldivmod>
 8006524:	4603      	mov	r3, r0
 8006526:	460c      	mov	r4, r1
 8006528:	461a      	mov	r2, r3
 800652a:	4b0c      	ldr	r3, [pc, #48]	; (800655c <UART_SetConfig+0x384>)
 800652c:	fba3 1302 	umull	r1, r3, r3, r2
 8006530:	095b      	lsrs	r3, r3, #5
 8006532:	2164      	movs	r1, #100	; 0x64
 8006534:	fb01 f303 	mul.w	r3, r1, r3
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	3332      	adds	r3, #50	; 0x32
 800653e:	4a07      	ldr	r2, [pc, #28]	; (800655c <UART_SetConfig+0x384>)
 8006540:	fba2 2303 	umull	r2, r3, r2, r3
 8006544:	095b      	lsrs	r3, r3, #5
 8006546:	f003 0207 	and.w	r2, r3, #7
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4442      	add	r2, r8
 8006550:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006552:	e1b2      	b.n	80068ba <UART_SetConfig+0x6e2>
 8006554:	40011000 	.word	0x40011000
 8006558:	40011400 	.word	0x40011400
 800655c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4ad7      	ldr	r2, [pc, #860]	; (80068c4 <UART_SetConfig+0x6ec>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d005      	beq.n	8006576 <UART_SetConfig+0x39e>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4ad6      	ldr	r2, [pc, #856]	; (80068c8 <UART_SetConfig+0x6f0>)
 8006570:	4293      	cmp	r3, r2
 8006572:	f040 80d1 	bne.w	8006718 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006576:	f7fe ff0d 	bl	8005394 <HAL_RCC_GetPCLK2Freq>
 800657a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	469a      	mov	sl, r3
 8006580:	f04f 0b00 	mov.w	fp, #0
 8006584:	46d0      	mov	r8, sl
 8006586:	46d9      	mov	r9, fp
 8006588:	eb18 0308 	adds.w	r3, r8, r8
 800658c:	eb49 0409 	adc.w	r4, r9, r9
 8006590:	4698      	mov	r8, r3
 8006592:	46a1      	mov	r9, r4
 8006594:	eb18 080a 	adds.w	r8, r8, sl
 8006598:	eb49 090b 	adc.w	r9, r9, fp
 800659c:	f04f 0100 	mov.w	r1, #0
 80065a0:	f04f 0200 	mov.w	r2, #0
 80065a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80065a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80065ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80065b0:	4688      	mov	r8, r1
 80065b2:	4691      	mov	r9, r2
 80065b4:	eb1a 0508 	adds.w	r5, sl, r8
 80065b8:	eb4b 0609 	adc.w	r6, fp, r9
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	4619      	mov	r1, r3
 80065c2:	f04f 0200 	mov.w	r2, #0
 80065c6:	f04f 0300 	mov.w	r3, #0
 80065ca:	f04f 0400 	mov.w	r4, #0
 80065ce:	0094      	lsls	r4, r2, #2
 80065d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80065d4:	008b      	lsls	r3, r1, #2
 80065d6:	461a      	mov	r2, r3
 80065d8:	4623      	mov	r3, r4
 80065da:	4628      	mov	r0, r5
 80065dc:	4631      	mov	r1, r6
 80065de:	f7fa faa5 	bl	8000b2c <__aeabi_uldivmod>
 80065e2:	4603      	mov	r3, r0
 80065e4:	460c      	mov	r4, r1
 80065e6:	461a      	mov	r2, r3
 80065e8:	4bb8      	ldr	r3, [pc, #736]	; (80068cc <UART_SetConfig+0x6f4>)
 80065ea:	fba3 2302 	umull	r2, r3, r3, r2
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	469b      	mov	fp, r3
 80065f8:	f04f 0c00 	mov.w	ip, #0
 80065fc:	46d9      	mov	r9, fp
 80065fe:	46e2      	mov	sl, ip
 8006600:	eb19 0309 	adds.w	r3, r9, r9
 8006604:	eb4a 040a 	adc.w	r4, sl, sl
 8006608:	4699      	mov	r9, r3
 800660a:	46a2      	mov	sl, r4
 800660c:	eb19 090b 	adds.w	r9, r9, fp
 8006610:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006614:	f04f 0100 	mov.w	r1, #0
 8006618:	f04f 0200 	mov.w	r2, #0
 800661c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006620:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006624:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006628:	4689      	mov	r9, r1
 800662a:	4692      	mov	sl, r2
 800662c:	eb1b 0509 	adds.w	r5, fp, r9
 8006630:	eb4c 060a 	adc.w	r6, ip, sl
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	4619      	mov	r1, r3
 800663a:	f04f 0200 	mov.w	r2, #0
 800663e:	f04f 0300 	mov.w	r3, #0
 8006642:	f04f 0400 	mov.w	r4, #0
 8006646:	0094      	lsls	r4, r2, #2
 8006648:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800664c:	008b      	lsls	r3, r1, #2
 800664e:	461a      	mov	r2, r3
 8006650:	4623      	mov	r3, r4
 8006652:	4628      	mov	r0, r5
 8006654:	4631      	mov	r1, r6
 8006656:	f7fa fa69 	bl	8000b2c <__aeabi_uldivmod>
 800665a:	4603      	mov	r3, r0
 800665c:	460c      	mov	r4, r1
 800665e:	461a      	mov	r2, r3
 8006660:	4b9a      	ldr	r3, [pc, #616]	; (80068cc <UART_SetConfig+0x6f4>)
 8006662:	fba3 1302 	umull	r1, r3, r3, r2
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	2164      	movs	r1, #100	; 0x64
 800666a:	fb01 f303 	mul.w	r3, r1, r3
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	3332      	adds	r3, #50	; 0x32
 8006674:	4a95      	ldr	r2, [pc, #596]	; (80068cc <UART_SetConfig+0x6f4>)
 8006676:	fba2 2303 	umull	r2, r3, r2, r3
 800667a:	095b      	lsrs	r3, r3, #5
 800667c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006680:	4498      	add	r8, r3
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	469b      	mov	fp, r3
 8006686:	f04f 0c00 	mov.w	ip, #0
 800668a:	46d9      	mov	r9, fp
 800668c:	46e2      	mov	sl, ip
 800668e:	eb19 0309 	adds.w	r3, r9, r9
 8006692:	eb4a 040a 	adc.w	r4, sl, sl
 8006696:	4699      	mov	r9, r3
 8006698:	46a2      	mov	sl, r4
 800669a:	eb19 090b 	adds.w	r9, r9, fp
 800669e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80066a2:	f04f 0100 	mov.w	r1, #0
 80066a6:	f04f 0200 	mov.w	r2, #0
 80066aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80066b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80066b6:	4689      	mov	r9, r1
 80066b8:	4692      	mov	sl, r2
 80066ba:	eb1b 0509 	adds.w	r5, fp, r9
 80066be:	eb4c 060a 	adc.w	r6, ip, sl
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	4619      	mov	r1, r3
 80066c8:	f04f 0200 	mov.w	r2, #0
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	f04f 0400 	mov.w	r4, #0
 80066d4:	0094      	lsls	r4, r2, #2
 80066d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80066da:	008b      	lsls	r3, r1, #2
 80066dc:	461a      	mov	r2, r3
 80066de:	4623      	mov	r3, r4
 80066e0:	4628      	mov	r0, r5
 80066e2:	4631      	mov	r1, r6
 80066e4:	f7fa fa22 	bl	8000b2c <__aeabi_uldivmod>
 80066e8:	4603      	mov	r3, r0
 80066ea:	460c      	mov	r4, r1
 80066ec:	461a      	mov	r2, r3
 80066ee:	4b77      	ldr	r3, [pc, #476]	; (80068cc <UART_SetConfig+0x6f4>)
 80066f0:	fba3 1302 	umull	r1, r3, r3, r2
 80066f4:	095b      	lsrs	r3, r3, #5
 80066f6:	2164      	movs	r1, #100	; 0x64
 80066f8:	fb01 f303 	mul.w	r3, r1, r3
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	011b      	lsls	r3, r3, #4
 8006700:	3332      	adds	r3, #50	; 0x32
 8006702:	4a72      	ldr	r2, [pc, #456]	; (80068cc <UART_SetConfig+0x6f4>)
 8006704:	fba2 2303 	umull	r2, r3, r2, r3
 8006708:	095b      	lsrs	r3, r3, #5
 800670a:	f003 020f 	and.w	r2, r3, #15
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4442      	add	r2, r8
 8006714:	609a      	str	r2, [r3, #8]
 8006716:	e0d0      	b.n	80068ba <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006718:	f7fe fe28 	bl	800536c <HAL_RCC_GetPCLK1Freq>
 800671c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	469a      	mov	sl, r3
 8006722:	f04f 0b00 	mov.w	fp, #0
 8006726:	46d0      	mov	r8, sl
 8006728:	46d9      	mov	r9, fp
 800672a:	eb18 0308 	adds.w	r3, r8, r8
 800672e:	eb49 0409 	adc.w	r4, r9, r9
 8006732:	4698      	mov	r8, r3
 8006734:	46a1      	mov	r9, r4
 8006736:	eb18 080a 	adds.w	r8, r8, sl
 800673a:	eb49 090b 	adc.w	r9, r9, fp
 800673e:	f04f 0100 	mov.w	r1, #0
 8006742:	f04f 0200 	mov.w	r2, #0
 8006746:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800674a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800674e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006752:	4688      	mov	r8, r1
 8006754:	4691      	mov	r9, r2
 8006756:	eb1a 0508 	adds.w	r5, sl, r8
 800675a:	eb4b 0609 	adc.w	r6, fp, r9
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	4619      	mov	r1, r3
 8006764:	f04f 0200 	mov.w	r2, #0
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	f04f 0400 	mov.w	r4, #0
 8006770:	0094      	lsls	r4, r2, #2
 8006772:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006776:	008b      	lsls	r3, r1, #2
 8006778:	461a      	mov	r2, r3
 800677a:	4623      	mov	r3, r4
 800677c:	4628      	mov	r0, r5
 800677e:	4631      	mov	r1, r6
 8006780:	f7fa f9d4 	bl	8000b2c <__aeabi_uldivmod>
 8006784:	4603      	mov	r3, r0
 8006786:	460c      	mov	r4, r1
 8006788:	461a      	mov	r2, r3
 800678a:	4b50      	ldr	r3, [pc, #320]	; (80068cc <UART_SetConfig+0x6f4>)
 800678c:	fba3 2302 	umull	r2, r3, r3, r2
 8006790:	095b      	lsrs	r3, r3, #5
 8006792:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	469b      	mov	fp, r3
 800679a:	f04f 0c00 	mov.w	ip, #0
 800679e:	46d9      	mov	r9, fp
 80067a0:	46e2      	mov	sl, ip
 80067a2:	eb19 0309 	adds.w	r3, r9, r9
 80067a6:	eb4a 040a 	adc.w	r4, sl, sl
 80067aa:	4699      	mov	r9, r3
 80067ac:	46a2      	mov	sl, r4
 80067ae:	eb19 090b 	adds.w	r9, r9, fp
 80067b2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80067b6:	f04f 0100 	mov.w	r1, #0
 80067ba:	f04f 0200 	mov.w	r2, #0
 80067be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067ca:	4689      	mov	r9, r1
 80067cc:	4692      	mov	sl, r2
 80067ce:	eb1b 0509 	adds.w	r5, fp, r9
 80067d2:	eb4c 060a 	adc.w	r6, ip, sl
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	4619      	mov	r1, r3
 80067dc:	f04f 0200 	mov.w	r2, #0
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	f04f 0400 	mov.w	r4, #0
 80067e8:	0094      	lsls	r4, r2, #2
 80067ea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067ee:	008b      	lsls	r3, r1, #2
 80067f0:	461a      	mov	r2, r3
 80067f2:	4623      	mov	r3, r4
 80067f4:	4628      	mov	r0, r5
 80067f6:	4631      	mov	r1, r6
 80067f8:	f7fa f998 	bl	8000b2c <__aeabi_uldivmod>
 80067fc:	4603      	mov	r3, r0
 80067fe:	460c      	mov	r4, r1
 8006800:	461a      	mov	r2, r3
 8006802:	4b32      	ldr	r3, [pc, #200]	; (80068cc <UART_SetConfig+0x6f4>)
 8006804:	fba3 1302 	umull	r1, r3, r3, r2
 8006808:	095b      	lsrs	r3, r3, #5
 800680a:	2164      	movs	r1, #100	; 0x64
 800680c:	fb01 f303 	mul.w	r3, r1, r3
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	3332      	adds	r3, #50	; 0x32
 8006816:	4a2d      	ldr	r2, [pc, #180]	; (80068cc <UART_SetConfig+0x6f4>)
 8006818:	fba2 2303 	umull	r2, r3, r2, r3
 800681c:	095b      	lsrs	r3, r3, #5
 800681e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006822:	4498      	add	r8, r3
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	469b      	mov	fp, r3
 8006828:	f04f 0c00 	mov.w	ip, #0
 800682c:	46d9      	mov	r9, fp
 800682e:	46e2      	mov	sl, ip
 8006830:	eb19 0309 	adds.w	r3, r9, r9
 8006834:	eb4a 040a 	adc.w	r4, sl, sl
 8006838:	4699      	mov	r9, r3
 800683a:	46a2      	mov	sl, r4
 800683c:	eb19 090b 	adds.w	r9, r9, fp
 8006840:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006844:	f04f 0100 	mov.w	r1, #0
 8006848:	f04f 0200 	mov.w	r2, #0
 800684c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006850:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006854:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006858:	4689      	mov	r9, r1
 800685a:	4692      	mov	sl, r2
 800685c:	eb1b 0509 	adds.w	r5, fp, r9
 8006860:	eb4c 060a 	adc.w	r6, ip, sl
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	4619      	mov	r1, r3
 800686a:	f04f 0200 	mov.w	r2, #0
 800686e:	f04f 0300 	mov.w	r3, #0
 8006872:	f04f 0400 	mov.w	r4, #0
 8006876:	0094      	lsls	r4, r2, #2
 8006878:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800687c:	008b      	lsls	r3, r1, #2
 800687e:	461a      	mov	r2, r3
 8006880:	4623      	mov	r3, r4
 8006882:	4628      	mov	r0, r5
 8006884:	4631      	mov	r1, r6
 8006886:	f7fa f951 	bl	8000b2c <__aeabi_uldivmod>
 800688a:	4603      	mov	r3, r0
 800688c:	460c      	mov	r4, r1
 800688e:	461a      	mov	r2, r3
 8006890:	4b0e      	ldr	r3, [pc, #56]	; (80068cc <UART_SetConfig+0x6f4>)
 8006892:	fba3 1302 	umull	r1, r3, r3, r2
 8006896:	095b      	lsrs	r3, r3, #5
 8006898:	2164      	movs	r1, #100	; 0x64
 800689a:	fb01 f303 	mul.w	r3, r1, r3
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	011b      	lsls	r3, r3, #4
 80068a2:	3332      	adds	r3, #50	; 0x32
 80068a4:	4a09      	ldr	r2, [pc, #36]	; (80068cc <UART_SetConfig+0x6f4>)
 80068a6:	fba2 2303 	umull	r2, r3, r2, r3
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	f003 020f 	and.w	r2, r3, #15
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4442      	add	r2, r8
 80068b6:	609a      	str	r2, [r3, #8]
}
 80068b8:	e7ff      	b.n	80068ba <UART_SetConfig+0x6e2>
 80068ba:	bf00      	nop
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c4:	40011000 	.word	0x40011000
 80068c8:	40011400 	.word	0x40011400
 80068cc:	51eb851f 	.word	0x51eb851f

080068d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068d0:	b084      	sub	sp, #16
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b084      	sub	sp, #16
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
 80068da:	f107 001c 	add.w	r0, r7, #28
 80068de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d122      	bne.n	800692e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80068fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006910:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006912:	2b01      	cmp	r3, #1
 8006914:	d105      	bne.n	8006922 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f001 fac6 	bl	8007eb4 <USB_CoreReset>
 8006928:	4603      	mov	r3, r0
 800692a:	73fb      	strb	r3, [r7, #15]
 800692c:	e01a      	b.n	8006964 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f001 faba 	bl	8007eb4 <USB_CoreReset>
 8006940:	4603      	mov	r3, r0
 8006942:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006946:	2b00      	cmp	r3, #0
 8006948:	d106      	bne.n	8006958 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	639a      	str	r2, [r3, #56]	; 0x38
 8006956:	e005      	b.n	8006964 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	2b01      	cmp	r3, #1
 8006968:	d10b      	bne.n	8006982 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f043 0206 	orr.w	r2, r3, #6
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f043 0220 	orr.w	r2, r3, #32
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006982:	7bfb      	ldrb	r3, [r7, #15]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800698e:	b004      	add	sp, #16
 8006990:	4770      	bx	lr
	...

08006994 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	4613      	mov	r3, r2
 80069a0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80069a2:	79fb      	ldrb	r3, [r7, #7]
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d165      	bne.n	8006a74 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	4a41      	ldr	r2, [pc, #260]	; (8006ab0 <USB_SetTurnaroundTime+0x11c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d906      	bls.n	80069be <USB_SetTurnaroundTime+0x2a>
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	4a40      	ldr	r2, [pc, #256]	; (8006ab4 <USB_SetTurnaroundTime+0x120>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d802      	bhi.n	80069be <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80069b8:	230f      	movs	r3, #15
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	e062      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	4a3c      	ldr	r2, [pc, #240]	; (8006ab4 <USB_SetTurnaroundTime+0x120>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d906      	bls.n	80069d4 <USB_SetTurnaroundTime+0x40>
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	4a3b      	ldr	r2, [pc, #236]	; (8006ab8 <USB_SetTurnaroundTime+0x124>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d802      	bhi.n	80069d4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80069ce:	230e      	movs	r3, #14
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	e057      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	4a38      	ldr	r2, [pc, #224]	; (8006ab8 <USB_SetTurnaroundTime+0x124>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d906      	bls.n	80069ea <USB_SetTurnaroundTime+0x56>
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4a37      	ldr	r2, [pc, #220]	; (8006abc <USB_SetTurnaroundTime+0x128>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d802      	bhi.n	80069ea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80069e4:	230d      	movs	r3, #13
 80069e6:	617b      	str	r3, [r7, #20]
 80069e8:	e04c      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	4a33      	ldr	r2, [pc, #204]	; (8006abc <USB_SetTurnaroundTime+0x128>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d906      	bls.n	8006a00 <USB_SetTurnaroundTime+0x6c>
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	4a32      	ldr	r2, [pc, #200]	; (8006ac0 <USB_SetTurnaroundTime+0x12c>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d802      	bhi.n	8006a00 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80069fa:	230c      	movs	r3, #12
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	e041      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	4a2f      	ldr	r2, [pc, #188]	; (8006ac0 <USB_SetTurnaroundTime+0x12c>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d906      	bls.n	8006a16 <USB_SetTurnaroundTime+0x82>
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	4a2e      	ldr	r2, [pc, #184]	; (8006ac4 <USB_SetTurnaroundTime+0x130>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d802      	bhi.n	8006a16 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006a10:	230b      	movs	r3, #11
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	e036      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	4a2a      	ldr	r2, [pc, #168]	; (8006ac4 <USB_SetTurnaroundTime+0x130>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d906      	bls.n	8006a2c <USB_SetTurnaroundTime+0x98>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	4a29      	ldr	r2, [pc, #164]	; (8006ac8 <USB_SetTurnaroundTime+0x134>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d802      	bhi.n	8006a2c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006a26:	230a      	movs	r3, #10
 8006a28:	617b      	str	r3, [r7, #20]
 8006a2a:	e02b      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	4a26      	ldr	r2, [pc, #152]	; (8006ac8 <USB_SetTurnaroundTime+0x134>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d906      	bls.n	8006a42 <USB_SetTurnaroundTime+0xae>
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	4a25      	ldr	r2, [pc, #148]	; (8006acc <USB_SetTurnaroundTime+0x138>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d802      	bhi.n	8006a42 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006a3c:	2309      	movs	r3, #9
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	e020      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	4a21      	ldr	r2, [pc, #132]	; (8006acc <USB_SetTurnaroundTime+0x138>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d906      	bls.n	8006a58 <USB_SetTurnaroundTime+0xc4>
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	4a20      	ldr	r2, [pc, #128]	; (8006ad0 <USB_SetTurnaroundTime+0x13c>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d802      	bhi.n	8006a58 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006a52:	2308      	movs	r3, #8
 8006a54:	617b      	str	r3, [r7, #20]
 8006a56:	e015      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	4a1d      	ldr	r2, [pc, #116]	; (8006ad0 <USB_SetTurnaroundTime+0x13c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d906      	bls.n	8006a6e <USB_SetTurnaroundTime+0xda>
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	4a1c      	ldr	r2, [pc, #112]	; (8006ad4 <USB_SetTurnaroundTime+0x140>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d802      	bhi.n	8006a6e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006a68:	2307      	movs	r3, #7
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	e00a      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006a6e:	2306      	movs	r3, #6
 8006a70:	617b      	str	r3, [r7, #20]
 8006a72:	e007      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006a74:	79fb      	ldrb	r3, [r7, #7]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006a7a:	2309      	movs	r3, #9
 8006a7c:	617b      	str	r3, [r7, #20]
 8006a7e:	e001      	b.n	8006a84 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006a80:	2309      	movs	r3, #9
 8006a82:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	029b      	lsls	r3, r3, #10
 8006a98:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	371c      	adds	r7, #28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr
 8006ab0:	00d8acbf 	.word	0x00d8acbf
 8006ab4:	00e4e1bf 	.word	0x00e4e1bf
 8006ab8:	00f423ff 	.word	0x00f423ff
 8006abc:	0106737f 	.word	0x0106737f
 8006ac0:	011a499f 	.word	0x011a499f
 8006ac4:	01312cff 	.word	0x01312cff
 8006ac8:	014ca43f 	.word	0x014ca43f
 8006acc:	016e35ff 	.word	0x016e35ff
 8006ad0:	01a6ab1f 	.word	0x01a6ab1f
 8006ad4:	01e847ff 	.word	0x01e847ff

08006ad8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f043 0201 	orr.w	r2, r3, #1
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b083      	sub	sp, #12
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f023 0201 	bic.w	r2, r3, #1
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b34:	78fb      	ldrb	r3, [r7, #3]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d106      	bne.n	8006b48 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	60da      	str	r2, [r3, #12]
 8006b46:	e00b      	b.n	8006b60 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d106      	bne.n	8006b5c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60da      	str	r2, [r3, #12]
 8006b5a:	e001      	b.n	8006b60 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e003      	b.n	8006b68 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006b60:	2032      	movs	r0, #50	; 0x32
 8006b62:	f7fb f9ed 	bl	8001f40 <HAL_Delay>

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3708      	adds	r7, #8
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b70:	b084      	sub	sp, #16
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b086      	sub	sp, #24
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
 8006b7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	613b      	str	r3, [r7, #16]
 8006b8e:	e009      	b.n	8006ba4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	3340      	adds	r3, #64	; 0x40
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	613b      	str	r3, [r7, #16]
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b0e      	cmp	r3, #14
 8006ba8:	d9f2      	bls.n	8006b90 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006baa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d11c      	bne.n	8006bea <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bbe:	f043 0302 	orr.w	r3, r3, #2
 8006bc2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	639a      	str	r2, [r3, #56]	; 0x38
 8006be8:	e00b      	b.n	8006c02 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bee:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c08:	461a      	mov	r2, r3
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c14:	4619      	mov	r1, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	680b      	ldr	r3, [r1, #0]
 8006c20:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d10c      	bne.n	8006c42 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d104      	bne.n	8006c38 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006c2e:	2100      	movs	r1, #0
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 f949 	bl	8006ec8 <USB_SetDevSpeed>
 8006c36:	e008      	b.n	8006c4a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006c38:	2101      	movs	r1, #1
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f944 	bl	8006ec8 <USB_SetDevSpeed>
 8006c40:	e003      	b.n	8006c4a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c42:	2103      	movs	r1, #3
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f93f 	bl	8006ec8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c4a:	2110      	movs	r1, #16
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f8f3 	bl	8006e38 <USB_FlushTxFifo>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d001      	beq.n	8006c5c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f911 	bl	8006e84 <USB_FlushRxFifo>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c72:	461a      	mov	r2, r3
 8006c74:	2300      	movs	r3, #0
 8006c76:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c7e:	461a      	mov	r2, r3
 8006c80:	2300      	movs	r3, #0
 8006c82:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c90:	2300      	movs	r3, #0
 8006c92:	613b      	str	r3, [r7, #16]
 8006c94:	e043      	b.n	8006d1e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cac:	d118      	bne.n	8006ce0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10a      	bne.n	8006cca <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	e013      	b.n	8006cf2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006cdc:	6013      	str	r3, [r2, #0]
 8006cde:	e008      	b.n	8006cf2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	015a      	lsls	r2, r3, #5
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cec:	461a      	mov	r2, r3
 8006cee:	2300      	movs	r3, #0
 8006cf0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	015a      	lsls	r2, r3, #5
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cfe:	461a      	mov	r2, r3
 8006d00:	2300      	movs	r3, #0
 8006d02:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d10:	461a      	mov	r2, r3
 8006d12:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	613b      	str	r3, [r7, #16]
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d3b7      	bcc.n	8006c96 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d26:	2300      	movs	r3, #0
 8006d28:	613b      	str	r3, [r7, #16]
 8006d2a:	e043      	b.n	8006db4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	015a      	lsls	r2, r3, #5
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	4413      	add	r3, r2
 8006d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d42:	d118      	bne.n	8006d76 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10a      	bne.n	8006d60 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d56:	461a      	mov	r2, r3
 8006d58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	e013      	b.n	8006d88 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d72:	6013      	str	r3, [r2, #0]
 8006d74:	e008      	b.n	8006d88 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	015a      	lsls	r2, r3, #5
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d82:	461a      	mov	r2, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d94:	461a      	mov	r2, r3
 8006d96:	2300      	movs	r3, #0
 8006d98:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	015a      	lsls	r2, r3, #5
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	4413      	add	r3, r2
 8006da2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006da6:	461a      	mov	r2, r3
 8006da8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	3301      	adds	r3, #1
 8006db2:	613b      	str	r3, [r7, #16]
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d3b7      	bcc.n	8006d2c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006dca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006ddc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d105      	bne.n	8006df0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	f043 0210 	orr.w	r2, r3, #16
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	699a      	ldr	r2, [r3, #24]
 8006df4:	4b0f      	ldr	r3, [pc, #60]	; (8006e34 <USB_DevInit+0x2c4>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d005      	beq.n	8006e0e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	699b      	ldr	r3, [r3, #24]
 8006e06:	f043 0208 	orr.w	r2, r3, #8
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d107      	bne.n	8006e24 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e1c:	f043 0304 	orr.w	r3, r3, #4
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3718      	adds	r7, #24
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e30:	b004      	add	sp, #16
 8006e32:	4770      	bx	lr
 8006e34:	803c3800 	.word	0x803c3800

08006e38 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	019b      	lsls	r3, r3, #6
 8006e4a:	f043 0220 	orr.w	r2, r3, #32
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	3301      	adds	r3, #1
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4a09      	ldr	r2, [pc, #36]	; (8006e80 <USB_FlushTxFifo+0x48>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d901      	bls.n	8006e64 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e006      	b.n	8006e72 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b20      	cmp	r3, #32
 8006e6e:	d0f0      	beq.n	8006e52 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	00030d40 	.word	0x00030d40

08006e84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b085      	sub	sp, #20
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2210      	movs	r2, #16
 8006e94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	4a09      	ldr	r2, [pc, #36]	; (8006ec4 <USB_FlushRxFifo+0x40>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d901      	bls.n	8006ea8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e006      	b.n	8006eb6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	f003 0310 	and.w	r3, r3, #16
 8006eb0:	2b10      	cmp	r3, #16
 8006eb2:	d0f0      	beq.n	8006e96 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	00030d40 	.word	0x00030d40

08006ec8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	68f9      	ldr	r1, [r7, #12]
 8006ee4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3714      	adds	r7, #20
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b087      	sub	sp, #28
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f003 0306 	and.w	r3, r3, #6
 8006f12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d102      	bne.n	8006f20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	75fb      	strb	r3, [r7, #23]
 8006f1e:	e00a      	b.n	8006f36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d002      	beq.n	8006f2c <USB_GetDevSpeed+0x32>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2b06      	cmp	r3, #6
 8006f2a:	d102      	bne.n	8006f32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	75fb      	strb	r3, [r7, #23]
 8006f30:	e001      	b.n	8006f36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006f32:	230f      	movs	r3, #15
 8006f34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	371c      	adds	r7, #28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	785b      	ldrb	r3, [r3, #1]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d13a      	bne.n	8006fd6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f66:	69da      	ldr	r2, [r3, #28]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	f003 030f 	and.w	r3, r3, #15
 8006f70:	2101      	movs	r1, #1
 8006f72:	fa01 f303 	lsl.w	r3, r1, r3
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	68f9      	ldr	r1, [r7, #12]
 8006f7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	015a      	lsls	r2, r3, #5
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	4413      	add	r3, r2
 8006f8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d155      	bne.n	8007044 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	78db      	ldrb	r3, [r3, #3]
 8006fb2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fb4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	059b      	lsls	r3, r3, #22
 8006fba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	0151      	lsls	r1, r2, #5
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	440a      	add	r2, r1
 8006fc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	e036      	b.n	8007044 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fdc:	69da      	ldr	r2, [r3, #28]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	f003 030f 	and.w	r3, r3, #15
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fec:	041b      	lsls	r3, r3, #16
 8006fee:	68f9      	ldr	r1, [r7, #12]
 8006ff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d11a      	bne.n	8007044 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4413      	add	r3, r2
 8007016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	78db      	ldrb	r3, [r3, #3]
 8007028:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800702a:	430b      	orrs	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	440a      	add	r2, r1
 8007036:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800703a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800703e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007042:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
	...

08007054 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007054:	b480      	push	{r7}
 8007056:	b085      	sub	sp, #20
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	785b      	ldrb	r3, [r3, #1]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d161      	bne.n	8007134 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	015a      	lsls	r2, r3, #5
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	4413      	add	r3, r2
 8007078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007082:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007086:	d11f      	bne.n	80070c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	015a      	lsls	r2, r3, #5
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	0151      	lsls	r1, r2, #5
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	440a      	add	r2, r1
 800709e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	0151      	lsls	r1, r2, #5
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	440a      	add	r2, r1
 80070be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	f003 030f 	and.w	r3, r3, #15
 80070d8:	2101      	movs	r1, #1
 80070da:	fa01 f303 	lsl.w	r3, r1, r3
 80070de:	b29b      	uxth	r3, r3
 80070e0:	43db      	mvns	r3, r3
 80070e2:	68f9      	ldr	r1, [r7, #12]
 80070e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070e8:	4013      	ands	r3, r2
 80070ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070f2:	69da      	ldr	r2, [r3, #28]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	f003 030f 	and.w	r3, r3, #15
 80070fc:	2101      	movs	r1, #1
 80070fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007102:	b29b      	uxth	r3, r3
 8007104:	43db      	mvns	r3, r3
 8007106:	68f9      	ldr	r1, [r7, #12]
 8007108:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800710c:	4013      	ands	r3, r2
 800710e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	015a      	lsls	r2, r3, #5
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4413      	add	r3, r2
 8007118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	0159      	lsls	r1, r3, #5
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	440b      	add	r3, r1
 8007126:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800712a:	4619      	mov	r1, r3
 800712c:	4b35      	ldr	r3, [pc, #212]	; (8007204 <USB_DeactivateEndpoint+0x1b0>)
 800712e:	4013      	ands	r3, r2
 8007130:	600b      	str	r3, [r1, #0]
 8007132:	e060      	b.n	80071f6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4413      	add	r3, r2
 800713c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007146:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800714a:	d11f      	bne.n	800718c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	0151      	lsls	r1, r2, #5
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	440a      	add	r2, r1
 8007162:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007166:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800716a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	0151      	lsls	r1, r2, #5
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	440a      	add	r2, r1
 8007182:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007186:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800718a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	2101      	movs	r1, #1
 800719e:	fa01 f303 	lsl.w	r3, r1, r3
 80071a2:	041b      	lsls	r3, r3, #16
 80071a4:	43db      	mvns	r3, r3
 80071a6:	68f9      	ldr	r1, [r7, #12]
 80071a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071ac:	4013      	ands	r3, r2
 80071ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f303 	lsl.w	r3, r1, r3
 80071c6:	041b      	lsls	r3, r3, #16
 80071c8:	43db      	mvns	r3, r3
 80071ca:	68f9      	ldr	r1, [r7, #12]
 80071cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071d0:	4013      	ands	r3, r2
 80071d2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	0159      	lsls	r1, r3, #5
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	440b      	add	r3, r1
 80071ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ee:	4619      	mov	r1, r3
 80071f0:	4b05      	ldr	r3, [pc, #20]	; (8007208 <USB_DeactivateEndpoint+0x1b4>)
 80071f2:	4013      	ands	r3, r2
 80071f4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	ec337800 	.word	0xec337800
 8007208:	eff37800 	.word	0xeff37800

0800720c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	; 0x28
 8007210:	af02      	add	r7, sp, #8
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	4613      	mov	r3, r2
 8007218:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	785b      	ldrb	r3, [r3, #1]
 8007228:	2b01      	cmp	r3, #1
 800722a:	f040 815c 	bne.w	80074e6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d132      	bne.n	800729c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	4413      	add	r3, r2
 800723e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007242:	691b      	ldr	r3, [r3, #16]
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	0151      	lsls	r1, r2, #5
 8007248:	69fa      	ldr	r2, [r7, #28]
 800724a:	440a      	add	r2, r1
 800724c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007250:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007254:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007258:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	0151      	lsls	r1, r2, #5
 800726c:	69fa      	ldr	r2, [r7, #28]
 800726e:	440a      	add	r2, r1
 8007270:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007274:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007278:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	4413      	add	r3, r2
 8007282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	0151      	lsls	r1, r2, #5
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	440a      	add	r2, r1
 8007290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007294:	0cdb      	lsrs	r3, r3, #19
 8007296:	04db      	lsls	r3, r3, #19
 8007298:	6113      	str	r3, [r2, #16]
 800729a:	e074      	b.n	8007386 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	0151      	lsls	r1, r2, #5
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	440a      	add	r2, r1
 80072b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072b6:	0cdb      	lsrs	r3, r3, #19
 80072b8:	04db      	lsls	r3, r3, #19
 80072ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	015a      	lsls	r2, r3, #5
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	69ba      	ldr	r2, [r7, #24]
 80072cc:	0151      	lsls	r1, r2, #5
 80072ce:	69fa      	ldr	r2, [r7, #28]
 80072d0:	440a      	add	r2, r1
 80072d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072d6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80072da:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80072de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072ec:	691a      	ldr	r2, [r3, #16]
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	6959      	ldr	r1, [r3, #20]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	440b      	add	r3, r1
 80072f8:	1e59      	subs	r1, r3, #1
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8007302:	04d9      	lsls	r1, r3, #19
 8007304:	4b9d      	ldr	r3, [pc, #628]	; (800757c <USB_EPStartXfer+0x370>)
 8007306:	400b      	ands	r3, r1
 8007308:	69b9      	ldr	r1, [r7, #24]
 800730a:	0148      	lsls	r0, r1, #5
 800730c:	69f9      	ldr	r1, [r7, #28]
 800730e:	4401      	add	r1, r0
 8007310:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007314:	4313      	orrs	r3, r2
 8007316:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007324:	691a      	ldr	r2, [r3, #16]
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800732e:	69b9      	ldr	r1, [r7, #24]
 8007330:	0148      	lsls	r0, r1, #5
 8007332:	69f9      	ldr	r1, [r7, #28]
 8007334:	4401      	add	r1, r0
 8007336:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800733a:	4313      	orrs	r3, r2
 800733c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	78db      	ldrb	r3, [r3, #3]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d11f      	bne.n	8007386 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	015a      	lsls	r2, r3, #5
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	4413      	add	r3, r2
 800734e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	0151      	lsls	r1, r2, #5
 8007358:	69fa      	ldr	r2, [r7, #28]
 800735a:	440a      	add	r2, r1
 800735c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007360:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007364:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	4413      	add	r3, r2
 800736e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	69ba      	ldr	r2, [r7, #24]
 8007376:	0151      	lsls	r1, r2, #5
 8007378:	69fa      	ldr	r2, [r7, #28]
 800737a:	440a      	add	r2, r1
 800737c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007380:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007384:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007386:	79fb      	ldrb	r3, [r7, #7]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d14b      	bne.n	8007424 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	4413      	add	r3, r2
 800739c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a0:	461a      	mov	r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	78db      	ldrb	r3, [r3, #3]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d128      	bne.n	8007402 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d110      	bne.n	80073e2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	69ba      	ldr	r2, [r7, #24]
 80073d0:	0151      	lsls	r1, r2, #5
 80073d2:	69fa      	ldr	r2, [r7, #28]
 80073d4:	440a      	add	r2, r1
 80073d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	e00f      	b.n	8007402 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	015a      	lsls	r2, r3, #5
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	4413      	add	r3, r2
 80073ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	69ba      	ldr	r2, [r7, #24]
 80073f2:	0151      	lsls	r1, r2, #5
 80073f4:	69fa      	ldr	r2, [r7, #28]
 80073f6:	440a      	add	r2, r1
 80073f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007400:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	4413      	add	r3, r2
 800740a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	0151      	lsls	r1, r2, #5
 8007414:	69fa      	ldr	r2, [r7, #28]
 8007416:	440a      	add	r2, r1
 8007418:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800741c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	e12f      	b.n	8007684 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69ba      	ldr	r2, [r7, #24]
 8007434:	0151      	lsls	r1, r2, #5
 8007436:	69fa      	ldr	r2, [r7, #28]
 8007438:	440a      	add	r2, r1
 800743a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800743e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007442:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	78db      	ldrb	r3, [r3, #3]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d015      	beq.n	8007478 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	695b      	ldr	r3, [r3, #20]
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 8117 	beq.w	8007684 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	f003 030f 	and.w	r3, r3, #15
 8007466:	2101      	movs	r1, #1
 8007468:	fa01 f303 	lsl.w	r3, r1, r3
 800746c:	69f9      	ldr	r1, [r7, #28]
 800746e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007472:	4313      	orrs	r3, r2
 8007474:	634b      	str	r3, [r1, #52]	; 0x34
 8007476:	e105      	b.n	8007684 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007484:	2b00      	cmp	r3, #0
 8007486:	d110      	bne.n	80074aa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	69ba      	ldr	r2, [r7, #24]
 8007498:	0151      	lsls	r1, r2, #5
 800749a:	69fa      	ldr	r2, [r7, #28]
 800749c:	440a      	add	r2, r1
 800749e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	e00f      	b.n	80074ca <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	015a      	lsls	r2, r3, #5
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	4413      	add	r3, r2
 80074b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	0151      	lsls	r1, r2, #5
 80074bc:	69fa      	ldr	r2, [r7, #28]
 80074be:	440a      	add	r2, r1
 80074c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074c8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	68d9      	ldr	r1, [r3, #12]
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	781a      	ldrb	r2, [r3, #0]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	b298      	uxth	r0, r3
 80074d8:	79fb      	ldrb	r3, [r7, #7]
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	4603      	mov	r3, r0
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 fa2b 	bl	800793a <USB_WritePacket>
 80074e4:	e0ce      	b.n	8007684 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	69ba      	ldr	r2, [r7, #24]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	69fa      	ldr	r2, [r7, #28]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007500:	0cdb      	lsrs	r3, r3, #19
 8007502:	04db      	lsls	r3, r3, #19
 8007504:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	015a      	lsls	r2, r3, #5
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	4413      	add	r3, r2
 800750e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007512:	691b      	ldr	r3, [r3, #16]
 8007514:	69ba      	ldr	r2, [r7, #24]
 8007516:	0151      	lsls	r1, r2, #5
 8007518:	69fa      	ldr	r2, [r7, #28]
 800751a:	440a      	add	r2, r1
 800751c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007520:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007524:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007528:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d126      	bne.n	8007580 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	015a      	lsls	r2, r3, #5
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	4413      	add	r3, r2
 800753a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800753e:	691a      	ldr	r2, [r3, #16]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007548:	69b9      	ldr	r1, [r7, #24]
 800754a:	0148      	lsls	r0, r1, #5
 800754c:	69f9      	ldr	r1, [r7, #28]
 800754e:	4401      	add	r1, r0
 8007550:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007554:	4313      	orrs	r3, r2
 8007556:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	015a      	lsls	r2, r3, #5
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	4413      	add	r3, r2
 8007560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	0151      	lsls	r1, r2, #5
 800756a:	69fa      	ldr	r2, [r7, #28]
 800756c:	440a      	add	r2, r1
 800756e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007572:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007576:	6113      	str	r3, [r2, #16]
 8007578:	e036      	b.n	80075e8 <USB_EPStartXfer+0x3dc>
 800757a:	bf00      	nop
 800757c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	695a      	ldr	r2, [r3, #20]
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	4413      	add	r3, r2
 800758a:	1e5a      	subs	r2, r3, #1
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	fbb2 f3f3 	udiv	r3, r2, r3
 8007594:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	015a      	lsls	r2, r3, #5
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	4413      	add	r3, r2
 800759e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a2:	691a      	ldr	r2, [r3, #16]
 80075a4:	8afb      	ldrh	r3, [r7, #22]
 80075a6:	04d9      	lsls	r1, r3, #19
 80075a8:	4b39      	ldr	r3, [pc, #228]	; (8007690 <USB_EPStartXfer+0x484>)
 80075aa:	400b      	ands	r3, r1
 80075ac:	69b9      	ldr	r1, [r7, #24]
 80075ae:	0148      	lsls	r0, r1, #5
 80075b0:	69f9      	ldr	r1, [r7, #28]
 80075b2:	4401      	add	r1, r0
 80075b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80075b8:	4313      	orrs	r3, r2
 80075ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	015a      	lsls	r2, r3, #5
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	4413      	add	r3, r2
 80075c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c8:	691a      	ldr	r2, [r3, #16]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	8af9      	ldrh	r1, [r7, #22]
 80075d0:	fb01 f303 	mul.w	r3, r1, r3
 80075d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075d8:	69b9      	ldr	r1, [r7, #24]
 80075da:	0148      	lsls	r0, r1, #5
 80075dc:	69f9      	ldr	r1, [r7, #28]
 80075de:	4401      	add	r1, r0
 80075e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80075e4:	4313      	orrs	r3, r2
 80075e6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80075e8:	79fb      	ldrb	r3, [r7, #7]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d10d      	bne.n	800760a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	68db      	ldr	r3, [r3, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d009      	beq.n	800760a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	68d9      	ldr	r1, [r3, #12]
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007606:	460a      	mov	r2, r1
 8007608:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	78db      	ldrb	r3, [r3, #3]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d128      	bne.n	8007664 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800761e:	2b00      	cmp	r3, #0
 8007620:	d110      	bne.n	8007644 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	015a      	lsls	r2, r3, #5
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	4413      	add	r3, r2
 800762a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	69ba      	ldr	r2, [r7, #24]
 8007632:	0151      	lsls	r1, r2, #5
 8007634:	69fa      	ldr	r2, [r7, #28]
 8007636:	440a      	add	r2, r1
 8007638:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800763c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007640:	6013      	str	r3, [r2, #0]
 8007642:	e00f      	b.n	8007664 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	015a      	lsls	r2, r3, #5
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	4413      	add	r3, r2
 800764c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	69ba      	ldr	r2, [r7, #24]
 8007654:	0151      	lsls	r1, r2, #5
 8007656:	69fa      	ldr	r2, [r7, #28]
 8007658:	440a      	add	r2, r1
 800765a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800765e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007662:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	015a      	lsls	r2, r3, #5
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	4413      	add	r3, r2
 800766c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	69ba      	ldr	r2, [r7, #24]
 8007674:	0151      	lsls	r1, r2, #5
 8007676:	69fa      	ldr	r2, [r7, #28]
 8007678:	440a      	add	r2, r1
 800767a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800767e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007682:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3720      	adds	r7, #32
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	1ff80000 	.word	0x1ff80000

08007694 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	4613      	mov	r3, r2
 80076a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	785b      	ldrb	r3, [r3, #1]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	f040 80cd 	bne.w	8007850 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d132      	bne.n	8007724 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	0151      	lsls	r1, r2, #5
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	440a      	add	r2, r1
 80076d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80076dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80076e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	015a      	lsls	r2, r3, #5
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	4413      	add	r3, r2
 80076ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	693a      	ldr	r2, [r7, #16]
 80076f2:	0151      	lsls	r1, r2, #5
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	440a      	add	r2, r1
 80076f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007700:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	4413      	add	r3, r2
 800770a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	0151      	lsls	r1, r2, #5
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	440a      	add	r2, r1
 8007718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800771c:	0cdb      	lsrs	r3, r3, #19
 800771e:	04db      	lsls	r3, r3, #19
 8007720:	6113      	str	r3, [r2, #16]
 8007722:	e04e      	b.n	80077c2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	0151      	lsls	r1, r2, #5
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	440a      	add	r2, r1
 800773a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800773e:	0cdb      	lsrs	r3, r3, #19
 8007740:	04db      	lsls	r3, r3, #19
 8007742:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	015a      	lsls	r2, r3, #5
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	4413      	add	r3, r2
 800774c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	0151      	lsls	r1, r2, #5
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	440a      	add	r2, r1
 800775a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800775e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007762:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007766:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	695a      	ldr	r2, [r3, #20]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	429a      	cmp	r2, r3
 8007772:	d903      	bls.n	800777c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	015a      	lsls	r2, r3, #5
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	4413      	add	r3, r2
 8007784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	0151      	lsls	r1, r2, #5
 800778e:	697a      	ldr	r2, [r7, #20]
 8007790:	440a      	add	r2, r1
 8007792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007796:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800779a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	015a      	lsls	r2, r3, #5
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	4413      	add	r3, r2
 80077a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077a8:	691a      	ldr	r2, [r3, #16]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077b2:	6939      	ldr	r1, [r7, #16]
 80077b4:	0148      	lsls	r0, r1, #5
 80077b6:	6979      	ldr	r1, [r7, #20]
 80077b8:	4401      	add	r1, r0
 80077ba:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80077be:	4313      	orrs	r3, r2
 80077c0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80077c2:	79fb      	ldrb	r3, [r7, #7]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d11e      	bne.n	8007806 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d009      	beq.n	80077e4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077dc:	461a      	mov	r2, r3
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	015a      	lsls	r2, r3, #5
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	0151      	lsls	r1, r2, #5
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	440a      	add	r2, r1
 80077fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007802:	6013      	str	r3, [r2, #0]
 8007804:	e092      	b.n	800792c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	015a      	lsls	r2, r3, #5
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	4413      	add	r3, r2
 800780e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	0151      	lsls	r1, r2, #5
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	440a      	add	r2, r1
 800781c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007820:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007824:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	695b      	ldr	r3, [r3, #20]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d07e      	beq.n	800792c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	f003 030f 	and.w	r3, r3, #15
 800783e:	2101      	movs	r1, #1
 8007840:	fa01 f303 	lsl.w	r3, r1, r3
 8007844:	6979      	ldr	r1, [r7, #20]
 8007846:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800784a:	4313      	orrs	r3, r2
 800784c:	634b      	str	r3, [r1, #52]	; 0x34
 800784e:	e06d      	b.n	800792c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	015a      	lsls	r2, r3, #5
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	4413      	add	r3, r2
 8007858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	0151      	lsls	r1, r2, #5
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	440a      	add	r2, r1
 8007866:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800786a:	0cdb      	lsrs	r3, r3, #19
 800786c:	04db      	lsls	r3, r3, #19
 800786e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	015a      	lsls	r2, r3, #5
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	4413      	add	r3, r2
 8007878:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	0151      	lsls	r1, r2, #5
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	440a      	add	r2, r1
 8007886:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800788a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800788e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007892:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078d0:	691a      	ldr	r2, [r3, #16]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078da:	6939      	ldr	r1, [r7, #16]
 80078dc:	0148      	lsls	r0, r1, #5
 80078de:	6979      	ldr	r1, [r7, #20]
 80078e0:	4401      	add	r1, r0
 80078e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80078e6:	4313      	orrs	r3, r2
 80078e8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80078ea:	79fb      	ldrb	r3, [r7, #7]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d10d      	bne.n	800790c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d009      	beq.n	800790c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	68d9      	ldr	r1, [r3, #12]
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007908:	460a      	mov	r2, r1
 800790a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	4413      	add	r3, r2
 8007914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	0151      	lsls	r1, r2, #5
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	440a      	add	r2, r1
 8007922:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007926:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800792a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	371c      	adds	r7, #28
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800793a:	b480      	push	{r7}
 800793c:	b089      	sub	sp, #36	; 0x24
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	4611      	mov	r1, r2
 8007946:	461a      	mov	r2, r3
 8007948:	460b      	mov	r3, r1
 800794a:	71fb      	strb	r3, [r7, #7]
 800794c:	4613      	mov	r3, r2
 800794e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007958:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800795c:	2b00      	cmp	r3, #0
 800795e:	d11a      	bne.n	8007996 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007960:	88bb      	ldrh	r3, [r7, #4]
 8007962:	3303      	adds	r3, #3
 8007964:	089b      	lsrs	r3, r3, #2
 8007966:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007968:	2300      	movs	r3, #0
 800796a:	61bb      	str	r3, [r7, #24]
 800796c:	e00f      	b.n	800798e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800796e:	79fb      	ldrb	r3, [r7, #7]
 8007970:	031a      	lsls	r2, r3, #12
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	4413      	add	r3, r2
 8007976:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800797a:	461a      	mov	r2, r3
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	3304      	adds	r3, #4
 8007986:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	3301      	adds	r3, #1
 800798c:	61bb      	str	r3, [r7, #24]
 800798e:	69ba      	ldr	r2, [r7, #24]
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	429a      	cmp	r2, r3
 8007994:	d3eb      	bcc.n	800796e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3724      	adds	r7, #36	; 0x24
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b089      	sub	sp, #36	; 0x24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	4613      	mov	r3, r2
 80079b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80079ba:	88fb      	ldrh	r3, [r7, #6]
 80079bc:	3303      	adds	r3, #3
 80079be:	089b      	lsrs	r3, r3, #2
 80079c0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80079c2:	2300      	movs	r3, #0
 80079c4:	61bb      	str	r3, [r7, #24]
 80079c6:	e00b      	b.n	80079e0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	3304      	adds	r3, #4
 80079d8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	3301      	adds	r3, #1
 80079de:	61bb      	str	r3, [r7, #24]
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d3ef      	bcc.n	80079c8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80079e8:	69fb      	ldr	r3, [r7, #28]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3724      	adds	r7, #36	; 0x24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b085      	sub	sp, #20
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	785b      	ldrb	r3, [r3, #1]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d12c      	bne.n	8007a6c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	db12      	blt.n	8007a4a <USB_EPSetStall+0x54>
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00f      	beq.n	8007a4a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	015a      	lsls	r2, r3, #5
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	0151      	lsls	r1, r2, #5
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	440a      	add	r2, r1
 8007a40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a48:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	015a      	lsls	r2, r3, #5
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	0151      	lsls	r1, r2, #5
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	440a      	add	r2, r1
 8007a60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007a68:	6013      	str	r3, [r2, #0]
 8007a6a:	e02b      	b.n	8007ac4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	015a      	lsls	r2, r3, #5
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	4413      	add	r3, r2
 8007a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	db12      	blt.n	8007aa4 <USB_EPSetStall+0xae>
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00f      	beq.n	8007aa4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	015a      	lsls	r2, r3, #5
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	0151      	lsls	r1, r2, #5
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	440a      	add	r2, r1
 8007a9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007aa2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	0151      	lsls	r1, r2, #5
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	440a      	add	r2, r1
 8007aba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007abe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007ac2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b085      	sub	sp, #20
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d128      	bne.n	8007b40 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	68fa      	ldr	r2, [r7, #12]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b08:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007b0c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	78db      	ldrb	r3, [r3, #3]
 8007b12:	2b03      	cmp	r3, #3
 8007b14:	d003      	beq.n	8007b1e <USB_EPClearStall+0x4c>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	78db      	ldrb	r3, [r3, #3]
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	d138      	bne.n	8007b90 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	015a      	lsls	r2, r3, #5
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	4413      	add	r3, r2
 8007b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	0151      	lsls	r1, r2, #5
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	440a      	add	r2, r1
 8007b34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b3c:	6013      	str	r3, [r2, #0]
 8007b3e:	e027      	b.n	8007b90 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	0151      	lsls	r1, r2, #5
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	440a      	add	r2, r1
 8007b56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007b5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	78db      	ldrb	r3, [r3, #3]
 8007b64:	2b03      	cmp	r3, #3
 8007b66:	d003      	beq.n	8007b70 <USB_EPClearStall+0x9e>
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	78db      	ldrb	r3, [r3, #3]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d10f      	bne.n	8007b90 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	015a      	lsls	r2, r3, #5
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	4413      	add	r3, r2
 8007b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	0151      	lsls	r1, r2, #5
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	440a      	add	r2, r1
 8007b86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b8e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b085      	sub	sp, #20
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bbc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007bc0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	78fb      	ldrb	r3, [r7, #3]
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007bd2:	68f9      	ldr	r1, [r7, #12]
 8007bd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3714      	adds	r7, #20
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b085      	sub	sp, #20
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007c04:	f023 0303 	bic.w	r3, r3, #3
 8007c08:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c18:	f023 0302 	bic.w	r3, r3, #2
 8007c1c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3714      	adds	r7, #20
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007c46:	f023 0303 	bic.w	r3, r3, #3
 8007c4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c5a:	f043 0302 	orr.w	r3, r3, #2
 8007c5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b085      	sub	sp, #20
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	695b      	ldr	r3, [r3, #20]
 8007c7a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	699b      	ldr	r3, [r3, #24]
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	4013      	ands	r3, r2
 8007c84:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007c86:	68fb      	ldr	r3, [r7, #12]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	0c1b      	lsrs	r3, r3, #16
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	4013      	ands	r3, r2
 8007cea:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	b29b      	uxth	r3, r3
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3714      	adds	r7, #20
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	460b      	mov	r3, r1
 8007d06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007d0c:	78fb      	ldrb	r3, [r7, #3]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	4013      	ands	r3, r2
 8007d28:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007d2a:	68bb      	ldr	r3, [r7, #8]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4e:	691b      	ldr	r3, [r3, #16]
 8007d50:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d5a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007d5c:	78fb      	ldrb	r3, [r7, #3]
 8007d5e:	f003 030f 	and.w	r3, r3, #15
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	fa22 f303 	lsr.w	r3, r2, r3
 8007d68:	01db      	lsls	r3, r3, #7
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007d72:	78fb      	ldrb	r3, [r7, #3]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	4013      	ands	r3, r2
 8007d84:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007d86:	68bb      	ldr	r3, [r7, #8]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	371c      	adds	r7, #28
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	f003 0301 	and.w	r3, r3, #1
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	370c      	adds	r7, #12
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr

08007db0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dca:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007dce:	f023 0307 	bic.w	r3, r3, #7
 8007dd2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007de6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
	...

08007df8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b087      	sub	sp, #28
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	460b      	mov	r3, r1
 8007e02:	607a      	str	r2, [r7, #4]
 8007e04:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	333c      	adds	r3, #60	; 0x3c
 8007e0e:	3304      	adds	r3, #4
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	4a26      	ldr	r2, [pc, #152]	; (8007eb0 <USB_EP0_OutStart+0xb8>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d90a      	bls.n	8007e32 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e2c:	d101      	bne.n	8007e32 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	e037      	b.n	8007ea2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e38:	461a      	mov	r2, r3
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e60:	f043 0318 	orr.w	r3, r3, #24
 8007e64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e74:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007e78:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007e7a:	7afb      	ldrb	r3, [r7, #11]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d10f      	bne.n	8007ea0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e86:	461a      	mov	r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e9a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007e9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	371c      	adds	r7, #28
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop
 8007eb0:	4f54300a 	.word	0x4f54300a

08007eb4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	60fb      	str	r3, [r7, #12]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	4a13      	ldr	r2, [pc, #76]	; (8007f18 <USB_CoreReset+0x64>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d901      	bls.n	8007ed2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e01b      	b.n	8007f0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	daf2      	bge.n	8007ec0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007eda:	2300      	movs	r3, #0
 8007edc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f043 0201 	orr.w	r2, r3, #1
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	3301      	adds	r3, #1
 8007eee:	60fb      	str	r3, [r7, #12]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	4a09      	ldr	r2, [pc, #36]	; (8007f18 <USB_CoreReset+0x64>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d901      	bls.n	8007efc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e006      	b.n	8007f0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	f003 0301 	and.w	r3, r3, #1
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d0f0      	beq.n	8007eea <USB_CoreReset+0x36>

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	00030d40 	.word	0x00030d40

08007f1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	460b      	mov	r3, r1
 8007f26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007f28:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007f2c:	f002 f8d6 	bl	800a0dc <malloc>
 8007f30:	4603      	mov	r3, r0
 8007f32:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d105      	bne.n	8007f46 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007f42:	2302      	movs	r3, #2
 8007f44:	e066      	b.n	8008014 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	7c1b      	ldrb	r3, [r3, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d119      	bne.n	8007f8a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	2181      	movs	r1, #129	; 0x81
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f001 ff43 	bl	8009dea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f6e:	2202      	movs	r2, #2
 8007f70:	2101      	movs	r1, #1
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f001 ff39 	bl	8009dea <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2210      	movs	r2, #16
 8007f84:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007f88:	e016      	b.n	8007fb8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007f8a:	2340      	movs	r3, #64	; 0x40
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	2181      	movs	r1, #129	; 0x81
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f001 ff2a 	bl	8009dea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007f9c:	2340      	movs	r3, #64	; 0x40
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f001 ff21 	bl	8009dea <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2210      	movs	r2, #16
 8007fb4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007fb8:	2308      	movs	r3, #8
 8007fba:	2203      	movs	r2, #3
 8007fbc:	2182      	movs	r1, #130	; 0x82
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f001 ff13 	bl	8009dea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	7c1b      	ldrb	r3, [r3, #16]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d109      	bne.n	8008002 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ff8:	2101      	movs	r1, #1
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f001 ffe4 	bl	8009fc8 <USBD_LL_PrepareReceive>
 8008000:	e007      	b.n	8008012 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008008:	2340      	movs	r3, #64	; 0x40
 800800a:	2101      	movs	r1, #1
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f001 ffdb 	bl	8009fc8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800802c:	2181      	movs	r1, #129	; 0x81
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f001 ff01 	bl	8009e36 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800803a:	2101      	movs	r1, #1
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f001 fefa 	bl	8009e36 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800804a:	2182      	movs	r1, #130	; 0x82
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f001 fef2 	bl	8009e36 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00e      	beq.n	800808a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800807c:	4618      	mov	r0, r3
 800807e:	f002 f835 	bl	800a0ec <free>
    pdev->pClassData = NULL;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800808a:	7bfb      	ldrb	r3, [r7, #15]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080a4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d03a      	beq.n	8008134 <USBD_CDC_Setup+0xa0>
 80080be:	2b20      	cmp	r3, #32
 80080c0:	f040 8097 	bne.w	80081f2 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	88db      	ldrh	r3, [r3, #6]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d029      	beq.n	8008120 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	b25b      	sxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	da11      	bge.n	80080fa <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 80080e2:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80080e4:	683a      	ldr	r2, [r7, #0]
 80080e6:	88d2      	ldrh	r2, [r2, #6]
 80080e8:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 80080ea:	6939      	ldr	r1, [r7, #16]
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	88db      	ldrh	r3, [r3, #6]
 80080f0:	461a      	mov	r2, r3
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f001 fa6d 	bl	80095d2 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 80080f8:	e082      	b.n	8008200 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	785a      	ldrb	r2, [r3, #1]
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	88db      	ldrh	r3, [r3, #6]
 8008108:	b2da      	uxtb	r2, r3
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008110:	6939      	ldr	r1, [r7, #16]
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	88db      	ldrh	r3, [r3, #6]
 8008116:	461a      	mov	r2, r3
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f001 fa86 	bl	800962a <USBD_CtlPrepareRx>
    break;
 800811e:	e06f      	b.n	8008200 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	683a      	ldr	r2, [r7, #0]
 800812a:	7850      	ldrb	r0, [r2, #1]
 800812c:	2200      	movs	r2, #0
 800812e:	6839      	ldr	r1, [r7, #0]
 8008130:	4798      	blx	r3
    break;
 8008132:	e065      	b.n	8008200 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	785b      	ldrb	r3, [r3, #1]
 8008138:	2b0b      	cmp	r3, #11
 800813a:	d84f      	bhi.n	80081dc <USBD_CDC_Setup+0x148>
 800813c:	a201      	add	r2, pc, #4	; (adr r2, 8008144 <USBD_CDC_Setup+0xb0>)
 800813e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008142:	bf00      	nop
 8008144:	08008175 	.word	0x08008175
 8008148:	080081eb 	.word	0x080081eb
 800814c:	080081dd 	.word	0x080081dd
 8008150:	080081dd 	.word	0x080081dd
 8008154:	080081dd 	.word	0x080081dd
 8008158:	080081dd 	.word	0x080081dd
 800815c:	080081dd 	.word	0x080081dd
 8008160:	080081dd 	.word	0x080081dd
 8008164:	080081dd 	.word	0x080081dd
 8008168:	080081dd 	.word	0x080081dd
 800816c:	0800819d 	.word	0x0800819d
 8008170:	080081c5 	.word	0x080081c5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800817a:	2b03      	cmp	r3, #3
 800817c:	d107      	bne.n	800818e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800817e:	f107 030c 	add.w	r3, r7, #12
 8008182:	2202      	movs	r2, #2
 8008184:	4619      	mov	r1, r3
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f001 fa23 	bl	80095d2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800818c:	e030      	b.n	80081f0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800818e:	6839      	ldr	r1, [r7, #0]
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f001 f9ad 	bl	80094f0 <USBD_CtlError>
        ret = USBD_FAIL;
 8008196:	2303      	movs	r3, #3
 8008198:	75fb      	strb	r3, [r7, #23]
      break;
 800819a:	e029      	b.n	80081f0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081a2:	2b03      	cmp	r3, #3
 80081a4:	d107      	bne.n	80081b6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80081a6:	f107 030f 	add.w	r3, r7, #15
 80081aa:	2201      	movs	r2, #1
 80081ac:	4619      	mov	r1, r3
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f001 fa0f 	bl	80095d2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80081b4:	e01c      	b.n	80081f0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80081b6:	6839      	ldr	r1, [r7, #0]
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f001 f999 	bl	80094f0 <USBD_CtlError>
        ret = USBD_FAIL;
 80081be:	2303      	movs	r3, #3
 80081c0:	75fb      	strb	r3, [r7, #23]
      break;
 80081c2:	e015      	b.n	80081f0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081ca:	2b03      	cmp	r3, #3
 80081cc:	d00f      	beq.n	80081ee <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f001 f98d 	bl	80094f0 <USBD_CtlError>
        ret = USBD_FAIL;
 80081d6:	2303      	movs	r3, #3
 80081d8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80081da:	e008      	b.n	80081ee <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f001 f986 	bl	80094f0 <USBD_CtlError>
      ret = USBD_FAIL;
 80081e4:	2303      	movs	r3, #3
 80081e6:	75fb      	strb	r3, [r7, #23]
      break;
 80081e8:	e002      	b.n	80081f0 <USBD_CDC_Setup+0x15c>
      break;
 80081ea:	bf00      	nop
 80081ec:	e008      	b.n	8008200 <USBD_CDC_Setup+0x16c>
      break;
 80081ee:	bf00      	nop
    }
    break;
 80081f0:	e006      	b.n	8008200 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f001 f97b 	bl	80094f0 <USBD_CtlError>
    ret = USBD_FAIL;
 80081fa:	2303      	movs	r3, #3
 80081fc:	75fb      	strb	r3, [r7, #23]
    break;
 80081fe:	bf00      	nop
  }

  return (uint8_t)ret;
 8008200:	7dfb      	ldrb	r3, [r7, #23]
}
 8008202:	4618      	mov	r0, r3
 8008204:	3718      	adds	r7, #24
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop

0800820c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	460b      	mov	r3, r1
 8008216:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800821e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800822a:	2303      	movs	r3, #3
 800822c:	e049      	b.n	80082c2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008234:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008236:	78fa      	ldrb	r2, [r7, #3]
 8008238:	6879      	ldr	r1, [r7, #4]
 800823a:	4613      	mov	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	4413      	add	r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	440b      	add	r3, r1
 8008244:	3318      	adds	r3, #24
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d029      	beq.n	80082a0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800824c:	78fa      	ldrb	r2, [r7, #3]
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	4613      	mov	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	440b      	add	r3, r1
 800825a:	3318      	adds	r3, #24
 800825c:	681a      	ldr	r2, [r3, #0]
 800825e:	78f9      	ldrb	r1, [r7, #3]
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	460b      	mov	r3, r1
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	1a5b      	subs	r3, r3, r1
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4403      	add	r3, r0
 800826c:	3344      	adds	r3, #68	; 0x44
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	fbb2 f1f3 	udiv	r1, r2, r3
 8008274:	fb03 f301 	mul.w	r3, r3, r1
 8008278:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800827a:	2b00      	cmp	r3, #0
 800827c:	d110      	bne.n	80082a0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800827e:	78fa      	ldrb	r2, [r7, #3]
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	4613      	mov	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	440b      	add	r3, r1
 800828c:	3318      	adds	r3, #24
 800828e:	2200      	movs	r2, #0
 8008290:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008292:	78f9      	ldrb	r1, [r7, #3]
 8008294:	2300      	movs	r3, #0
 8008296:	2200      	movs	r2, #0
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f001 fe74 	bl	8009f86 <USBD_LL_Transmit>
 800829e:	e00f      	b.n	80082c0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80082bc:	78fa      	ldrb	r2, [r7, #3]
 80082be:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b084      	sub	sp, #16
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
 80082d2:	460b      	mov	r3, r1
 80082d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80082dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80082e8:	2303      	movs	r3, #3
 80082ea:	e015      	b.n	8008318 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80082ec:	78fb      	ldrb	r3, [r7, #3]
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 fe8a 	bl	800a00a <USBD_LL_GetRxDataSize>
 80082f6:	4602      	mov	r2, r0
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	68fa      	ldr	r2, [r7, #12]
 8008308:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008312:	4611      	mov	r1, r2
 8008314:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800832e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d015      	beq.n	8008366 <USBD_CDC_EP0_RxReady+0x46>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008340:	2bff      	cmp	r3, #255	; 0xff
 8008342:	d010      	beq.n	8008366 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008352:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800835a:	b292      	uxth	r2, r2
 800835c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	22ff      	movs	r2, #255	; 0xff
 8008362:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	3710      	adds	r7, #16
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2243      	movs	r2, #67	; 0x43
 800837c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800837e:	4b03      	ldr	r3, [pc, #12]	; (800838c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008380:	4618      	mov	r0, r3
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	200000c0 	.word	0x200000c0

08008390 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2243      	movs	r2, #67	; 0x43
 800839c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800839e:	4b03      	ldr	r3, [pc, #12]	; (80083ac <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr
 80083ac:	2000007c 	.word	0x2000007c

080083b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2243      	movs	r2, #67	; 0x43
 80083bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80083be:	4b03      	ldr	r3, [pc, #12]	; (80083cc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr
 80083cc:	20000104 	.word	0x20000104

080083d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	220a      	movs	r2, #10
 80083dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80083de:	4b03      	ldr	r3, [pc, #12]	; (80083ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	20000038 	.word	0x20000038

080083f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d101      	bne.n	8008404 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008400:	2303      	movs	r3, #3
 8008402:	e004      	b.n	800840e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr

0800841a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800841a:	b480      	push	{r7}
 800841c:	b087      	sub	sp, #28
 800841e:	af00      	add	r7, sp, #0
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	60b9      	str	r1, [r7, #8]
 8008424:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800842c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	371c      	adds	r7, #28
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800845c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	683a      	ldr	r2, [r7, #0]
 8008462:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008482:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800848e:	2303      	movs	r3, #3
 8008490:	e016      	b.n	80084c0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	7c1b      	ldrb	r3, [r3, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d109      	bne.n	80084ae <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80084a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80084a4:	2101      	movs	r1, #1
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f001 fd8e 	bl	8009fc8 <USBD_LL_PrepareReceive>
 80084ac:	e007      	b.n	80084be <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80084b4:	2340      	movs	r3, #64	; 0x40
 80084b6:	2101      	movs	r1, #1
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f001 fd85 	bl	8009fc8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3710      	adds	r7, #16
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	4613      	mov	r3, r2
 80084d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80084dc:	2303      	movs	r3, #3
 80084de:	e025      	b.n	800852c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d003      	beq.n	80084f2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d003      	beq.n	8008504 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d003      	beq.n	8008512 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2201      	movs	r2, #1
 8008516:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	79fa      	ldrb	r2, [r7, #7]
 800851e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f001 fbfb 	bl	8009d1c <USBD_LL_Init>
 8008526:	4603      	mov	r3, r0
 8008528:	75fb      	strb	r3, [r7, #23]

  return ret;
 800852a:	7dfb      	ldrb	r3, [r7, #23]
}
 800852c:	4618      	mov	r0, r3
 800852e:	3718      	adds	r7, #24
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800853e:	2300      	movs	r3, #0
 8008540:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008548:	2303      	movs	r3, #3
 800854a:	e010      	b.n	800856e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800855a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855c:	f107 020e 	add.w	r2, r7, #14
 8008560:	4610      	mov	r0, r2
 8008562:	4798      	blx	r3
 8008564:	4602      	mov	r2, r0
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f001 fc18 	bl	8009db4 <USBD_LL_Start>
 8008584:	4603      	mov	r3, r0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800858e:	b480      	push	{r7}
 8008590:	b083      	sub	sp, #12
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80085b0:	2303      	movs	r3, #3
 80085b2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d009      	beq.n	80085d2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	78fa      	ldrb	r2, [r7, #3]
 80085c8:	4611      	mov	r1, r2
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	4798      	blx	r3
 80085ce:	4603      	mov	r3, r0
 80085d0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80085d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d007      	beq.n	8008602 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	78fa      	ldrb	r2, [r7, #3]
 80085fc:	4611      	mov	r1, r2
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	4798      	blx	r3
  }

  return USBD_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800861c:	6839      	ldr	r1, [r7, #0]
 800861e:	4618      	mov	r0, r3
 8008620:	f000 ff2c 	bl	800947c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008632:	461a      	mov	r2, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008640:	f003 031f 	and.w	r3, r3, #31
 8008644:	2b01      	cmp	r3, #1
 8008646:	d00e      	beq.n	8008666 <USBD_LL_SetupStage+0x5a>
 8008648:	2b01      	cmp	r3, #1
 800864a:	d302      	bcc.n	8008652 <USBD_LL_SetupStage+0x46>
 800864c:	2b02      	cmp	r3, #2
 800864e:	d014      	beq.n	800867a <USBD_LL_SetupStage+0x6e>
 8008650:	e01d      	b.n	800868e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008658:	4619      	mov	r1, r3
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f000 fa18 	bl	8008a90 <USBD_StdDevReq>
 8008660:	4603      	mov	r3, r0
 8008662:	73fb      	strb	r3, [r7, #15]
      break;
 8008664:	e020      	b.n	80086a8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800866c:	4619      	mov	r1, r3
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 fa7c 	bl	8008b6c <USBD_StdItfReq>
 8008674:	4603      	mov	r3, r0
 8008676:	73fb      	strb	r3, [r7, #15]
      break;
 8008678:	e016      	b.n	80086a8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fab8 	bl	8008bf8 <USBD_StdEPReq>
 8008688:	4603      	mov	r3, r0
 800868a:	73fb      	strb	r3, [r7, #15]
      break;
 800868c:	e00c      	b.n	80086a8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008694:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008698:	b2db      	uxtb	r3, r3
 800869a:	4619      	mov	r1, r3
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f001 fbe9 	bl	8009e74 <USBD_LL_StallEP>
 80086a2:	4603      	mov	r3, r0
 80086a4:	73fb      	strb	r3, [r7, #15]
      break;
 80086a6:	bf00      	nop
  }

  return ret;
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b086      	sub	sp, #24
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	460b      	mov	r3, r1
 80086bc:	607a      	str	r2, [r7, #4]
 80086be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80086c0:	7afb      	ldrb	r3, [r7, #11]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d137      	bne.n	8008736 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80086cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80086d4:	2b03      	cmp	r3, #3
 80086d6:	d14a      	bne.n	800876e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	689a      	ldr	r2, [r3, #8]
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d913      	bls.n	800870c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	689a      	ldr	r2, [r3, #8]
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	1ad2      	subs	r2, r2, r3
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	68da      	ldr	r2, [r3, #12]
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	4293      	cmp	r3, r2
 80086fc:	bf28      	it	cs
 80086fe:	4613      	movcs	r3, r2
 8008700:	461a      	mov	r2, r3
 8008702:	6879      	ldr	r1, [r7, #4]
 8008704:	68f8      	ldr	r0, [r7, #12]
 8008706:	f000 ffad 	bl	8009664 <USBD_CtlContinueRx>
 800870a:	e030      	b.n	800876e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008712:	691b      	ldr	r3, [r3, #16]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00a      	beq.n	800872e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800871e:	2b03      	cmp	r3, #3
 8008720:	d105      	bne.n	800872e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 ffa9 	bl	8009686 <USBD_CtlSendStatus>
 8008734:	e01b      	b.n	800876e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800873c:	699b      	ldr	r3, [r3, #24]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d013      	beq.n	800876a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008748:	2b03      	cmp	r3, #3
 800874a:	d10e      	bne.n	800876a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008752:	699b      	ldr	r3, [r3, #24]
 8008754:	7afa      	ldrb	r2, [r7, #11]
 8008756:	4611      	mov	r1, r2
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	4798      	blx	r3
 800875c:	4603      	mov	r3, r0
 800875e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008760:	7dfb      	ldrb	r3, [r7, #23]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d003      	beq.n	800876e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8008766:	7dfb      	ldrb	r3, [r7, #23]
 8008768:	e002      	b.n	8008770 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800876a:	2303      	movs	r3, #3
 800876c:	e000      	b.n	8008770 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	3718      	adds	r7, #24
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b086      	sub	sp, #24
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	460b      	mov	r3, r1
 8008782:	607a      	str	r2, [r7, #4]
 8008784:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008786:	7afb      	ldrb	r3, [r7, #11]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d16a      	bne.n	8008862 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	3314      	adds	r3, #20
 8008790:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008798:	2b02      	cmp	r3, #2
 800879a:	d155      	bne.n	8008848 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	689a      	ldr	r2, [r3, #8]
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d914      	bls.n	80087d2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	689a      	ldr	r2, [r3, #8]
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	1ad2      	subs	r2, r2, r3
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	461a      	mov	r2, r3
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f000 ff22 	bl	8009608 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087c4:	2300      	movs	r3, #0
 80087c6:	2200      	movs	r2, #0
 80087c8:	2100      	movs	r1, #0
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f001 fbfc 	bl	8009fc8 <USBD_LL_PrepareReceive>
 80087d0:	e03a      	b.n	8008848 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	68da      	ldr	r2, [r3, #12]
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d11c      	bne.n	8008818 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	685a      	ldr	r2, [r3, #4]
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d316      	bcc.n	8008818 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	685a      	ldr	r2, [r3, #4]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d20f      	bcs.n	8008818 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80087f8:	2200      	movs	r2, #0
 80087fa:	2100      	movs	r1, #0
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f000 ff03 	bl	8009608 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800880a:	2300      	movs	r3, #0
 800880c:	2200      	movs	r2, #0
 800880e:	2100      	movs	r1, #0
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f001 fbd9 	bl	8009fc8 <USBD_LL_PrepareReceive>
 8008816:	e017      	b.n	8008848 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00a      	beq.n	800883a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800882a:	2b03      	cmp	r3, #3
 800882c:	d105      	bne.n	800883a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800883a:	2180      	movs	r1, #128	; 0x80
 800883c:	68f8      	ldr	r0, [r7, #12]
 800883e:	f001 fb19 	bl	8009e74 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f000 ff32 	bl	80096ac <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800884e:	2b01      	cmp	r3, #1
 8008850:	d123      	bne.n	800889a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008852:	68f8      	ldr	r0, [r7, #12]
 8008854:	f7ff fe9b 	bl	800858e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008860:	e01b      	b.n	800889a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008868:	695b      	ldr	r3, [r3, #20]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d013      	beq.n	8008896 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008874:	2b03      	cmp	r3, #3
 8008876:	d10e      	bne.n	8008896 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800887e:	695b      	ldr	r3, [r3, #20]
 8008880:	7afa      	ldrb	r2, [r7, #11]
 8008882:	4611      	mov	r1, r2
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	4798      	blx	r3
 8008888:	4603      	mov	r3, r0
 800888a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800888c:	7dfb      	ldrb	r3, [r7, #23]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d003      	beq.n	800889a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	e002      	b.n	800889c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008896:	2303      	movs	r3, #3
 8008898:	e000      	b.n	800889c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d009      	beq.n	80088e8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	6852      	ldr	r2, [r2, #4]
 80088e0:	b2d2      	uxtb	r2, r2
 80088e2:	4611      	mov	r1, r2
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80088e8:	2340      	movs	r3, #64	; 0x40
 80088ea:	2200      	movs	r2, #0
 80088ec:	2100      	movs	r1, #0
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f001 fa7b 	bl	8009dea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2240      	movs	r2, #64	; 0x40
 8008900:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008904:	2340      	movs	r3, #64	; 0x40
 8008906:	2200      	movs	r2, #0
 8008908:	2180      	movs	r1, #128	; 0x80
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f001 fa6d 	bl	8009dea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2240      	movs	r2, #64	; 0x40
 800891a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800891c:	2300      	movs	r3, #0
}
 800891e:	4618      	mov	r0, r3
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008926:	b480      	push	{r7}
 8008928:	b083      	sub	sp, #12
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
 800892e:	460b      	mov	r3, r1
 8008930:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	78fa      	ldrb	r2, [r7, #3]
 8008936:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008946:	b480      	push	{r7}
 8008948:	b083      	sub	sp, #12
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2204      	movs	r2, #4
 800895e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008962:	2300      	movs	r3, #0
}
 8008964:	4618      	mov	r0, r3
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800897e:	2b04      	cmp	r3, #4
 8008980:	d105      	bne.n	800898e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089aa:	2b03      	cmp	r3, #3
 80089ac:	d10b      	bne.n	80089c6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089b4:	69db      	ldr	r3, [r3, #28]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d005      	beq.n	80089c6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3708      	adds	r7, #8
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	460b      	mov	r3, r1
 80089da:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b083      	sub	sp, #12
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
 80089f2:	460b      	mov	r3, r1
 80089f4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr

08008a1a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b082      	sub	sp, #8
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d009      	beq.n	8008a48 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	6852      	ldr	r2, [r2, #4]
 8008a40:	b2d2      	uxtb	r2, r2
 8008a42:	4611      	mov	r1, r2
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	4798      	blx	r3
  }

  return USBD_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3708      	adds	r7, #8
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008a52:	b480      	push	{r7}
 8008a54:	b087      	sub	sp, #28
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	3301      	adds	r3, #1
 8008a68:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a70:	8a3b      	ldrh	r3, [r7, #16]
 8008a72:	021b      	lsls	r3, r3, #8
 8008a74:	b21a      	sxth	r2, r3
 8008a76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	b21b      	sxth	r3, r3
 8008a7e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008a80:	89fb      	ldrh	r3, [r7, #14]
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	371c      	adds	r7, #28
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
	...

08008a90 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008aa6:	2b20      	cmp	r3, #32
 8008aa8:	d004      	beq.n	8008ab4 <USBD_StdDevReq+0x24>
 8008aaa:	2b40      	cmp	r3, #64	; 0x40
 8008aac:	d002      	beq.n	8008ab4 <USBD_StdDevReq+0x24>
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00a      	beq.n	8008ac8 <USBD_StdDevReq+0x38>
 8008ab2:	e050      	b.n	8008b56 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008aba:	689b      	ldr	r3, [r3, #8]
 8008abc:	6839      	ldr	r1, [r7, #0]
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	4798      	blx	r3
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	73fb      	strb	r3, [r7, #15]
    break;
 8008ac6:	e04b      	b.n	8008b60 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	785b      	ldrb	r3, [r3, #1]
 8008acc:	2b09      	cmp	r3, #9
 8008ace:	d83c      	bhi.n	8008b4a <USBD_StdDevReq+0xba>
 8008ad0:	a201      	add	r2, pc, #4	; (adr r2, 8008ad8 <USBD_StdDevReq+0x48>)
 8008ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad6:	bf00      	nop
 8008ad8:	08008b2d 	.word	0x08008b2d
 8008adc:	08008b41 	.word	0x08008b41
 8008ae0:	08008b4b 	.word	0x08008b4b
 8008ae4:	08008b37 	.word	0x08008b37
 8008ae8:	08008b4b 	.word	0x08008b4b
 8008aec:	08008b0b 	.word	0x08008b0b
 8008af0:	08008b01 	.word	0x08008b01
 8008af4:	08008b4b 	.word	0x08008b4b
 8008af8:	08008b23 	.word	0x08008b23
 8008afc:	08008b15 	.word	0x08008b15
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008b00:	6839      	ldr	r1, [r7, #0]
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f9ce 	bl	8008ea4 <USBD_GetDescriptor>
      break;
 8008b08:	e024      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8008b0a:	6839      	ldr	r1, [r7, #0]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 fb33 	bl	8009178 <USBD_SetAddress>
      break;
 8008b12:	e01f      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fb70 	bl	80091fc <USBD_SetConfig>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b20:	e018      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008b22:	6839      	ldr	r1, [r7, #0]
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 fc0d 	bl	8009344 <USBD_GetConfig>
      break;
 8008b2a:	e013      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fc3c 	bl	80093ac <USBD_GetStatus>
      break;
 8008b34:	e00e      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8008b36:	6839      	ldr	r1, [r7, #0]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fc6a 	bl	8009412 <USBD_SetFeature>
      break;
 8008b3e:	e009      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fc79 	bl	800943a <USBD_ClrFeature>
      break;
 8008b48:	e004      	b.n	8008b54 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8008b4a:	6839      	ldr	r1, [r7, #0]
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 fccf 	bl	80094f0 <USBD_CtlError>
      break;
 8008b52:	bf00      	nop
    }
    break;
 8008b54:	e004      	b.n	8008b60 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8008b56:	6839      	ldr	r1, [r7, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fcc9 	bl	80094f0 <USBD_CtlError>
    break;
 8008b5e:	bf00      	nop
  }

  return ret;
 8008b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop

08008b6c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b82:	2b20      	cmp	r3, #32
 8008b84:	d003      	beq.n	8008b8e <USBD_StdItfReq+0x22>
 8008b86:	2b40      	cmp	r3, #64	; 0x40
 8008b88:	d001      	beq.n	8008b8e <USBD_StdItfReq+0x22>
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d12a      	bne.n	8008be4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b94:	3b01      	subs	r3, #1
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d81d      	bhi.n	8008bd6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	889b      	ldrh	r3, [r3, #4]
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d813      	bhi.n	8008bcc <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	6839      	ldr	r1, [r7, #0]
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	4798      	blx	r3
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	88db      	ldrh	r3, [r3, #6]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d110      	bne.n	8008be0 <USBD_StdItfReq+0x74>
 8008bbe:	7bfb      	ldrb	r3, [r7, #15]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10d      	bne.n	8008be0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fd5e 	bl	8009686 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008bca:	e009      	b.n	8008be0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8008bcc:	6839      	ldr	r1, [r7, #0]
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fc8e 	bl	80094f0 <USBD_CtlError>
      break;
 8008bd4:	e004      	b.n	8008be0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8008bd6:	6839      	ldr	r1, [r7, #0]
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fc89 	bl	80094f0 <USBD_CtlError>
      break;
 8008bde:	e000      	b.n	8008be2 <USBD_StdItfReq+0x76>
      break;
 8008be0:	bf00      	nop
    }
    break;
 8008be2:	e004      	b.n	8008bee <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8008be4:	6839      	ldr	r1, [r7, #0]
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 fc82 	bl	80094f0 <USBD_CtlError>
    break;
 8008bec:	bf00      	nop
  }

  return ret;
 8008bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008c02:	2300      	movs	r3, #0
 8008c04:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	889b      	ldrh	r3, [r3, #4]
 8008c0a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008c14:	2b20      	cmp	r3, #32
 8008c16:	d004      	beq.n	8008c22 <USBD_StdEPReq+0x2a>
 8008c18:	2b40      	cmp	r3, #64	; 0x40
 8008c1a:	d002      	beq.n	8008c22 <USBD_StdEPReq+0x2a>
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00a      	beq.n	8008c36 <USBD_StdEPReq+0x3e>
 8008c20:	e135      	b.n	8008e8e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	6839      	ldr	r1, [r7, #0]
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	4798      	blx	r3
 8008c30:	4603      	mov	r3, r0
 8008c32:	73fb      	strb	r3, [r7, #15]
    break;
 8008c34:	e130      	b.n	8008e98 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	785b      	ldrb	r3, [r3, #1]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d03e      	beq.n	8008cbc <USBD_StdEPReq+0xc4>
 8008c3e:	2b03      	cmp	r3, #3
 8008c40:	d002      	beq.n	8008c48 <USBD_StdEPReq+0x50>
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d077      	beq.n	8008d36 <USBD_StdEPReq+0x13e>
 8008c46:	e11c      	b.n	8008e82 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d002      	beq.n	8008c58 <USBD_StdEPReq+0x60>
 8008c52:	2b03      	cmp	r3, #3
 8008c54:	d015      	beq.n	8008c82 <USBD_StdEPReq+0x8a>
 8008c56:	e02b      	b.n	8008cb0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c58:	7bbb      	ldrb	r3, [r7, #14]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00c      	beq.n	8008c78 <USBD_StdEPReq+0x80>
 8008c5e:	7bbb      	ldrb	r3, [r7, #14]
 8008c60:	2b80      	cmp	r3, #128	; 0x80
 8008c62:	d009      	beq.n	8008c78 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	4619      	mov	r1, r3
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f001 f903 	bl	8009e74 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c6e:	2180      	movs	r1, #128	; 0x80
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f001 f8ff 	bl	8009e74 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008c76:	e020      	b.n	8008cba <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008c78:	6839      	ldr	r1, [r7, #0]
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fc38 	bl	80094f0 <USBD_CtlError>
        break;
 8008c80:	e01b      	b.n	8008cba <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	885b      	ldrh	r3, [r3, #2]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d10e      	bne.n	8008ca8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c8a:	7bbb      	ldrb	r3, [r7, #14]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00b      	beq.n	8008ca8 <USBD_StdEPReq+0xb0>
 8008c90:	7bbb      	ldrb	r3, [r7, #14]
 8008c92:	2b80      	cmp	r3, #128	; 0x80
 8008c94:	d008      	beq.n	8008ca8 <USBD_StdEPReq+0xb0>
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	88db      	ldrh	r3, [r3, #6]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d104      	bne.n	8008ca8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f001 f8e6 	bl	8009e74 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fcec 	bl	8009686 <USBD_CtlSendStatus>

        break;
 8008cae:	e004      	b.n	8008cba <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008cb0:	6839      	ldr	r1, [r7, #0]
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 fc1c 	bl	80094f0 <USBD_CtlError>
        break;
 8008cb8:	bf00      	nop
      }
      break;
 8008cba:	e0e7      	b.n	8008e8c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	d002      	beq.n	8008ccc <USBD_StdEPReq+0xd4>
 8008cc6:	2b03      	cmp	r3, #3
 8008cc8:	d015      	beq.n	8008cf6 <USBD_StdEPReq+0xfe>
 8008cca:	e02d      	b.n	8008d28 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ccc:	7bbb      	ldrb	r3, [r7, #14]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00c      	beq.n	8008cec <USBD_StdEPReq+0xf4>
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	2b80      	cmp	r3, #128	; 0x80
 8008cd6:	d009      	beq.n	8008cec <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f001 f8c9 	bl	8009e74 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ce2:	2180      	movs	r1, #128	; 0x80
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f001 f8c5 	bl	8009e74 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008cea:	e023      	b.n	8008d34 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fbfe 	bl	80094f0 <USBD_CtlError>
        break;
 8008cf4:	e01e      	b.n	8008d34 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	885b      	ldrh	r3, [r3, #2]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d119      	bne.n	8008d32 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008cfe:	7bbb      	ldrb	r3, [r7, #14]
 8008d00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d004      	beq.n	8008d12 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008d08:	7bbb      	ldrb	r3, [r7, #14]
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f001 f8d0 	bl	8009eb2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fcb7 	bl	8009686 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	6839      	ldr	r1, [r7, #0]
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	4798      	blx	r3
        }
        break;
 8008d26:	e004      	b.n	8008d32 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fbe0 	bl	80094f0 <USBD_CtlError>
        break;
 8008d30:	e000      	b.n	8008d34 <USBD_StdEPReq+0x13c>
        break;
 8008d32:	bf00      	nop
      }
      break;
 8008d34:	e0aa      	b.n	8008e8c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d002      	beq.n	8008d46 <USBD_StdEPReq+0x14e>
 8008d40:	2b03      	cmp	r3, #3
 8008d42:	d032      	beq.n	8008daa <USBD_StdEPReq+0x1b2>
 8008d44:	e097      	b.n	8008e76 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d46:	7bbb      	ldrb	r3, [r7, #14]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d007      	beq.n	8008d5c <USBD_StdEPReq+0x164>
 8008d4c:	7bbb      	ldrb	r3, [r7, #14]
 8008d4e:	2b80      	cmp	r3, #128	; 0x80
 8008d50:	d004      	beq.n	8008d5c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008d52:	6839      	ldr	r1, [r7, #0]
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 fbcb 	bl	80094f0 <USBD_CtlError>
          break;
 8008d5a:	e091      	b.n	8008e80 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	da0b      	bge.n	8008d7c <USBD_StdEPReq+0x184>
 8008d64:	7bbb      	ldrb	r3, [r7, #14]
 8008d66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	3310      	adds	r3, #16
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	4413      	add	r3, r2
 8008d78:	3304      	adds	r3, #4
 8008d7a:	e00b      	b.n	8008d94 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
 8008d7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d82:	4613      	mov	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	4413      	add	r3, r2
 8008d92:	3304      	adds	r3, #4
 8008d94:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	2202      	movs	r2, #2
 8008da0:	4619      	mov	r1, r3
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fc15 	bl	80095d2 <USBD_CtlSendData>
        break;
 8008da8:	e06a      	b.n	8008e80 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008daa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	da11      	bge.n	8008dd6 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008db2:	7bbb      	ldrb	r3, [r7, #14]
 8008db4:	f003 020f 	and.w	r2, r3, #15
 8008db8:	6879      	ldr	r1, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	3324      	adds	r3, #36	; 0x24
 8008dc6:	881b      	ldrh	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d117      	bne.n	8008dfc <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008dcc:	6839      	ldr	r1, [r7, #0]
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fb8e 	bl	80094f0 <USBD_CtlError>
            break;
 8008dd4:	e054      	b.n	8008e80 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008dd6:	7bbb      	ldrb	r3, [r7, #14]
 8008dd8:	f003 020f 	and.w	r2, r3, #15
 8008ddc:	6879      	ldr	r1, [r7, #4]
 8008dde:	4613      	mov	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	4413      	add	r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	440b      	add	r3, r1
 8008de8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008dec:	881b      	ldrh	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d104      	bne.n	8008dfc <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008df2:	6839      	ldr	r1, [r7, #0]
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 fb7b 	bl	80094f0 <USBD_CtlError>
            break;
 8008dfa:	e041      	b.n	8008e80 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	da0b      	bge.n	8008e1c <USBD_StdEPReq+0x224>
 8008e04:	7bbb      	ldrb	r3, [r7, #14]
 8008e06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	4413      	add	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	3310      	adds	r3, #16
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	4413      	add	r3, r2
 8008e18:	3304      	adds	r3, #4
 8008e1a:	e00b      	b.n	8008e34 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008e1c:	7bbb      	ldrb	r3, [r7, #14]
 8008e1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e22:	4613      	mov	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	4413      	add	r3, r2
 8008e32:	3304      	adds	r3, #4
 8008e34:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e36:	7bbb      	ldrb	r3, [r7, #14]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <USBD_StdEPReq+0x24a>
 8008e3c:	7bbb      	ldrb	r3, [r7, #14]
 8008e3e:	2b80      	cmp	r3, #128	; 0x80
 8008e40:	d103      	bne.n	8008e4a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	2200      	movs	r2, #0
 8008e46:	601a      	str	r2, [r3, #0]
 8008e48:	e00e      	b.n	8008e68 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e4a:	7bbb      	ldrb	r3, [r7, #14]
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f001 f84e 	bl	8009ef0 <USBD_LL_IsStallEP>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d003      	beq.n	8008e62 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	601a      	str	r2, [r3, #0]
 8008e60:	e002      	b.n	8008e68 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	2200      	movs	r2, #0
 8008e66:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fbaf 	bl	80095d2 <USBD_CtlSendData>
          break;
 8008e74:	e004      	b.n	8008e80 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8008e76:	6839      	ldr	r1, [r7, #0]
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 fb39 	bl	80094f0 <USBD_CtlError>
        break;
 8008e7e:	bf00      	nop
      }
      break;
 8008e80:	e004      	b.n	8008e8c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8008e82:	6839      	ldr	r1, [r7, #0]
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fb33 	bl	80094f0 <USBD_CtlError>
      break;
 8008e8a:	bf00      	nop
    }
    break;
 8008e8c:	e004      	b.n	8008e98 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 fb2d 	bl	80094f0 <USBD_CtlError>
    break;
 8008e96:	bf00      	nop
  }

  return ret;
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
	...

08008ea4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	885b      	ldrh	r3, [r3, #2]
 8008ebe:	0a1b      	lsrs	r3, r3, #8
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	2b06      	cmp	r3, #6
 8008ec6:	f200 8128 	bhi.w	800911a <USBD_GetDescriptor+0x276>
 8008eca:	a201      	add	r2, pc, #4	; (adr r2, 8008ed0 <USBD_GetDescriptor+0x2c>)
 8008ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed0:	08008eed 	.word	0x08008eed
 8008ed4:	08008f05 	.word	0x08008f05
 8008ed8:	08008f45 	.word	0x08008f45
 8008edc:	0800911b 	.word	0x0800911b
 8008ee0:	0800911b 	.word	0x0800911b
 8008ee4:	080090bb 	.word	0x080090bb
 8008ee8:	080090e7 	.word	0x080090e7
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	7c12      	ldrb	r2, [r2, #16]
 8008ef8:	f107 0108 	add.w	r1, r7, #8
 8008efc:	4610      	mov	r0, r2
 8008efe:	4798      	blx	r3
 8008f00:	60f8      	str	r0, [r7, #12]
    break;
 8008f02:	e112      	b.n	800912a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	7c1b      	ldrb	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10d      	bne.n	8008f28 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f14:	f107 0208 	add.w	r2, r7, #8
 8008f18:	4610      	mov	r0, r2
 8008f1a:	4798      	blx	r3
 8008f1c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	3301      	adds	r3, #1
 8008f22:	2202      	movs	r2, #2
 8008f24:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008f26:	e100      	b.n	800912a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f30:	f107 0208 	add.w	r2, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	2202      	movs	r2, #2
 8008f40:	701a      	strb	r2, [r3, #0]
    break;
 8008f42:	e0f2      	b.n	800912a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	885b      	ldrh	r3, [r3, #2]
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	2b05      	cmp	r3, #5
 8008f4c:	f200 80ac 	bhi.w	80090a8 <USBD_GetDescriptor+0x204>
 8008f50:	a201      	add	r2, pc, #4	; (adr r2, 8008f58 <USBD_GetDescriptor+0xb4>)
 8008f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f56:	bf00      	nop
 8008f58:	08008f71 	.word	0x08008f71
 8008f5c:	08008fa5 	.word	0x08008fa5
 8008f60:	08008fd9 	.word	0x08008fd9
 8008f64:	0800900d 	.word	0x0800900d
 8008f68:	08009041 	.word	0x08009041
 8008f6c:	08009075 	.word	0x08009075
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d00b      	beq.n	8008f94 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	7c12      	ldrb	r2, [r2, #16]
 8008f88:	f107 0108 	add.w	r1, r7, #8
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	4798      	blx	r3
 8008f90:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f92:	e091      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f94:	6839      	ldr	r1, [r7, #0]
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 faaa 	bl	80094f0 <USBD_CtlError>
        err++;
 8008f9c:	7afb      	ldrb	r3, [r7, #11]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	72fb      	strb	r3, [r7, #11]
      break;
 8008fa2:	e089      	b.n	80090b8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00b      	beq.n	8008fc8 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	7c12      	ldrb	r2, [r2, #16]
 8008fbc:	f107 0108 	add.w	r1, r7, #8
 8008fc0:	4610      	mov	r0, r2
 8008fc2:	4798      	blx	r3
 8008fc4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fc6:	e077      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fa90 	bl	80094f0 <USBD_CtlError>
        err++;
 8008fd0:	7afb      	ldrb	r3, [r7, #11]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	72fb      	strb	r3, [r7, #11]
      break;
 8008fd6:	e06f      	b.n	80090b8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00b      	beq.n	8008ffc <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	7c12      	ldrb	r2, [r2, #16]
 8008ff0:	f107 0108 	add.w	r1, r7, #8
 8008ff4:	4610      	mov	r0, r2
 8008ff6:	4798      	blx	r3
 8008ff8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ffa:	e05d      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008ffc:	6839      	ldr	r1, [r7, #0]
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 fa76 	bl	80094f0 <USBD_CtlError>
        err++;
 8009004:	7afb      	ldrb	r3, [r7, #11]
 8009006:	3301      	adds	r3, #1
 8009008:	72fb      	strb	r3, [r7, #11]
      break;
 800900a:	e055      	b.n	80090b8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009012:	691b      	ldr	r3, [r3, #16]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00b      	beq.n	8009030 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800901e:	691b      	ldr	r3, [r3, #16]
 8009020:	687a      	ldr	r2, [r7, #4]
 8009022:	7c12      	ldrb	r2, [r2, #16]
 8009024:	f107 0108 	add.w	r1, r7, #8
 8009028:	4610      	mov	r0, r2
 800902a:	4798      	blx	r3
 800902c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800902e:	e043      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009030:	6839      	ldr	r1, [r7, #0]
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fa5c 	bl	80094f0 <USBD_CtlError>
        err++;
 8009038:	7afb      	ldrb	r3, [r7, #11]
 800903a:	3301      	adds	r3, #1
 800903c:	72fb      	strb	r3, [r7, #11]
      break;
 800903e:	e03b      	b.n	80090b8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009046:	695b      	ldr	r3, [r3, #20]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00b      	beq.n	8009064 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009052:	695b      	ldr	r3, [r3, #20]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	7c12      	ldrb	r2, [r2, #16]
 8009058:	f107 0108 	add.w	r1, r7, #8
 800905c:	4610      	mov	r0, r2
 800905e:	4798      	blx	r3
 8009060:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009062:	e029      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009064:	6839      	ldr	r1, [r7, #0]
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fa42 	bl	80094f0 <USBD_CtlError>
        err++;
 800906c:	7afb      	ldrb	r3, [r7, #11]
 800906e:	3301      	adds	r3, #1
 8009070:	72fb      	strb	r3, [r7, #11]
      break;
 8009072:	e021      	b.n	80090b8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00b      	beq.n	8009098 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009086:	699b      	ldr	r3, [r3, #24]
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	7c12      	ldrb	r2, [r2, #16]
 800908c:	f107 0108 	add.w	r1, r7, #8
 8009090:	4610      	mov	r0, r2
 8009092:	4798      	blx	r3
 8009094:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009096:	e00f      	b.n	80090b8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009098:	6839      	ldr	r1, [r7, #0]
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fa28 	bl	80094f0 <USBD_CtlError>
        err++;
 80090a0:	7afb      	ldrb	r3, [r7, #11]
 80090a2:	3301      	adds	r3, #1
 80090a4:	72fb      	strb	r3, [r7, #11]
      break;
 80090a6:	e007      	b.n	80090b8 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80090a8:	6839      	ldr	r1, [r7, #0]
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 fa20 	bl	80094f0 <USBD_CtlError>
      err++;
 80090b0:	7afb      	ldrb	r3, [r7, #11]
 80090b2:	3301      	adds	r3, #1
 80090b4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80090b6:	bf00      	nop
    }
    break;
 80090b8:	e037      	b.n	800912a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	7c1b      	ldrb	r3, [r3, #16]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d109      	bne.n	80090d6 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ca:	f107 0208 	add.w	r2, r7, #8
 80090ce:	4610      	mov	r0, r2
 80090d0:	4798      	blx	r3
 80090d2:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80090d4:	e029      	b.n	800912a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80090d6:	6839      	ldr	r1, [r7, #0]
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 fa09 	bl	80094f0 <USBD_CtlError>
      err++;
 80090de:	7afb      	ldrb	r3, [r7, #11]
 80090e0:	3301      	adds	r3, #1
 80090e2:	72fb      	strb	r3, [r7, #11]
    break;
 80090e4:	e021      	b.n	800912a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	7c1b      	ldrb	r3, [r3, #16]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10d      	bne.n	800910a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f6:	f107 0208 	add.w	r2, r7, #8
 80090fa:	4610      	mov	r0, r2
 80090fc:	4798      	blx	r3
 80090fe:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3301      	adds	r3, #1
 8009104:	2207      	movs	r2, #7
 8009106:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009108:	e00f      	b.n	800912a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 f9ef 	bl	80094f0 <USBD_CtlError>
      err++;
 8009112:	7afb      	ldrb	r3, [r7, #11]
 8009114:	3301      	adds	r3, #1
 8009116:	72fb      	strb	r3, [r7, #11]
    break;
 8009118:	e007      	b.n	800912a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800911a:	6839      	ldr	r1, [r7, #0]
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 f9e7 	bl	80094f0 <USBD_CtlError>
    err++;
 8009122:	7afb      	ldrb	r3, [r7, #11]
 8009124:	3301      	adds	r3, #1
 8009126:	72fb      	strb	r3, [r7, #11]
    break;
 8009128:	bf00      	nop
  }

  if (err != 0U)
 800912a:	7afb      	ldrb	r3, [r7, #11]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d11e      	bne.n	800916e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	88db      	ldrh	r3, [r3, #6]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d016      	beq.n	8009166 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8009138:	893b      	ldrh	r3, [r7, #8]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00e      	beq.n	800915c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	88da      	ldrh	r2, [r3, #6]
 8009142:	893b      	ldrh	r3, [r7, #8]
 8009144:	4293      	cmp	r3, r2
 8009146:	bf28      	it	cs
 8009148:	4613      	movcs	r3, r2
 800914a:	b29b      	uxth	r3, r3
 800914c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800914e:	893b      	ldrh	r3, [r7, #8]
 8009150:	461a      	mov	r2, r3
 8009152:	68f9      	ldr	r1, [r7, #12]
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fa3c 	bl	80095d2 <USBD_CtlSendData>
 800915a:	e009      	b.n	8009170 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800915c:	6839      	ldr	r1, [r7, #0]
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 f9c6 	bl	80094f0 <USBD_CtlError>
 8009164:	e004      	b.n	8009170 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fa8d 	bl	8009686 <USBD_CtlSendStatus>
 800916c:	e000      	b.n	8009170 <USBD_GetDescriptor+0x2cc>
    return;
 800916e:	bf00      	nop
    }
  }
}
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop

08009178 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	889b      	ldrh	r3, [r3, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d130      	bne.n	80091ec <USBD_SetAddress+0x74>
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	88db      	ldrh	r3, [r3, #6]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d12c      	bne.n	80091ec <USBD_SetAddress+0x74>
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	885b      	ldrh	r3, [r3, #2]
 8009196:	2b7f      	cmp	r3, #127	; 0x7f
 8009198:	d828      	bhi.n	80091ec <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	885b      	ldrh	r3, [r3, #2]
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091ac:	2b03      	cmp	r3, #3
 80091ae:	d104      	bne.n	80091ba <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80091b0:	6839      	ldr	r1, [r7, #0]
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f99c 	bl	80094f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b8:	e01c      	b.n	80091f4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	7bfa      	ldrb	r2, [r7, #15]
 80091be:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80091c2:	7bfb      	ldrb	r3, [r7, #15]
 80091c4:	4619      	mov	r1, r3
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 febe 	bl	8009f48 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 fa5a 	bl	8009686 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d004      	beq.n	80091e2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2202      	movs	r2, #2
 80091dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e0:	e008      	b.n	80091f4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2201      	movs	r2, #1
 80091e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ea:	e003      	b.n	80091f4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091ec:	6839      	ldr	r1, [r7, #0]
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f97e 	bl	80094f0 <USBD_CtlError>
  }
}
 80091f4:	bf00      	nop
 80091f6:	3710      	adds	r7, #16
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009206:	2300      	movs	r3, #0
 8009208:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	885b      	ldrh	r3, [r3, #2]
 800920e:	b2da      	uxtb	r2, r3
 8009210:	4b4b      	ldr	r3, [pc, #300]	; (8009340 <USBD_SetConfig+0x144>)
 8009212:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009214:	4b4a      	ldr	r3, [pc, #296]	; (8009340 <USBD_SetConfig+0x144>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	2b01      	cmp	r3, #1
 800921a:	d905      	bls.n	8009228 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800921c:	6839      	ldr	r1, [r7, #0]
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 f966 	bl	80094f0 <USBD_CtlError>
    return USBD_FAIL;
 8009224:	2303      	movs	r3, #3
 8009226:	e087      	b.n	8009338 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922e:	2b02      	cmp	r3, #2
 8009230:	d002      	beq.n	8009238 <USBD_SetConfig+0x3c>
 8009232:	2b03      	cmp	r3, #3
 8009234:	d025      	beq.n	8009282 <USBD_SetConfig+0x86>
 8009236:	e071      	b.n	800931c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8009238:	4b41      	ldr	r3, [pc, #260]	; (8009340 <USBD_SetConfig+0x144>)
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d01c      	beq.n	800927a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8009240:	4b3f      	ldr	r3, [pc, #252]	; (8009340 <USBD_SetConfig+0x144>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	461a      	mov	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800924a:	4b3d      	ldr	r3, [pc, #244]	; (8009340 <USBD_SetConfig+0x144>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	4619      	mov	r1, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f7ff f9a7 	bl	80085a4 <USBD_SetClassConfig>
 8009256:	4603      	mov	r3, r0
 8009258:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800925a:	7bfb      	ldrb	r3, [r7, #15]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d004      	beq.n	800926a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f944 	bl	80094f0 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8009268:	e065      	b.n	8009336 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 fa0b 	bl	8009686 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2203      	movs	r2, #3
 8009274:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8009278:	e05d      	b.n	8009336 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fa03 	bl	8009686 <USBD_CtlSendStatus>
    break;
 8009280:	e059      	b.n	8009336 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8009282:	4b2f      	ldr	r3, [pc, #188]	; (8009340 <USBD_SetConfig+0x144>)
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d112      	bne.n	80092b0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2202      	movs	r2, #2
 800928e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8009292:	4b2b      	ldr	r3, [pc, #172]	; (8009340 <USBD_SetConfig+0x144>)
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	461a      	mov	r2, r3
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800929c:	4b28      	ldr	r3, [pc, #160]	; (8009340 <USBD_SetConfig+0x144>)
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	4619      	mov	r1, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7ff f99a 	bl	80085dc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 f9ec 	bl	8009686 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80092ae:	e042      	b.n	8009336 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80092b0:	4b23      	ldr	r3, [pc, #140]	; (8009340 <USBD_SetConfig+0x144>)
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	461a      	mov	r2, r3
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d02a      	beq.n	8009314 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	4619      	mov	r1, r3
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f7ff f988 	bl	80085dc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80092cc:	4b1c      	ldr	r3, [pc, #112]	; (8009340 <USBD_SetConfig+0x144>)
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	461a      	mov	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80092d6:	4b1a      	ldr	r3, [pc, #104]	; (8009340 <USBD_SetConfig+0x144>)
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	4619      	mov	r1, r3
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7ff f961 	bl	80085a4 <USBD_SetClassConfig>
 80092e2:	4603      	mov	r3, r0
 80092e4:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80092e6:	7bfb      	ldrb	r3, [r7, #15]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00f      	beq.n	800930c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80092ec:	6839      	ldr	r1, [r7, #0]
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 f8fe 	bl	80094f0 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7ff f96d 	bl	80085dc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2202      	movs	r2, #2
 8009306:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800930a:	e014      	b.n	8009336 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 f9ba 	bl	8009686 <USBD_CtlSendStatus>
    break;
 8009312:	e010      	b.n	8009336 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f9b6 	bl	8009686 <USBD_CtlSendStatus>
    break;
 800931a:	e00c      	b.n	8009336 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 f8e6 	bl	80094f0 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009324:	4b06      	ldr	r3, [pc, #24]	; (8009340 <USBD_SetConfig+0x144>)
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	4619      	mov	r1, r3
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f7ff f956 	bl	80085dc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8009330:	2303      	movs	r3, #3
 8009332:	73fb      	strb	r3, [r7, #15]
    break;
 8009334:	bf00      	nop
  }

  return ret;
 8009336:	7bfb      	ldrb	r3, [r7, #15]
}
 8009338:	4618      	mov	r0, r3
 800933a:	3710      	adds	r7, #16
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	20000230 	.word	0x20000230

08009344 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	88db      	ldrh	r3, [r3, #6]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d004      	beq.n	8009360 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009356:	6839      	ldr	r1, [r7, #0]
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 f8c9 	bl	80094f0 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800935e:	e021      	b.n	80093a4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009366:	2b01      	cmp	r3, #1
 8009368:	db17      	blt.n	800939a <USBD_GetConfig+0x56>
 800936a:	2b02      	cmp	r3, #2
 800936c:	dd02      	ble.n	8009374 <USBD_GetConfig+0x30>
 800936e:	2b03      	cmp	r3, #3
 8009370:	d00b      	beq.n	800938a <USBD_GetConfig+0x46>
 8009372:	e012      	b.n	800939a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	3308      	adds	r3, #8
 800937e:	2201      	movs	r2, #1
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f925 	bl	80095d2 <USBD_CtlSendData>
      break;
 8009388:	e00c      	b.n	80093a4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	3304      	adds	r3, #4
 800938e:	2201      	movs	r2, #1
 8009390:	4619      	mov	r1, r3
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 f91d 	bl	80095d2 <USBD_CtlSendData>
      break;
 8009398:	e004      	b.n	80093a4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800939a:	6839      	ldr	r1, [r7, #0]
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 f8a7 	bl	80094f0 <USBD_CtlError>
      break;
 80093a2:	bf00      	nop
}
 80093a4:	bf00      	nop
 80093a6:	3708      	adds	r7, #8
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093bc:	3b01      	subs	r3, #1
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d81e      	bhi.n	8009400 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	88db      	ldrh	r3, [r3, #6]
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	d004      	beq.n	80093d4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f88f 	bl	80094f0 <USBD_CtlError>
      break;
 80093d2:	e01a      	b.n	800940a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2201      	movs	r2, #1
 80093d8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d005      	beq.n	80093f0 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	f043 0202 	orr.w	r2, r3, #2
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	330c      	adds	r3, #12
 80093f4:	2202      	movs	r2, #2
 80093f6:	4619      	mov	r1, r3
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 f8ea 	bl	80095d2 <USBD_CtlSendData>
    break;
 80093fe:	e004      	b.n	800940a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009400:	6839      	ldr	r1, [r7, #0]
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 f874 	bl	80094f0 <USBD_CtlError>
    break;
 8009408:	bf00      	nop
  }
}
 800940a:	bf00      	nop
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b082      	sub	sp, #8
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
 800941a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	885b      	ldrh	r3, [r3, #2]
 8009420:	2b01      	cmp	r3, #1
 8009422:	d106      	bne.n	8009432 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 f92a 	bl	8009686 <USBD_CtlSendStatus>
  }
}
 8009432:	bf00      	nop
 8009434:	3708      	adds	r7, #8
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b082      	sub	sp, #8
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
 8009442:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800944a:	3b01      	subs	r3, #1
 800944c:	2b02      	cmp	r3, #2
 800944e:	d80b      	bhi.n	8009468 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	885b      	ldrh	r3, [r3, #2]
 8009454:	2b01      	cmp	r3, #1
 8009456:	d10c      	bne.n	8009472 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f910 	bl	8009686 <USBD_CtlSendStatus>
      }
      break;
 8009466:	e004      	b.n	8009472 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009468:	6839      	ldr	r1, [r7, #0]
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 f840 	bl	80094f0 <USBD_CtlError>
      break;
 8009470:	e000      	b.n	8009474 <USBD_ClrFeature+0x3a>
      break;
 8009472:	bf00      	nop
  }
}
 8009474:	bf00      	nop
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b084      	sub	sp, #16
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	781a      	ldrb	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	3301      	adds	r3, #1
 8009496:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	781a      	ldrb	r2, [r3, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	3301      	adds	r3, #1
 80094a4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f7ff fad3 	bl	8008a52 <SWAPBYTE>
 80094ac:	4603      	mov	r3, r0
 80094ae:	461a      	mov	r2, r3
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	3301      	adds	r3, #1
 80094b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3301      	adds	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f7ff fac6 	bl	8008a52 <SWAPBYTE>
 80094c6:	4603      	mov	r3, r0
 80094c8:	461a      	mov	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3301      	adds	r3, #1
 80094d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f7ff fab9 	bl	8008a52 <SWAPBYTE>
 80094e0:	4603      	mov	r3, r0
 80094e2:	461a      	mov	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	80da      	strh	r2, [r3, #6]
}
 80094e8:	bf00      	nop
 80094ea:	3710      	adds	r7, #16
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80094fa:	2180      	movs	r1, #128	; 0x80
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 fcb9 	bl	8009e74 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009502:	2100      	movs	r1, #0
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fcb5 	bl	8009e74 <USBD_LL_StallEP>
}
 800950a:	bf00      	nop
 800950c:	3708      	adds	r7, #8
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b086      	sub	sp, #24
 8009516:	af00      	add	r7, sp, #0
 8009518:	60f8      	str	r0, [r7, #12]
 800951a:	60b9      	str	r1, [r7, #8]
 800951c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800951e:	2300      	movs	r3, #0
 8009520:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d036      	beq.n	8009596 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800952c:	6938      	ldr	r0, [r7, #16]
 800952e:	f000 f836 	bl	800959e <USBD_GetLen>
 8009532:	4603      	mov	r3, r0
 8009534:	3301      	adds	r3, #1
 8009536:	b29b      	uxth	r3, r3
 8009538:	005b      	lsls	r3, r3, #1
 800953a:	b29a      	uxth	r2, r3
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009540:	7dfb      	ldrb	r3, [r7, #23]
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	4413      	add	r3, r2
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	7812      	ldrb	r2, [r2, #0]
 800954a:	701a      	strb	r2, [r3, #0]
  idx++;
 800954c:	7dfb      	ldrb	r3, [r7, #23]
 800954e:	3301      	adds	r3, #1
 8009550:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009552:	7dfb      	ldrb	r3, [r7, #23]
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	4413      	add	r3, r2
 8009558:	2203      	movs	r2, #3
 800955a:	701a      	strb	r2, [r3, #0]
  idx++;
 800955c:	7dfb      	ldrb	r3, [r7, #23]
 800955e:	3301      	adds	r3, #1
 8009560:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009562:	e013      	b.n	800958c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009564:	7dfb      	ldrb	r3, [r7, #23]
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	4413      	add	r3, r2
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	7812      	ldrb	r2, [r2, #0]
 800956e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	3301      	adds	r3, #1
 8009574:	613b      	str	r3, [r7, #16]
    idx++;
 8009576:	7dfb      	ldrb	r3, [r7, #23]
 8009578:	3301      	adds	r3, #1
 800957a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800957c:	7dfb      	ldrb	r3, [r7, #23]
 800957e:	68ba      	ldr	r2, [r7, #8]
 8009580:	4413      	add	r3, r2
 8009582:	2200      	movs	r2, #0
 8009584:	701a      	strb	r2, [r3, #0]
    idx++;
 8009586:	7dfb      	ldrb	r3, [r7, #23]
 8009588:	3301      	adds	r3, #1
 800958a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e7      	bne.n	8009564 <USBD_GetString+0x52>
 8009594:	e000      	b.n	8009598 <USBD_GetString+0x86>
    return;
 8009596:	bf00      	nop
  }
}
 8009598:	3718      	adds	r7, #24
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800959e:	b480      	push	{r7}
 80095a0:	b085      	sub	sp, #20
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095ae:	e005      	b.n	80095bc <USBD_GetLen+0x1e>
  {
    len++;
 80095b0:	7bfb      	ldrb	r3, [r7, #15]
 80095b2:	3301      	adds	r3, #1
 80095b4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	3301      	adds	r3, #1
 80095ba:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1f5      	bne.n	80095b0 <USBD_GetLen+0x12>
  }

  return len;
 80095c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3714      	adds	r7, #20
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr

080095d2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b084      	sub	sp, #16
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	60f8      	str	r0, [r7, #12]
 80095da:	60b9      	str	r1, [r7, #8]
 80095dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2202      	movs	r2, #2
 80095e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	2100      	movs	r1, #0
 80095f8:	68f8      	ldr	r0, [r7, #12]
 80095fa:	f000 fcc4 	bl	8009f86 <USBD_LL_Transmit>

  return USBD_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	2100      	movs	r1, #0
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 fcb3 	bl	8009f86 <USBD_LL_Transmit>

  return USBD_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	60f8      	str	r0, [r7, #12]
 8009632:	60b9      	str	r1, [r7, #8]
 8009634:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2203      	movs	r2, #3
 800963a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	68ba      	ldr	r2, [r7, #8]
 8009652:	2100      	movs	r1, #0
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f000 fcb7 	bl	8009fc8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800965a:	2300      	movs	r3, #0
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	68ba      	ldr	r2, [r7, #8]
 8009674:	2100      	movs	r1, #0
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f000 fca6 	bl	8009fc8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b082      	sub	sp, #8
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2204      	movs	r2, #4
 8009692:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009696:	2300      	movs	r3, #0
 8009698:	2200      	movs	r2, #0
 800969a:	2100      	movs	r1, #0
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 fc72 	bl	8009f86 <USBD_LL_Transmit>

  return USBD_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3708      	adds	r7, #8
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2205      	movs	r2, #5
 80096b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096bc:	2300      	movs	r3, #0
 80096be:	2200      	movs	r2, #0
 80096c0:	2100      	movs	r1, #0
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 fc80 	bl	8009fc8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3708      	adds	r7, #8
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
	...

080096d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80096d8:	2200      	movs	r2, #0
 80096da:	4912      	ldr	r1, [pc, #72]	; (8009724 <MX_USB_DEVICE_Init+0x50>)
 80096dc:	4812      	ldr	r0, [pc, #72]	; (8009728 <MX_USB_DEVICE_Init+0x54>)
 80096de:	f7fe fef3 	bl	80084c8 <USBD_Init>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d001      	beq.n	80096ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80096e8:	f7f8 f894 	bl	8001814 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80096ec:	490f      	ldr	r1, [pc, #60]	; (800972c <MX_USB_DEVICE_Init+0x58>)
 80096ee:	480e      	ldr	r0, [pc, #56]	; (8009728 <MX_USB_DEVICE_Init+0x54>)
 80096f0:	f7fe ff20 	bl	8008534 <USBD_RegisterClass>
 80096f4:	4603      	mov	r3, r0
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d001      	beq.n	80096fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80096fa:	f7f8 f88b 	bl	8001814 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80096fe:	490c      	ldr	r1, [pc, #48]	; (8009730 <MX_USB_DEVICE_Init+0x5c>)
 8009700:	4809      	ldr	r0, [pc, #36]	; (8009728 <MX_USB_DEVICE_Init+0x54>)
 8009702:	f7fe fe75 	bl	80083f0 <USBD_CDC_RegisterInterface>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d001      	beq.n	8009710 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800970c:	f7f8 f882 	bl	8001814 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009710:	4805      	ldr	r0, [pc, #20]	; (8009728 <MX_USB_DEVICE_Init+0x54>)
 8009712:	f7fe ff30 	bl	8008576 <USBD_Start>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d001      	beq.n	8009720 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800971c:	f7f8 f87a 	bl	8001814 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009720:	bf00      	nop
 8009722:	bd80      	pop	{r7, pc}
 8009724:	2000015c 	.word	0x2000015c
 8009728:	200008ec 	.word	0x200008ec
 800972c:	20000044 	.word	0x20000044
 8009730:	20000148 	.word	0x20000148

08009734 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009738:	2200      	movs	r2, #0
 800973a:	4905      	ldr	r1, [pc, #20]	; (8009750 <CDC_Init_FS+0x1c>)
 800973c:	4805      	ldr	r0, [pc, #20]	; (8009754 <CDC_Init_FS+0x20>)
 800973e:	f7fe fe6c 	bl	800841a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009742:	4905      	ldr	r1, [pc, #20]	; (8009758 <CDC_Init_FS+0x24>)
 8009744:	4803      	ldr	r0, [pc, #12]	; (8009754 <CDC_Init_FS+0x20>)
 8009746:	f7fe fe81 	bl	800844c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800974a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800974c:	4618      	mov	r0, r3
 800974e:	bd80      	pop	{r7, pc}
 8009750:	200013bc 	.word	0x200013bc
 8009754:	200008ec 	.word	0x200008ec
 8009758:	20000bbc 	.word	0x20000bbc

0800975c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800975c:	b480      	push	{r7}
 800975e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009760:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009762:	4618      	mov	r0, r3
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	6039      	str	r1, [r7, #0]
 8009776:	71fb      	strb	r3, [r7, #7]
 8009778:	4613      	mov	r3, r2
 800977a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800977c:	79fb      	ldrb	r3, [r7, #7]
 800977e:	2b23      	cmp	r3, #35	; 0x23
 8009780:	d84a      	bhi.n	8009818 <CDC_Control_FS+0xac>
 8009782:	a201      	add	r2, pc, #4	; (adr r2, 8009788 <CDC_Control_FS+0x1c>)
 8009784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009788:	08009819 	.word	0x08009819
 800978c:	08009819 	.word	0x08009819
 8009790:	08009819 	.word	0x08009819
 8009794:	08009819 	.word	0x08009819
 8009798:	08009819 	.word	0x08009819
 800979c:	08009819 	.word	0x08009819
 80097a0:	08009819 	.word	0x08009819
 80097a4:	08009819 	.word	0x08009819
 80097a8:	08009819 	.word	0x08009819
 80097ac:	08009819 	.word	0x08009819
 80097b0:	08009819 	.word	0x08009819
 80097b4:	08009819 	.word	0x08009819
 80097b8:	08009819 	.word	0x08009819
 80097bc:	08009819 	.word	0x08009819
 80097c0:	08009819 	.word	0x08009819
 80097c4:	08009819 	.word	0x08009819
 80097c8:	08009819 	.word	0x08009819
 80097cc:	08009819 	.word	0x08009819
 80097d0:	08009819 	.word	0x08009819
 80097d4:	08009819 	.word	0x08009819
 80097d8:	08009819 	.word	0x08009819
 80097dc:	08009819 	.word	0x08009819
 80097e0:	08009819 	.word	0x08009819
 80097e4:	08009819 	.word	0x08009819
 80097e8:	08009819 	.word	0x08009819
 80097ec:	08009819 	.word	0x08009819
 80097f0:	08009819 	.word	0x08009819
 80097f4:	08009819 	.word	0x08009819
 80097f8:	08009819 	.word	0x08009819
 80097fc:	08009819 	.word	0x08009819
 8009800:	08009819 	.word	0x08009819
 8009804:	08009819 	.word	0x08009819
 8009808:	08009819 	.word	0x08009819
 800980c:	08009819 	.word	0x08009819
 8009810:	08009819 	.word	0x08009819
 8009814:	08009819 	.word	0x08009819
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009818:	bf00      	nop
  }

  return (USBD_OK);
 800981a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800981c:	4618      	mov	r0, r3
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	4805      	ldr	r0, [pc, #20]	; (800984c <CDC_Receive_FS+0x24>)
 8009836:	f7fe fe09 	bl	800844c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800983a:	4804      	ldr	r0, [pc, #16]	; (800984c <CDC_Receive_FS+0x24>)
 800983c:	f7fe fe1a 	bl	8008474 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009840:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009842:	4618      	mov	r0, r3
 8009844:	3708      	adds	r7, #8
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
 800984a:	bf00      	nop
 800984c:	200008ec 	.word	0x200008ec

08009850 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009850:	b480      	push	{r7}
 8009852:	b087      	sub	sp, #28
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	4613      	mov	r3, r2
 800985c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009866:	4618      	mov	r0, r3
 8009868:	371c      	adds	r7, #28
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
	...

08009874 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	4603      	mov	r3, r0
 800987c:	6039      	str	r1, [r7, #0]
 800987e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	2212      	movs	r2, #18
 8009884:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009886:	4b03      	ldr	r3, [pc, #12]	; (8009894 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009888:	4618      	mov	r0, r3
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr
 8009894:	20000178 	.word	0x20000178

08009898 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	4603      	mov	r3, r0
 80098a0:	6039      	str	r1, [r7, #0]
 80098a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	2204      	movs	r2, #4
 80098a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80098aa:	4b03      	ldr	r3, [pc, #12]	; (80098b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr
 80098b8:	2000018c 	.word	0x2000018c

080098bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	4603      	mov	r3, r0
 80098c4:	6039      	str	r1, [r7, #0]
 80098c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80098c8:	79fb      	ldrb	r3, [r7, #7]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d105      	bne.n	80098da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80098ce:	683a      	ldr	r2, [r7, #0]
 80098d0:	4907      	ldr	r1, [pc, #28]	; (80098f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80098d2:	4808      	ldr	r0, [pc, #32]	; (80098f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80098d4:	f7ff fe1d 	bl	8009512 <USBD_GetString>
 80098d8:	e004      	b.n	80098e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	4904      	ldr	r1, [pc, #16]	; (80098f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80098de:	4805      	ldr	r0, [pc, #20]	; (80098f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80098e0:	f7ff fe17 	bl	8009512 <USBD_GetString>
  }
  return USBD_StrDesc;
 80098e4:	4b02      	ldr	r3, [pc, #8]	; (80098f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	20001bbc 	.word	0x20001bbc
 80098f4:	0800b2c0 	.word	0x0800b2c0

080098f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	4603      	mov	r3, r0
 8009900:	6039      	str	r1, [r7, #0]
 8009902:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009904:	683a      	ldr	r2, [r7, #0]
 8009906:	4904      	ldr	r1, [pc, #16]	; (8009918 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009908:	4804      	ldr	r0, [pc, #16]	; (800991c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800990a:	f7ff fe02 	bl	8009512 <USBD_GetString>
  return USBD_StrDesc;
 800990e:	4b02      	ldr	r3, [pc, #8]	; (8009918 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009910:	4618      	mov	r0, r3
 8009912:	3708      	adds	r7, #8
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}
 8009918:	20001bbc 	.word	0x20001bbc
 800991c:	0800b2d8 	.word	0x0800b2d8

08009920 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b082      	sub	sp, #8
 8009924:	af00      	add	r7, sp, #0
 8009926:	4603      	mov	r3, r0
 8009928:	6039      	str	r1, [r7, #0]
 800992a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	221a      	movs	r2, #26
 8009930:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009932:	f000 f843 	bl	80099bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009936:	4b02      	ldr	r3, [pc, #8]	; (8009940 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009938:	4618      	mov	r0, r3
 800993a:	3708      	adds	r7, #8
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	20000190 	.word	0x20000190

08009944 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	4603      	mov	r3, r0
 800994c:	6039      	str	r1, [r7, #0]
 800994e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009950:	79fb      	ldrb	r3, [r7, #7]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d105      	bne.n	8009962 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009956:	683a      	ldr	r2, [r7, #0]
 8009958:	4907      	ldr	r1, [pc, #28]	; (8009978 <USBD_FS_ConfigStrDescriptor+0x34>)
 800995a:	4808      	ldr	r0, [pc, #32]	; (800997c <USBD_FS_ConfigStrDescriptor+0x38>)
 800995c:	f7ff fdd9 	bl	8009512 <USBD_GetString>
 8009960:	e004      	b.n	800996c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009962:	683a      	ldr	r2, [r7, #0]
 8009964:	4904      	ldr	r1, [pc, #16]	; (8009978 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009966:	4805      	ldr	r0, [pc, #20]	; (800997c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009968:	f7ff fdd3 	bl	8009512 <USBD_GetString>
  }
  return USBD_StrDesc;
 800996c:	4b02      	ldr	r3, [pc, #8]	; (8009978 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800996e:	4618      	mov	r0, r3
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	20001bbc 	.word	0x20001bbc
 800997c:	0800b2ec 	.word	0x0800b2ec

08009980 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
 8009986:	4603      	mov	r3, r0
 8009988:	6039      	str	r1, [r7, #0]
 800998a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800998c:	79fb      	ldrb	r3, [r7, #7]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d105      	bne.n	800999e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009992:	683a      	ldr	r2, [r7, #0]
 8009994:	4907      	ldr	r1, [pc, #28]	; (80099b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009996:	4808      	ldr	r0, [pc, #32]	; (80099b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009998:	f7ff fdbb 	bl	8009512 <USBD_GetString>
 800999c:	e004      	b.n	80099a8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	4904      	ldr	r1, [pc, #16]	; (80099b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099a2:	4805      	ldr	r0, [pc, #20]	; (80099b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099a4:	f7ff fdb5 	bl	8009512 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099a8:	4b02      	ldr	r3, [pc, #8]	; (80099b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	20001bbc 	.word	0x20001bbc
 80099b8:	0800b2f8 	.word	0x0800b2f8

080099bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80099c2:	4b0f      	ldr	r3, [pc, #60]	; (8009a00 <Get_SerialNum+0x44>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80099c8:	4b0e      	ldr	r3, [pc, #56]	; (8009a04 <Get_SerialNum+0x48>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80099ce:	4b0e      	ldr	r3, [pc, #56]	; (8009a08 <Get_SerialNum+0x4c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4413      	add	r3, r2
 80099da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d009      	beq.n	80099f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80099e2:	2208      	movs	r2, #8
 80099e4:	4909      	ldr	r1, [pc, #36]	; (8009a0c <Get_SerialNum+0x50>)
 80099e6:	68f8      	ldr	r0, [r7, #12]
 80099e8:	f000 f814 	bl	8009a14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80099ec:	2204      	movs	r2, #4
 80099ee:	4908      	ldr	r1, [pc, #32]	; (8009a10 <Get_SerialNum+0x54>)
 80099f0:	68b8      	ldr	r0, [r7, #8]
 80099f2:	f000 f80f 	bl	8009a14 <IntToUnicode>
  }
}
 80099f6:	bf00      	nop
 80099f8:	3710      	adds	r7, #16
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	1fff7a10 	.word	0x1fff7a10
 8009a04:	1fff7a14 	.word	0x1fff7a14
 8009a08:	1fff7a18 	.word	0x1fff7a18
 8009a0c:	20000192 	.word	0x20000192
 8009a10:	200001a2 	.word	0x200001a2

08009a14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b087      	sub	sp, #28
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009a26:	2300      	movs	r3, #0
 8009a28:	75fb      	strb	r3, [r7, #23]
 8009a2a:	e027      	b.n	8009a7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	0f1b      	lsrs	r3, r3, #28
 8009a30:	2b09      	cmp	r3, #9
 8009a32:	d80b      	bhi.n	8009a4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	0f1b      	lsrs	r3, r3, #28
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	7dfb      	ldrb	r3, [r7, #23]
 8009a3c:	005b      	lsls	r3, r3, #1
 8009a3e:	4619      	mov	r1, r3
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	440b      	add	r3, r1
 8009a44:	3230      	adds	r2, #48	; 0x30
 8009a46:	b2d2      	uxtb	r2, r2
 8009a48:	701a      	strb	r2, [r3, #0]
 8009a4a:	e00a      	b.n	8009a62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	0f1b      	lsrs	r3, r3, #28
 8009a50:	b2da      	uxtb	r2, r3
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	4619      	mov	r1, r3
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	440b      	add	r3, r1
 8009a5c:	3237      	adds	r2, #55	; 0x37
 8009a5e:	b2d2      	uxtb	r2, r2
 8009a60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	011b      	lsls	r3, r3, #4
 8009a66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009a68:	7dfb      	ldrb	r3, [r7, #23]
 8009a6a:	005b      	lsls	r3, r3, #1
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	68ba      	ldr	r2, [r7, #8]
 8009a70:	4413      	add	r3, r2
 8009a72:	2200      	movs	r2, #0
 8009a74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	75fb      	strb	r3, [r7, #23]
 8009a7c:	7dfa      	ldrb	r2, [r7, #23]
 8009a7e:	79fb      	ldrb	r3, [r7, #7]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d3d3      	bcc.n	8009a2c <IntToUnicode+0x18>
  }
}
 8009a84:	bf00      	nop
 8009a86:	371c      	adds	r7, #28
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b08a      	sub	sp, #40	; 0x28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a98:	f107 0314 	add.w	r3, r7, #20
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	601a      	str	r2, [r3, #0]
 8009aa0:	605a      	str	r2, [r3, #4]
 8009aa2:	609a      	str	r2, [r3, #8]
 8009aa4:	60da      	str	r2, [r3, #12]
 8009aa6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ab0:	d13a      	bne.n	8009b28 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	613b      	str	r3, [r7, #16]
 8009ab6:	4b1e      	ldr	r3, [pc, #120]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aba:	4a1d      	ldr	r2, [pc, #116]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009abc:	f043 0301 	orr.w	r3, r3, #1
 8009ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8009ac2:	4b1b      	ldr	r3, [pc, #108]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac6:	f003 0301 	and.w	r3, r3, #1
 8009aca:	613b      	str	r3, [r7, #16]
 8009acc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009ace:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ad4:	2302      	movs	r3, #2
 8009ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009adc:	2303      	movs	r3, #3
 8009ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009ae0:	230a      	movs	r3, #10
 8009ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ae4:	f107 0314 	add.w	r3, r7, #20
 8009ae8:	4619      	mov	r1, r3
 8009aea:	4812      	ldr	r0, [pc, #72]	; (8009b34 <HAL_PCD_MspInit+0xa4>)
 8009aec:	f7f9 fb24 	bl	8003138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009af0:	4b0f      	ldr	r3, [pc, #60]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009af4:	4a0e      	ldr	r2, [pc, #56]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009af6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009afa:	6353      	str	r3, [r2, #52]	; 0x34
 8009afc:	2300      	movs	r3, #0
 8009afe:	60fb      	str	r3, [r7, #12]
 8009b00:	4b0b      	ldr	r3, [pc, #44]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b04:	4a0a      	ldr	r2, [pc, #40]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009b06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009b0a:	6453      	str	r3, [r2, #68]	; 0x44
 8009b0c:	4b08      	ldr	r3, [pc, #32]	; (8009b30 <HAL_PCD_MspInit+0xa0>)
 8009b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b14:	60fb      	str	r3, [r7, #12]
 8009b16:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b18:	2200      	movs	r2, #0
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	2043      	movs	r0, #67	; 0x43
 8009b1e:	f7f8 fd7e 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009b22:	2043      	movs	r0, #67	; 0x43
 8009b24:	f7f8 fd97 	bl	8002656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009b28:	bf00      	nop
 8009b2a:	3728      	adds	r7, #40	; 0x28
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	40023800 	.word	0x40023800
 8009b34:	40020000 	.word	0x40020000

08009b38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	4610      	mov	r0, r2
 8009b50:	f7fe fd5c 	bl	800860c <USBD_LL_SetupStage>
}
 8009b54:	bf00      	nop
 8009b56:	3708      	adds	r7, #8
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	460b      	mov	r3, r1
 8009b66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009b6e:	78fa      	ldrb	r2, [r7, #3]
 8009b70:	6879      	ldr	r1, [r7, #4]
 8009b72:	4613      	mov	r3, r2
 8009b74:	00db      	lsls	r3, r3, #3
 8009b76:	1a9b      	subs	r3, r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	440b      	add	r3, r1
 8009b7c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	78fb      	ldrb	r3, [r7, #3]
 8009b84:	4619      	mov	r1, r3
 8009b86:	f7fe fd94 	bl	80086b2 <USBD_LL_DataOutStage>
}
 8009b8a:	bf00      	nop
 8009b8c:	3708      	adds	r7, #8
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b92:	b580      	push	{r7, lr}
 8009b94:	b082      	sub	sp, #8
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009ba4:	78fa      	ldrb	r2, [r7, #3]
 8009ba6:	6879      	ldr	r1, [r7, #4]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	00db      	lsls	r3, r3, #3
 8009bac:	1a9b      	subs	r3, r3, r2
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	440b      	add	r3, r1
 8009bb2:	3348      	adds	r3, #72	; 0x48
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	78fb      	ldrb	r3, [r7, #3]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	f7fe fddd 	bl	8008778 <USBD_LL_DataInStage>
}
 8009bbe:	bf00      	nop
 8009bc0:	3708      	adds	r7, #8
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b082      	sub	sp, #8
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7fe fee1 	bl	800899c <USBD_LL_SOF>
}
 8009bda:	bf00      	nop
 8009bdc:	3708      	adds	r7, #8
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b084      	sub	sp, #16
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009bea:	2301      	movs	r3, #1
 8009bec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d102      	bne.n	8009bfc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	73fb      	strb	r3, [r7, #15]
 8009bfa:	e008      	b.n	8009c0e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d102      	bne.n	8009c0a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009c04:	2301      	movs	r3, #1
 8009c06:	73fb      	strb	r3, [r7, #15]
 8009c08:	e001      	b.n	8009c0e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009c0a:	f7f7 fe03 	bl	8001814 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c14:	7bfa      	ldrb	r2, [r7, #15]
 8009c16:	4611      	mov	r1, r2
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7fe fe84 	bl	8008926 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c24:	4618      	mov	r0, r3
 8009c26:	f7fe fe3d 	bl	80088a4 <USBD_LL_Reset>
}
 8009c2a:	bf00      	nop
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}
	...

08009c34 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7fe fe7f 	bl	8008946 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	6812      	ldr	r2, [r2, #0]
 8009c56:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009c5a:	f043 0301 	orr.w	r3, r3, #1
 8009c5e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6a1b      	ldr	r3, [r3, #32]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d005      	beq.n	8009c74 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c68:	4b04      	ldr	r3, [pc, #16]	; (8009c7c <HAL_PCD_SuspendCallback+0x48>)
 8009c6a:	691b      	ldr	r3, [r3, #16]
 8009c6c:	4a03      	ldr	r2, [pc, #12]	; (8009c7c <HAL_PCD_SuspendCallback+0x48>)
 8009c6e:	f043 0306 	orr.w	r3, r3, #6
 8009c72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009c74:	bf00      	nop
 8009c76:	3708      	adds	r7, #8
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	e000ed00 	.word	0xe000ed00

08009c80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f7fe fe6e 	bl	8008970 <USBD_LL_Resume>
}
 8009c94:	bf00      	nop
 8009c96:	3708      	adds	r7, #8
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}

08009c9c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b082      	sub	sp, #8
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cae:	78fa      	ldrb	r2, [r7, #3]
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f7fe fe99 	bl	80089ea <USBD_LL_IsoOUTIncomplete>
}
 8009cb8:	bf00      	nop
 8009cba:	3708      	adds	r7, #8
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b082      	sub	sp, #8
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	460b      	mov	r3, r1
 8009cca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cd2:	78fa      	ldrb	r2, [r7, #3]
 8009cd4:	4611      	mov	r1, r2
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fe fe7a 	bl	80089d0 <USBD_LL_IsoINIncomplete>
}
 8009cdc:	bf00      	nop
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b082      	sub	sp, #8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fe fe86 	bl	8008a04 <USBD_LL_DevConnected>
}
 8009cf8:	bf00      	nop
 8009cfa:	3708      	adds	r7, #8
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f7fe fe83 	bl	8008a1a <USBD_LL_DevDisconnected>
}
 8009d14:	bf00      	nop
 8009d16:	3708      	adds	r7, #8
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b082      	sub	sp, #8
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d13c      	bne.n	8009da6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009d2c:	4a20      	ldr	r2, [pc, #128]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	4a1e      	ldr	r2, [pc, #120]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d38:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009d3c:	4b1c      	ldr	r3, [pc, #112]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d3e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009d42:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009d44:	4b1a      	ldr	r3, [pc, #104]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d46:	2204      	movs	r2, #4
 8009d48:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009d4a:	4b19      	ldr	r3, [pc, #100]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d4c:	2202      	movs	r2, #2
 8009d4e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009d50:	4b17      	ldr	r3, [pc, #92]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009d56:	4b16      	ldr	r3, [pc, #88]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d58:	2202      	movs	r2, #2
 8009d5a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009d5c:	4b14      	ldr	r3, [pc, #80]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d5e:	2200      	movs	r2, #0
 8009d60:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009d62:	4b13      	ldr	r3, [pc, #76]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d64:	2200      	movs	r2, #0
 8009d66:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009d68:	4b11      	ldr	r3, [pc, #68]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009d6e:	4b10      	ldr	r3, [pc, #64]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d70:	2200      	movs	r2, #0
 8009d72:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009d74:	4b0e      	ldr	r3, [pc, #56]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009d7a:	480d      	ldr	r0, [pc, #52]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d7c:	f7f9 fd39 	bl	80037f2 <HAL_PCD_Init>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d001      	beq.n	8009d8a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009d86:	f7f7 fd45 	bl	8001814 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009d8a:	2180      	movs	r1, #128	; 0x80
 8009d8c:	4808      	ldr	r0, [pc, #32]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d8e:	f7fa fe96 	bl	8004abe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009d92:	2240      	movs	r2, #64	; 0x40
 8009d94:	2100      	movs	r1, #0
 8009d96:	4806      	ldr	r0, [pc, #24]	; (8009db0 <USBD_LL_Init+0x94>)
 8009d98:	f7fa fe4a 	bl	8004a30 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009d9c:	2280      	movs	r2, #128	; 0x80
 8009d9e:	2101      	movs	r1, #1
 8009da0:	4803      	ldr	r0, [pc, #12]	; (8009db0 <USBD_LL_Init+0x94>)
 8009da2:	f7fa fe45 	bl	8004a30 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	20001dbc 	.word	0x20001dbc

08009db4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7f9 fe2e 	bl	8003a2c <HAL_PCD_Start>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f000 f92a 	bl	800a030 <USBD_Get_USB_Status>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009de0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b084      	sub	sp, #16
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
 8009df2:	4608      	mov	r0, r1
 8009df4:	4611      	mov	r1, r2
 8009df6:	461a      	mov	r2, r3
 8009df8:	4603      	mov	r3, r0
 8009dfa:	70fb      	strb	r3, [r7, #3]
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	70bb      	strb	r3, [r7, #2]
 8009e00:	4613      	mov	r3, r2
 8009e02:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009e12:	78bb      	ldrb	r3, [r7, #2]
 8009e14:	883a      	ldrh	r2, [r7, #0]
 8009e16:	78f9      	ldrb	r1, [r7, #3]
 8009e18:	f7fa fa12 	bl	8004240 <HAL_PCD_EP_Open>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e20:	7bfb      	ldrb	r3, [r7, #15]
 8009e22:	4618      	mov	r0, r3
 8009e24:	f000 f904 	bl	800a030 <USBD_Get_USB_Status>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b084      	sub	sp, #16
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
 8009e3e:	460b      	mov	r3, r1
 8009e40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e42:	2300      	movs	r3, #0
 8009e44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e46:	2300      	movs	r3, #0
 8009e48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009e50:	78fa      	ldrb	r2, [r7, #3]
 8009e52:	4611      	mov	r1, r2
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7fa fa5b 	bl	8004310 <HAL_PCD_EP_Close>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e5e:	7bfb      	ldrb	r3, [r7, #15]
 8009e60:	4618      	mov	r0, r3
 8009e62:	f000 f8e5 	bl	800a030 <USBD_Get_USB_Status>
 8009e66:	4603      	mov	r3, r0
 8009e68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3710      	adds	r7, #16
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}

08009e74 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e80:	2300      	movs	r3, #0
 8009e82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009e8e:	78fa      	ldrb	r2, [r7, #3]
 8009e90:	4611      	mov	r1, r2
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7fa fb33 	bl	80044fe <HAL_PCD_EP_SetStall>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e9c:	7bfb      	ldrb	r3, [r7, #15]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f000 f8c6 	bl	800a030 <USBD_Get_USB_Status>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ea8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b084      	sub	sp, #16
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009ecc:	78fa      	ldrb	r2, [r7, #3]
 8009ece:	4611      	mov	r1, r2
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7fa fb78 	bl	80045c6 <HAL_PCD_EP_ClrStall>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
 8009edc:	4618      	mov	r0, r3
 8009ede:	f000 f8a7 	bl	800a030 <USBD_Get_USB_Status>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f02:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009f04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	da0b      	bge.n	8009f24 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009f0c:	78fb      	ldrb	r3, [r7, #3]
 8009f0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f12:	68f9      	ldr	r1, [r7, #12]
 8009f14:	4613      	mov	r3, r2
 8009f16:	00db      	lsls	r3, r3, #3
 8009f18:	1a9b      	subs	r3, r3, r2
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	440b      	add	r3, r1
 8009f1e:	333e      	adds	r3, #62	; 0x3e
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	e00b      	b.n	8009f3c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009f24:	78fb      	ldrb	r3, [r7, #3]
 8009f26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f2a:	68f9      	ldr	r1, [r7, #12]
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	00db      	lsls	r3, r3, #3
 8009f30:	1a9b      	subs	r3, r3, r2
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	440b      	add	r3, r1
 8009f36:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009f3a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3714      	adds	r7, #20
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
 8009f50:	460b      	mov	r3, r1
 8009f52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f54:	2300      	movs	r3, #0
 8009f56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f62:	78fa      	ldrb	r2, [r7, #3]
 8009f64:	4611      	mov	r1, r2
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fa f945 	bl	80041f6 <HAL_PCD_SetAddress>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f70:	7bfb      	ldrb	r3, [r7, #15]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f000 f85c 	bl	800a030 <USBD_Get_USB_Status>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3710      	adds	r7, #16
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}

08009f86 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009f86:	b580      	push	{r7, lr}
 8009f88:	b086      	sub	sp, #24
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	60f8      	str	r0, [r7, #12]
 8009f8e:	607a      	str	r2, [r7, #4]
 8009f90:	603b      	str	r3, [r7, #0]
 8009f92:	460b      	mov	r3, r1
 8009f94:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f96:	2300      	movs	r3, #0
 8009f98:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009fa4:	7af9      	ldrb	r1, [r7, #11]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	f7fa fa5e 	bl	800446a <HAL_PCD_EP_Transmit>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fb2:	7dfb      	ldrb	r3, [r7, #23]
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f000 f83b 	bl	800a030 <USBD_Get_USB_Status>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009fbe:	7dbb      	ldrb	r3, [r7, #22]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3718      	adds	r7, #24
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b086      	sub	sp, #24
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	607a      	str	r2, [r7, #4]
 8009fd2:	603b      	str	r3, [r7, #0]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009fe6:	7af9      	ldrb	r1, [r7, #11]
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	f7fa f9da 	bl	80043a4 <HAL_PCD_EP_Receive>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 f81a 	bl	800a030 <USBD_Get_USB_Status>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a000:	7dbb      	ldrb	r3, [r7, #22]
}
 800a002:	4618      	mov	r0, r3
 800a004:	3718      	adds	r7, #24
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b082      	sub	sp, #8
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	460b      	mov	r3, r1
 800a014:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a01c:	78fa      	ldrb	r2, [r7, #3]
 800a01e:	4611      	mov	r1, r2
 800a020:	4618      	mov	r0, r3
 800a022:	f7fa fa0a 	bl	800443a <HAL_PCD_EP_GetRxCount>
 800a026:	4603      	mov	r3, r0
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3708      	adds	r7, #8
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a030:	b480      	push	{r7}
 800a032:	b085      	sub	sp, #20
 800a034:	af00      	add	r7, sp, #0
 800a036:	4603      	mov	r3, r0
 800a038:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a03a:	2300      	movs	r3, #0
 800a03c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a03e:	79fb      	ldrb	r3, [r7, #7]
 800a040:	2b03      	cmp	r3, #3
 800a042:	d817      	bhi.n	800a074 <USBD_Get_USB_Status+0x44>
 800a044:	a201      	add	r2, pc, #4	; (adr r2, 800a04c <USBD_Get_USB_Status+0x1c>)
 800a046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a04a:	bf00      	nop
 800a04c:	0800a05d 	.word	0x0800a05d
 800a050:	0800a063 	.word	0x0800a063
 800a054:	0800a069 	.word	0x0800a069
 800a058:	0800a06f 	.word	0x0800a06f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a05c:	2300      	movs	r3, #0
 800a05e:	73fb      	strb	r3, [r7, #15]
    break;
 800a060:	e00b      	b.n	800a07a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a062:	2303      	movs	r3, #3
 800a064:	73fb      	strb	r3, [r7, #15]
    break;
 800a066:	e008      	b.n	800a07a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a068:	2301      	movs	r3, #1
 800a06a:	73fb      	strb	r3, [r7, #15]
    break;
 800a06c:	e005      	b.n	800a07a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a06e:	2303      	movs	r3, #3
 800a070:	73fb      	strb	r3, [r7, #15]
    break;
 800a072:	e002      	b.n	800a07a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a074:	2303      	movs	r3, #3
 800a076:	73fb      	strb	r3, [r7, #15]
    break;
 800a078:	bf00      	nop
  }
  return usb_status;
 800a07a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3714      	adds	r7, #20
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <__errno>:
 800a088:	4b01      	ldr	r3, [pc, #4]	; (800a090 <__errno+0x8>)
 800a08a:	6818      	ldr	r0, [r3, #0]
 800a08c:	4770      	bx	lr
 800a08e:	bf00      	nop
 800a090:	200001ac 	.word	0x200001ac

0800a094 <__libc_init_array>:
 800a094:	b570      	push	{r4, r5, r6, lr}
 800a096:	4e0d      	ldr	r6, [pc, #52]	; (800a0cc <__libc_init_array+0x38>)
 800a098:	4c0d      	ldr	r4, [pc, #52]	; (800a0d0 <__libc_init_array+0x3c>)
 800a09a:	1ba4      	subs	r4, r4, r6
 800a09c:	10a4      	asrs	r4, r4, #2
 800a09e:	2500      	movs	r5, #0
 800a0a0:	42a5      	cmp	r5, r4
 800a0a2:	d109      	bne.n	800a0b8 <__libc_init_array+0x24>
 800a0a4:	4e0b      	ldr	r6, [pc, #44]	; (800a0d4 <__libc_init_array+0x40>)
 800a0a6:	4c0c      	ldr	r4, [pc, #48]	; (800a0d8 <__libc_init_array+0x44>)
 800a0a8:	f001 f8fc 	bl	800b2a4 <_init>
 800a0ac:	1ba4      	subs	r4, r4, r6
 800a0ae:	10a4      	asrs	r4, r4, #2
 800a0b0:	2500      	movs	r5, #0
 800a0b2:	42a5      	cmp	r5, r4
 800a0b4:	d105      	bne.n	800a0c2 <__libc_init_array+0x2e>
 800a0b6:	bd70      	pop	{r4, r5, r6, pc}
 800a0b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0bc:	4798      	blx	r3
 800a0be:	3501      	adds	r5, #1
 800a0c0:	e7ee      	b.n	800a0a0 <__libc_init_array+0xc>
 800a0c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0c6:	4798      	blx	r3
 800a0c8:	3501      	adds	r5, #1
 800a0ca:	e7f2      	b.n	800a0b2 <__libc_init_array+0x1e>
 800a0cc:	0800b508 	.word	0x0800b508
 800a0d0:	0800b508 	.word	0x0800b508
 800a0d4:	0800b508 	.word	0x0800b508
 800a0d8:	0800b50c 	.word	0x0800b50c

0800a0dc <malloc>:
 800a0dc:	4b02      	ldr	r3, [pc, #8]	; (800a0e8 <malloc+0xc>)
 800a0de:	4601      	mov	r1, r0
 800a0e0:	6818      	ldr	r0, [r3, #0]
 800a0e2:	f000 b861 	b.w	800a1a8 <_malloc_r>
 800a0e6:	bf00      	nop
 800a0e8:	200001ac 	.word	0x200001ac

0800a0ec <free>:
 800a0ec:	4b02      	ldr	r3, [pc, #8]	; (800a0f8 <free+0xc>)
 800a0ee:	4601      	mov	r1, r0
 800a0f0:	6818      	ldr	r0, [r3, #0]
 800a0f2:	f000 b80b 	b.w	800a10c <_free_r>
 800a0f6:	bf00      	nop
 800a0f8:	200001ac 	.word	0x200001ac

0800a0fc <memset>:
 800a0fc:	4402      	add	r2, r0
 800a0fe:	4603      	mov	r3, r0
 800a100:	4293      	cmp	r3, r2
 800a102:	d100      	bne.n	800a106 <memset+0xa>
 800a104:	4770      	bx	lr
 800a106:	f803 1b01 	strb.w	r1, [r3], #1
 800a10a:	e7f9      	b.n	800a100 <memset+0x4>

0800a10c <_free_r>:
 800a10c:	b538      	push	{r3, r4, r5, lr}
 800a10e:	4605      	mov	r5, r0
 800a110:	2900      	cmp	r1, #0
 800a112:	d045      	beq.n	800a1a0 <_free_r+0x94>
 800a114:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a118:	1f0c      	subs	r4, r1, #4
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	bfb8      	it	lt
 800a11e:	18e4      	addlt	r4, r4, r3
 800a120:	f000 f8ac 	bl	800a27c <__malloc_lock>
 800a124:	4a1f      	ldr	r2, [pc, #124]	; (800a1a4 <_free_r+0x98>)
 800a126:	6813      	ldr	r3, [r2, #0]
 800a128:	4610      	mov	r0, r2
 800a12a:	b933      	cbnz	r3, 800a13a <_free_r+0x2e>
 800a12c:	6063      	str	r3, [r4, #4]
 800a12e:	6014      	str	r4, [r2, #0]
 800a130:	4628      	mov	r0, r5
 800a132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a136:	f000 b8a2 	b.w	800a27e <__malloc_unlock>
 800a13a:	42a3      	cmp	r3, r4
 800a13c:	d90c      	bls.n	800a158 <_free_r+0x4c>
 800a13e:	6821      	ldr	r1, [r4, #0]
 800a140:	1862      	adds	r2, r4, r1
 800a142:	4293      	cmp	r3, r2
 800a144:	bf04      	itt	eq
 800a146:	681a      	ldreq	r2, [r3, #0]
 800a148:	685b      	ldreq	r3, [r3, #4]
 800a14a:	6063      	str	r3, [r4, #4]
 800a14c:	bf04      	itt	eq
 800a14e:	1852      	addeq	r2, r2, r1
 800a150:	6022      	streq	r2, [r4, #0]
 800a152:	6004      	str	r4, [r0, #0]
 800a154:	e7ec      	b.n	800a130 <_free_r+0x24>
 800a156:	4613      	mov	r3, r2
 800a158:	685a      	ldr	r2, [r3, #4]
 800a15a:	b10a      	cbz	r2, 800a160 <_free_r+0x54>
 800a15c:	42a2      	cmp	r2, r4
 800a15e:	d9fa      	bls.n	800a156 <_free_r+0x4a>
 800a160:	6819      	ldr	r1, [r3, #0]
 800a162:	1858      	adds	r0, r3, r1
 800a164:	42a0      	cmp	r0, r4
 800a166:	d10b      	bne.n	800a180 <_free_r+0x74>
 800a168:	6820      	ldr	r0, [r4, #0]
 800a16a:	4401      	add	r1, r0
 800a16c:	1858      	adds	r0, r3, r1
 800a16e:	4282      	cmp	r2, r0
 800a170:	6019      	str	r1, [r3, #0]
 800a172:	d1dd      	bne.n	800a130 <_free_r+0x24>
 800a174:	6810      	ldr	r0, [r2, #0]
 800a176:	6852      	ldr	r2, [r2, #4]
 800a178:	605a      	str	r2, [r3, #4]
 800a17a:	4401      	add	r1, r0
 800a17c:	6019      	str	r1, [r3, #0]
 800a17e:	e7d7      	b.n	800a130 <_free_r+0x24>
 800a180:	d902      	bls.n	800a188 <_free_r+0x7c>
 800a182:	230c      	movs	r3, #12
 800a184:	602b      	str	r3, [r5, #0]
 800a186:	e7d3      	b.n	800a130 <_free_r+0x24>
 800a188:	6820      	ldr	r0, [r4, #0]
 800a18a:	1821      	adds	r1, r4, r0
 800a18c:	428a      	cmp	r2, r1
 800a18e:	bf04      	itt	eq
 800a190:	6811      	ldreq	r1, [r2, #0]
 800a192:	6852      	ldreq	r2, [r2, #4]
 800a194:	6062      	str	r2, [r4, #4]
 800a196:	bf04      	itt	eq
 800a198:	1809      	addeq	r1, r1, r0
 800a19a:	6021      	streq	r1, [r4, #0]
 800a19c:	605c      	str	r4, [r3, #4]
 800a19e:	e7c7      	b.n	800a130 <_free_r+0x24>
 800a1a0:	bd38      	pop	{r3, r4, r5, pc}
 800a1a2:	bf00      	nop
 800a1a4:	20000234 	.word	0x20000234

0800a1a8 <_malloc_r>:
 800a1a8:	b570      	push	{r4, r5, r6, lr}
 800a1aa:	1ccd      	adds	r5, r1, #3
 800a1ac:	f025 0503 	bic.w	r5, r5, #3
 800a1b0:	3508      	adds	r5, #8
 800a1b2:	2d0c      	cmp	r5, #12
 800a1b4:	bf38      	it	cc
 800a1b6:	250c      	movcc	r5, #12
 800a1b8:	2d00      	cmp	r5, #0
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	db01      	blt.n	800a1c2 <_malloc_r+0x1a>
 800a1be:	42a9      	cmp	r1, r5
 800a1c0:	d903      	bls.n	800a1ca <_malloc_r+0x22>
 800a1c2:	230c      	movs	r3, #12
 800a1c4:	6033      	str	r3, [r6, #0]
 800a1c6:	2000      	movs	r0, #0
 800a1c8:	bd70      	pop	{r4, r5, r6, pc}
 800a1ca:	f000 f857 	bl	800a27c <__malloc_lock>
 800a1ce:	4a21      	ldr	r2, [pc, #132]	; (800a254 <_malloc_r+0xac>)
 800a1d0:	6814      	ldr	r4, [r2, #0]
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	b991      	cbnz	r1, 800a1fc <_malloc_r+0x54>
 800a1d6:	4c20      	ldr	r4, [pc, #128]	; (800a258 <_malloc_r+0xb0>)
 800a1d8:	6823      	ldr	r3, [r4, #0]
 800a1da:	b91b      	cbnz	r3, 800a1e4 <_malloc_r+0x3c>
 800a1dc:	4630      	mov	r0, r6
 800a1de:	f000 f83d 	bl	800a25c <_sbrk_r>
 800a1e2:	6020      	str	r0, [r4, #0]
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	4630      	mov	r0, r6
 800a1e8:	f000 f838 	bl	800a25c <_sbrk_r>
 800a1ec:	1c43      	adds	r3, r0, #1
 800a1ee:	d124      	bne.n	800a23a <_malloc_r+0x92>
 800a1f0:	230c      	movs	r3, #12
 800a1f2:	6033      	str	r3, [r6, #0]
 800a1f4:	4630      	mov	r0, r6
 800a1f6:	f000 f842 	bl	800a27e <__malloc_unlock>
 800a1fa:	e7e4      	b.n	800a1c6 <_malloc_r+0x1e>
 800a1fc:	680b      	ldr	r3, [r1, #0]
 800a1fe:	1b5b      	subs	r3, r3, r5
 800a200:	d418      	bmi.n	800a234 <_malloc_r+0x8c>
 800a202:	2b0b      	cmp	r3, #11
 800a204:	d90f      	bls.n	800a226 <_malloc_r+0x7e>
 800a206:	600b      	str	r3, [r1, #0]
 800a208:	50cd      	str	r5, [r1, r3]
 800a20a:	18cc      	adds	r4, r1, r3
 800a20c:	4630      	mov	r0, r6
 800a20e:	f000 f836 	bl	800a27e <__malloc_unlock>
 800a212:	f104 000b 	add.w	r0, r4, #11
 800a216:	1d23      	adds	r3, r4, #4
 800a218:	f020 0007 	bic.w	r0, r0, #7
 800a21c:	1ac3      	subs	r3, r0, r3
 800a21e:	d0d3      	beq.n	800a1c8 <_malloc_r+0x20>
 800a220:	425a      	negs	r2, r3
 800a222:	50e2      	str	r2, [r4, r3]
 800a224:	e7d0      	b.n	800a1c8 <_malloc_r+0x20>
 800a226:	428c      	cmp	r4, r1
 800a228:	684b      	ldr	r3, [r1, #4]
 800a22a:	bf16      	itet	ne
 800a22c:	6063      	strne	r3, [r4, #4]
 800a22e:	6013      	streq	r3, [r2, #0]
 800a230:	460c      	movne	r4, r1
 800a232:	e7eb      	b.n	800a20c <_malloc_r+0x64>
 800a234:	460c      	mov	r4, r1
 800a236:	6849      	ldr	r1, [r1, #4]
 800a238:	e7cc      	b.n	800a1d4 <_malloc_r+0x2c>
 800a23a:	1cc4      	adds	r4, r0, #3
 800a23c:	f024 0403 	bic.w	r4, r4, #3
 800a240:	42a0      	cmp	r0, r4
 800a242:	d005      	beq.n	800a250 <_malloc_r+0xa8>
 800a244:	1a21      	subs	r1, r4, r0
 800a246:	4630      	mov	r0, r6
 800a248:	f000 f808 	bl	800a25c <_sbrk_r>
 800a24c:	3001      	adds	r0, #1
 800a24e:	d0cf      	beq.n	800a1f0 <_malloc_r+0x48>
 800a250:	6025      	str	r5, [r4, #0]
 800a252:	e7db      	b.n	800a20c <_malloc_r+0x64>
 800a254:	20000234 	.word	0x20000234
 800a258:	20000238 	.word	0x20000238

0800a25c <_sbrk_r>:
 800a25c:	b538      	push	{r3, r4, r5, lr}
 800a25e:	4c06      	ldr	r4, [pc, #24]	; (800a278 <_sbrk_r+0x1c>)
 800a260:	2300      	movs	r3, #0
 800a262:	4605      	mov	r5, r0
 800a264:	4608      	mov	r0, r1
 800a266:	6023      	str	r3, [r4, #0]
 800a268:	f7f7 fb78 	bl	800195c <_sbrk>
 800a26c:	1c43      	adds	r3, r0, #1
 800a26e:	d102      	bne.n	800a276 <_sbrk_r+0x1a>
 800a270:	6823      	ldr	r3, [r4, #0]
 800a272:	b103      	cbz	r3, 800a276 <_sbrk_r+0x1a>
 800a274:	602b      	str	r3, [r5, #0]
 800a276:	bd38      	pop	{r3, r4, r5, pc}
 800a278:	200021c4 	.word	0x200021c4

0800a27c <__malloc_lock>:
 800a27c:	4770      	bx	lr

0800a27e <__malloc_unlock>:
 800a27e:	4770      	bx	lr

0800a280 <sin>:
 800a280:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a282:	ec51 0b10 	vmov	r0, r1, d0
 800a286:	4a20      	ldr	r2, [pc, #128]	; (800a308 <sin+0x88>)
 800a288:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a28c:	4293      	cmp	r3, r2
 800a28e:	dc07      	bgt.n	800a2a0 <sin+0x20>
 800a290:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800a300 <sin+0x80>
 800a294:	2000      	movs	r0, #0
 800a296:	f000 fe37 	bl	800af08 <__kernel_sin>
 800a29a:	ec51 0b10 	vmov	r0, r1, d0
 800a29e:	e007      	b.n	800a2b0 <sin+0x30>
 800a2a0:	4a1a      	ldr	r2, [pc, #104]	; (800a30c <sin+0x8c>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	dd09      	ble.n	800a2ba <sin+0x3a>
 800a2a6:	ee10 2a10 	vmov	r2, s0
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	f7f5 ffa4 	bl	80001f8 <__aeabi_dsub>
 800a2b0:	ec41 0b10 	vmov	d0, r0, r1
 800a2b4:	b005      	add	sp, #20
 800a2b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a2ba:	4668      	mov	r0, sp
 800a2bc:	f000 f828 	bl	800a310 <__ieee754_rem_pio2>
 800a2c0:	f000 0003 	and.w	r0, r0, #3
 800a2c4:	2801      	cmp	r0, #1
 800a2c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a2ca:	ed9d 0b00 	vldr	d0, [sp]
 800a2ce:	d004      	beq.n	800a2da <sin+0x5a>
 800a2d0:	2802      	cmp	r0, #2
 800a2d2:	d005      	beq.n	800a2e0 <sin+0x60>
 800a2d4:	b970      	cbnz	r0, 800a2f4 <sin+0x74>
 800a2d6:	2001      	movs	r0, #1
 800a2d8:	e7dd      	b.n	800a296 <sin+0x16>
 800a2da:	f000 fa0d 	bl	800a6f8 <__kernel_cos>
 800a2de:	e7dc      	b.n	800a29a <sin+0x1a>
 800a2e0:	2001      	movs	r0, #1
 800a2e2:	f000 fe11 	bl	800af08 <__kernel_sin>
 800a2e6:	ec53 2b10 	vmov	r2, r3, d0
 800a2ea:	ee10 0a10 	vmov	r0, s0
 800a2ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a2f2:	e7dd      	b.n	800a2b0 <sin+0x30>
 800a2f4:	f000 fa00 	bl	800a6f8 <__kernel_cos>
 800a2f8:	e7f5      	b.n	800a2e6 <sin+0x66>
 800a2fa:	bf00      	nop
 800a2fc:	f3af 8000 	nop.w
	...
 800a308:	3fe921fb 	.word	0x3fe921fb
 800a30c:	7fefffff 	.word	0x7fefffff

0800a310 <__ieee754_rem_pio2>:
 800a310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a314:	ec57 6b10 	vmov	r6, r7, d0
 800a318:	4bc3      	ldr	r3, [pc, #780]	; (800a628 <__ieee754_rem_pio2+0x318>)
 800a31a:	b08d      	sub	sp, #52	; 0x34
 800a31c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800a320:	4598      	cmp	r8, r3
 800a322:	4604      	mov	r4, r0
 800a324:	9704      	str	r7, [sp, #16]
 800a326:	dc07      	bgt.n	800a338 <__ieee754_rem_pio2+0x28>
 800a328:	2200      	movs	r2, #0
 800a32a:	2300      	movs	r3, #0
 800a32c:	ed84 0b00 	vstr	d0, [r4]
 800a330:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a334:	2500      	movs	r5, #0
 800a336:	e027      	b.n	800a388 <__ieee754_rem_pio2+0x78>
 800a338:	4bbc      	ldr	r3, [pc, #752]	; (800a62c <__ieee754_rem_pio2+0x31c>)
 800a33a:	4598      	cmp	r8, r3
 800a33c:	dc75      	bgt.n	800a42a <__ieee754_rem_pio2+0x11a>
 800a33e:	9b04      	ldr	r3, [sp, #16]
 800a340:	4dbb      	ldr	r5, [pc, #748]	; (800a630 <__ieee754_rem_pio2+0x320>)
 800a342:	2b00      	cmp	r3, #0
 800a344:	ee10 0a10 	vmov	r0, s0
 800a348:	a3a9      	add	r3, pc, #676	; (adr r3, 800a5f0 <__ieee754_rem_pio2+0x2e0>)
 800a34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34e:	4639      	mov	r1, r7
 800a350:	dd36      	ble.n	800a3c0 <__ieee754_rem_pio2+0xb0>
 800a352:	f7f5 ff51 	bl	80001f8 <__aeabi_dsub>
 800a356:	45a8      	cmp	r8, r5
 800a358:	4606      	mov	r6, r0
 800a35a:	460f      	mov	r7, r1
 800a35c:	d018      	beq.n	800a390 <__ieee754_rem_pio2+0x80>
 800a35e:	a3a6      	add	r3, pc, #664	; (adr r3, 800a5f8 <__ieee754_rem_pio2+0x2e8>)
 800a360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a364:	f7f5 ff48 	bl	80001f8 <__aeabi_dsub>
 800a368:	4602      	mov	r2, r0
 800a36a:	460b      	mov	r3, r1
 800a36c:	e9c4 2300 	strd	r2, r3, [r4]
 800a370:	4630      	mov	r0, r6
 800a372:	4639      	mov	r1, r7
 800a374:	f7f5 ff40 	bl	80001f8 <__aeabi_dsub>
 800a378:	a39f      	add	r3, pc, #636	; (adr r3, 800a5f8 <__ieee754_rem_pio2+0x2e8>)
 800a37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37e:	f7f5 ff3b 	bl	80001f8 <__aeabi_dsub>
 800a382:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a386:	2501      	movs	r5, #1
 800a388:	4628      	mov	r0, r5
 800a38a:	b00d      	add	sp, #52	; 0x34
 800a38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a390:	a39b      	add	r3, pc, #620	; (adr r3, 800a600 <__ieee754_rem_pio2+0x2f0>)
 800a392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a396:	f7f5 ff2f 	bl	80001f8 <__aeabi_dsub>
 800a39a:	a39b      	add	r3, pc, #620	; (adr r3, 800a608 <__ieee754_rem_pio2+0x2f8>)
 800a39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a0:	4606      	mov	r6, r0
 800a3a2:	460f      	mov	r7, r1
 800a3a4:	f7f5 ff28 	bl	80001f8 <__aeabi_dsub>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	e9c4 2300 	strd	r2, r3, [r4]
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	4639      	mov	r1, r7
 800a3b4:	f7f5 ff20 	bl	80001f8 <__aeabi_dsub>
 800a3b8:	a393      	add	r3, pc, #588	; (adr r3, 800a608 <__ieee754_rem_pio2+0x2f8>)
 800a3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3be:	e7de      	b.n	800a37e <__ieee754_rem_pio2+0x6e>
 800a3c0:	f7f5 ff1c 	bl	80001fc <__adddf3>
 800a3c4:	45a8      	cmp	r8, r5
 800a3c6:	4606      	mov	r6, r0
 800a3c8:	460f      	mov	r7, r1
 800a3ca:	d016      	beq.n	800a3fa <__ieee754_rem_pio2+0xea>
 800a3cc:	a38a      	add	r3, pc, #552	; (adr r3, 800a5f8 <__ieee754_rem_pio2+0x2e8>)
 800a3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d2:	f7f5 ff13 	bl	80001fc <__adddf3>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	460b      	mov	r3, r1
 800a3da:	e9c4 2300 	strd	r2, r3, [r4]
 800a3de:	4630      	mov	r0, r6
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	f7f5 ff09 	bl	80001f8 <__aeabi_dsub>
 800a3e6:	a384      	add	r3, pc, #528	; (adr r3, 800a5f8 <__ieee754_rem_pio2+0x2e8>)
 800a3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ec:	f7f5 ff06 	bl	80001fc <__adddf3>
 800a3f0:	f04f 35ff 	mov.w	r5, #4294967295
 800a3f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a3f8:	e7c6      	b.n	800a388 <__ieee754_rem_pio2+0x78>
 800a3fa:	a381      	add	r3, pc, #516	; (adr r3, 800a600 <__ieee754_rem_pio2+0x2f0>)
 800a3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a400:	f7f5 fefc 	bl	80001fc <__adddf3>
 800a404:	a380      	add	r3, pc, #512	; (adr r3, 800a608 <__ieee754_rem_pio2+0x2f8>)
 800a406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40a:	4606      	mov	r6, r0
 800a40c:	460f      	mov	r7, r1
 800a40e:	f7f5 fef5 	bl	80001fc <__adddf3>
 800a412:	4602      	mov	r2, r0
 800a414:	460b      	mov	r3, r1
 800a416:	e9c4 2300 	strd	r2, r3, [r4]
 800a41a:	4630      	mov	r0, r6
 800a41c:	4639      	mov	r1, r7
 800a41e:	f7f5 feeb 	bl	80001f8 <__aeabi_dsub>
 800a422:	a379      	add	r3, pc, #484	; (adr r3, 800a608 <__ieee754_rem_pio2+0x2f8>)
 800a424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a428:	e7e0      	b.n	800a3ec <__ieee754_rem_pio2+0xdc>
 800a42a:	4b82      	ldr	r3, [pc, #520]	; (800a634 <__ieee754_rem_pio2+0x324>)
 800a42c:	4598      	cmp	r8, r3
 800a42e:	f300 80d0 	bgt.w	800a5d2 <__ieee754_rem_pio2+0x2c2>
 800a432:	f000 fe23 	bl	800b07c <fabs>
 800a436:	ec57 6b10 	vmov	r6, r7, d0
 800a43a:	ee10 0a10 	vmov	r0, s0
 800a43e:	a374      	add	r3, pc, #464	; (adr r3, 800a610 <__ieee754_rem_pio2+0x300>)
 800a440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a444:	4639      	mov	r1, r7
 800a446:	f7f6 f88f 	bl	8000568 <__aeabi_dmul>
 800a44a:	2200      	movs	r2, #0
 800a44c:	4b7a      	ldr	r3, [pc, #488]	; (800a638 <__ieee754_rem_pio2+0x328>)
 800a44e:	f7f5 fed5 	bl	80001fc <__adddf3>
 800a452:	f7f6 fb23 	bl	8000a9c <__aeabi_d2iz>
 800a456:	4605      	mov	r5, r0
 800a458:	f7f6 f81c 	bl	8000494 <__aeabi_i2d>
 800a45c:	a364      	add	r3, pc, #400	; (adr r3, 800a5f0 <__ieee754_rem_pio2+0x2e0>)
 800a45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a462:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a466:	f7f6 f87f 	bl	8000568 <__aeabi_dmul>
 800a46a:	4602      	mov	r2, r0
 800a46c:	460b      	mov	r3, r1
 800a46e:	4630      	mov	r0, r6
 800a470:	4639      	mov	r1, r7
 800a472:	f7f5 fec1 	bl	80001f8 <__aeabi_dsub>
 800a476:	a360      	add	r3, pc, #384	; (adr r3, 800a5f8 <__ieee754_rem_pio2+0x2e8>)
 800a478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47c:	4682      	mov	sl, r0
 800a47e:	468b      	mov	fp, r1
 800a480:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a484:	f7f6 f870 	bl	8000568 <__aeabi_dmul>
 800a488:	2d1f      	cmp	r5, #31
 800a48a:	4606      	mov	r6, r0
 800a48c:	460f      	mov	r7, r1
 800a48e:	dc0c      	bgt.n	800a4aa <__ieee754_rem_pio2+0x19a>
 800a490:	1e6a      	subs	r2, r5, #1
 800a492:	4b6a      	ldr	r3, [pc, #424]	; (800a63c <__ieee754_rem_pio2+0x32c>)
 800a494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a498:	4543      	cmp	r3, r8
 800a49a:	d006      	beq.n	800a4aa <__ieee754_rem_pio2+0x19a>
 800a49c:	4632      	mov	r2, r6
 800a49e:	463b      	mov	r3, r7
 800a4a0:	4650      	mov	r0, sl
 800a4a2:	4659      	mov	r1, fp
 800a4a4:	f7f5 fea8 	bl	80001f8 <__aeabi_dsub>
 800a4a8:	e00e      	b.n	800a4c8 <__ieee754_rem_pio2+0x1b8>
 800a4aa:	4632      	mov	r2, r6
 800a4ac:	463b      	mov	r3, r7
 800a4ae:	4650      	mov	r0, sl
 800a4b0:	4659      	mov	r1, fp
 800a4b2:	f7f5 fea1 	bl	80001f8 <__aeabi_dsub>
 800a4b6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a4ba:	9305      	str	r3, [sp, #20]
 800a4bc:	9a05      	ldr	r2, [sp, #20]
 800a4be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a4c2:	1ad3      	subs	r3, r2, r3
 800a4c4:	2b10      	cmp	r3, #16
 800a4c6:	dc02      	bgt.n	800a4ce <__ieee754_rem_pio2+0x1be>
 800a4c8:	e9c4 0100 	strd	r0, r1, [r4]
 800a4cc:	e039      	b.n	800a542 <__ieee754_rem_pio2+0x232>
 800a4ce:	a34c      	add	r3, pc, #304	; (adr r3, 800a600 <__ieee754_rem_pio2+0x2f0>)
 800a4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4d8:	f7f6 f846 	bl	8000568 <__aeabi_dmul>
 800a4dc:	4606      	mov	r6, r0
 800a4de:	460f      	mov	r7, r1
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	4650      	mov	r0, sl
 800a4e6:	4659      	mov	r1, fp
 800a4e8:	f7f5 fe86 	bl	80001f8 <__aeabi_dsub>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	4680      	mov	r8, r0
 800a4f2:	4689      	mov	r9, r1
 800a4f4:	4650      	mov	r0, sl
 800a4f6:	4659      	mov	r1, fp
 800a4f8:	f7f5 fe7e 	bl	80001f8 <__aeabi_dsub>
 800a4fc:	4632      	mov	r2, r6
 800a4fe:	463b      	mov	r3, r7
 800a500:	f7f5 fe7a 	bl	80001f8 <__aeabi_dsub>
 800a504:	a340      	add	r3, pc, #256	; (adr r3, 800a608 <__ieee754_rem_pio2+0x2f8>)
 800a506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50a:	4606      	mov	r6, r0
 800a50c:	460f      	mov	r7, r1
 800a50e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a512:	f7f6 f829 	bl	8000568 <__aeabi_dmul>
 800a516:	4632      	mov	r2, r6
 800a518:	463b      	mov	r3, r7
 800a51a:	f7f5 fe6d 	bl	80001f8 <__aeabi_dsub>
 800a51e:	4602      	mov	r2, r0
 800a520:	460b      	mov	r3, r1
 800a522:	4606      	mov	r6, r0
 800a524:	460f      	mov	r7, r1
 800a526:	4640      	mov	r0, r8
 800a528:	4649      	mov	r1, r9
 800a52a:	f7f5 fe65 	bl	80001f8 <__aeabi_dsub>
 800a52e:	9a05      	ldr	r2, [sp, #20]
 800a530:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	2b31      	cmp	r3, #49	; 0x31
 800a538:	dc20      	bgt.n	800a57c <__ieee754_rem_pio2+0x26c>
 800a53a:	e9c4 0100 	strd	r0, r1, [r4]
 800a53e:	46c2      	mov	sl, r8
 800a540:	46cb      	mov	fp, r9
 800a542:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a546:	4650      	mov	r0, sl
 800a548:	4642      	mov	r2, r8
 800a54a:	464b      	mov	r3, r9
 800a54c:	4659      	mov	r1, fp
 800a54e:	f7f5 fe53 	bl	80001f8 <__aeabi_dsub>
 800a552:	463b      	mov	r3, r7
 800a554:	4632      	mov	r2, r6
 800a556:	f7f5 fe4f 	bl	80001f8 <__aeabi_dsub>
 800a55a:	9b04      	ldr	r3, [sp, #16]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a562:	f6bf af11 	bge.w	800a388 <__ieee754_rem_pio2+0x78>
 800a566:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a56a:	6063      	str	r3, [r4, #4]
 800a56c:	f8c4 8000 	str.w	r8, [r4]
 800a570:	60a0      	str	r0, [r4, #8]
 800a572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a576:	60e3      	str	r3, [r4, #12]
 800a578:	426d      	negs	r5, r5
 800a57a:	e705      	b.n	800a388 <__ieee754_rem_pio2+0x78>
 800a57c:	a326      	add	r3, pc, #152	; (adr r3, 800a618 <__ieee754_rem_pio2+0x308>)
 800a57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a586:	f7f5 ffef 	bl	8000568 <__aeabi_dmul>
 800a58a:	4606      	mov	r6, r0
 800a58c:	460f      	mov	r7, r1
 800a58e:	4602      	mov	r2, r0
 800a590:	460b      	mov	r3, r1
 800a592:	4640      	mov	r0, r8
 800a594:	4649      	mov	r1, r9
 800a596:	f7f5 fe2f 	bl	80001f8 <__aeabi_dsub>
 800a59a:	4602      	mov	r2, r0
 800a59c:	460b      	mov	r3, r1
 800a59e:	4682      	mov	sl, r0
 800a5a0:	468b      	mov	fp, r1
 800a5a2:	4640      	mov	r0, r8
 800a5a4:	4649      	mov	r1, r9
 800a5a6:	f7f5 fe27 	bl	80001f8 <__aeabi_dsub>
 800a5aa:	4632      	mov	r2, r6
 800a5ac:	463b      	mov	r3, r7
 800a5ae:	f7f5 fe23 	bl	80001f8 <__aeabi_dsub>
 800a5b2:	a31b      	add	r3, pc, #108	; (adr r3, 800a620 <__ieee754_rem_pio2+0x310>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	4606      	mov	r6, r0
 800a5ba:	460f      	mov	r7, r1
 800a5bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5c0:	f7f5 ffd2 	bl	8000568 <__aeabi_dmul>
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	463b      	mov	r3, r7
 800a5c8:	f7f5 fe16 	bl	80001f8 <__aeabi_dsub>
 800a5cc:	4606      	mov	r6, r0
 800a5ce:	460f      	mov	r7, r1
 800a5d0:	e764      	b.n	800a49c <__ieee754_rem_pio2+0x18c>
 800a5d2:	4b1b      	ldr	r3, [pc, #108]	; (800a640 <__ieee754_rem_pio2+0x330>)
 800a5d4:	4598      	cmp	r8, r3
 800a5d6:	dd35      	ble.n	800a644 <__ieee754_rem_pio2+0x334>
 800a5d8:	ee10 2a10 	vmov	r2, s0
 800a5dc:	463b      	mov	r3, r7
 800a5de:	4630      	mov	r0, r6
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	f7f5 fe09 	bl	80001f8 <__aeabi_dsub>
 800a5e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a5ea:	e9c4 0100 	strd	r0, r1, [r4]
 800a5ee:	e6a1      	b.n	800a334 <__ieee754_rem_pio2+0x24>
 800a5f0:	54400000 	.word	0x54400000
 800a5f4:	3ff921fb 	.word	0x3ff921fb
 800a5f8:	1a626331 	.word	0x1a626331
 800a5fc:	3dd0b461 	.word	0x3dd0b461
 800a600:	1a600000 	.word	0x1a600000
 800a604:	3dd0b461 	.word	0x3dd0b461
 800a608:	2e037073 	.word	0x2e037073
 800a60c:	3ba3198a 	.word	0x3ba3198a
 800a610:	6dc9c883 	.word	0x6dc9c883
 800a614:	3fe45f30 	.word	0x3fe45f30
 800a618:	2e000000 	.word	0x2e000000
 800a61c:	3ba3198a 	.word	0x3ba3198a
 800a620:	252049c1 	.word	0x252049c1
 800a624:	397b839a 	.word	0x397b839a
 800a628:	3fe921fb 	.word	0x3fe921fb
 800a62c:	4002d97b 	.word	0x4002d97b
 800a630:	3ff921fb 	.word	0x3ff921fb
 800a634:	413921fb 	.word	0x413921fb
 800a638:	3fe00000 	.word	0x3fe00000
 800a63c:	0800b328 	.word	0x0800b328
 800a640:	7fefffff 	.word	0x7fefffff
 800a644:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a648:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800a64c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a650:	4630      	mov	r0, r6
 800a652:	460f      	mov	r7, r1
 800a654:	f7f6 fa22 	bl	8000a9c <__aeabi_d2iz>
 800a658:	f7f5 ff1c 	bl	8000494 <__aeabi_i2d>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	4630      	mov	r0, r6
 800a662:	4639      	mov	r1, r7
 800a664:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a668:	f7f5 fdc6 	bl	80001f8 <__aeabi_dsub>
 800a66c:	2200      	movs	r2, #0
 800a66e:	4b1f      	ldr	r3, [pc, #124]	; (800a6ec <__ieee754_rem_pio2+0x3dc>)
 800a670:	f7f5 ff7a 	bl	8000568 <__aeabi_dmul>
 800a674:	460f      	mov	r7, r1
 800a676:	4606      	mov	r6, r0
 800a678:	f7f6 fa10 	bl	8000a9c <__aeabi_d2iz>
 800a67c:	f7f5 ff0a 	bl	8000494 <__aeabi_i2d>
 800a680:	4602      	mov	r2, r0
 800a682:	460b      	mov	r3, r1
 800a684:	4630      	mov	r0, r6
 800a686:	4639      	mov	r1, r7
 800a688:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a68c:	f7f5 fdb4 	bl	80001f8 <__aeabi_dsub>
 800a690:	2200      	movs	r2, #0
 800a692:	4b16      	ldr	r3, [pc, #88]	; (800a6ec <__ieee754_rem_pio2+0x3dc>)
 800a694:	f7f5 ff68 	bl	8000568 <__aeabi_dmul>
 800a698:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a69c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800a6a0:	f04f 0803 	mov.w	r8, #3
 800a6a4:	2600      	movs	r6, #0
 800a6a6:	2700      	movs	r7, #0
 800a6a8:	4632      	mov	r2, r6
 800a6aa:	463b      	mov	r3, r7
 800a6ac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a6b0:	f108 3aff 	add.w	sl, r8, #4294967295
 800a6b4:	f7f6 f9c0 	bl	8000a38 <__aeabi_dcmpeq>
 800a6b8:	b9b0      	cbnz	r0, 800a6e8 <__ieee754_rem_pio2+0x3d8>
 800a6ba:	4b0d      	ldr	r3, [pc, #52]	; (800a6f0 <__ieee754_rem_pio2+0x3e0>)
 800a6bc:	9301      	str	r3, [sp, #4]
 800a6be:	2302      	movs	r3, #2
 800a6c0:	9300      	str	r3, [sp, #0]
 800a6c2:	462a      	mov	r2, r5
 800a6c4:	4643      	mov	r3, r8
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	a806      	add	r0, sp, #24
 800a6ca:	f000 f8dd 	bl	800a888 <__kernel_rem_pio2>
 800a6ce:	9b04      	ldr	r3, [sp, #16]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	4605      	mov	r5, r0
 800a6d4:	f6bf ae58 	bge.w	800a388 <__ieee754_rem_pio2+0x78>
 800a6d8:	6863      	ldr	r3, [r4, #4]
 800a6da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a6de:	6063      	str	r3, [r4, #4]
 800a6e0:	68e3      	ldr	r3, [r4, #12]
 800a6e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a6e6:	e746      	b.n	800a576 <__ieee754_rem_pio2+0x266>
 800a6e8:	46d0      	mov	r8, sl
 800a6ea:	e7dd      	b.n	800a6a8 <__ieee754_rem_pio2+0x398>
 800a6ec:	41700000 	.word	0x41700000
 800a6f0:	0800b3a8 	.word	0x0800b3a8
 800a6f4:	00000000 	.word	0x00000000

0800a6f8 <__kernel_cos>:
 800a6f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6fc:	ec59 8b10 	vmov	r8, r9, d0
 800a700:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800a704:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800a708:	ed2d 8b02 	vpush	{d8}
 800a70c:	eeb0 8a41 	vmov.f32	s16, s2
 800a710:	eef0 8a61 	vmov.f32	s17, s3
 800a714:	da07      	bge.n	800a726 <__kernel_cos+0x2e>
 800a716:	ee10 0a10 	vmov	r0, s0
 800a71a:	4649      	mov	r1, r9
 800a71c:	f7f6 f9be 	bl	8000a9c <__aeabi_d2iz>
 800a720:	2800      	cmp	r0, #0
 800a722:	f000 8089 	beq.w	800a838 <__kernel_cos+0x140>
 800a726:	4642      	mov	r2, r8
 800a728:	464b      	mov	r3, r9
 800a72a:	4640      	mov	r0, r8
 800a72c:	4649      	mov	r1, r9
 800a72e:	f7f5 ff1b 	bl	8000568 <__aeabi_dmul>
 800a732:	2200      	movs	r2, #0
 800a734:	4b4e      	ldr	r3, [pc, #312]	; (800a870 <__kernel_cos+0x178>)
 800a736:	4604      	mov	r4, r0
 800a738:	460d      	mov	r5, r1
 800a73a:	f7f5 ff15 	bl	8000568 <__aeabi_dmul>
 800a73e:	a340      	add	r3, pc, #256	; (adr r3, 800a840 <__kernel_cos+0x148>)
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	4682      	mov	sl, r0
 800a746:	468b      	mov	fp, r1
 800a748:	4620      	mov	r0, r4
 800a74a:	4629      	mov	r1, r5
 800a74c:	f7f5 ff0c 	bl	8000568 <__aeabi_dmul>
 800a750:	a33d      	add	r3, pc, #244	; (adr r3, 800a848 <__kernel_cos+0x150>)
 800a752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a756:	f7f5 fd51 	bl	80001fc <__adddf3>
 800a75a:	4622      	mov	r2, r4
 800a75c:	462b      	mov	r3, r5
 800a75e:	f7f5 ff03 	bl	8000568 <__aeabi_dmul>
 800a762:	a33b      	add	r3, pc, #236	; (adr r3, 800a850 <__kernel_cos+0x158>)
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f7f5 fd46 	bl	80001f8 <__aeabi_dsub>
 800a76c:	4622      	mov	r2, r4
 800a76e:	462b      	mov	r3, r5
 800a770:	f7f5 fefa 	bl	8000568 <__aeabi_dmul>
 800a774:	a338      	add	r3, pc, #224	; (adr r3, 800a858 <__kernel_cos+0x160>)
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	f7f5 fd3f 	bl	80001fc <__adddf3>
 800a77e:	4622      	mov	r2, r4
 800a780:	462b      	mov	r3, r5
 800a782:	f7f5 fef1 	bl	8000568 <__aeabi_dmul>
 800a786:	a336      	add	r3, pc, #216	; (adr r3, 800a860 <__kernel_cos+0x168>)
 800a788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78c:	f7f5 fd34 	bl	80001f8 <__aeabi_dsub>
 800a790:	4622      	mov	r2, r4
 800a792:	462b      	mov	r3, r5
 800a794:	f7f5 fee8 	bl	8000568 <__aeabi_dmul>
 800a798:	a333      	add	r3, pc, #204	; (adr r3, 800a868 <__kernel_cos+0x170>)
 800a79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79e:	f7f5 fd2d 	bl	80001fc <__adddf3>
 800a7a2:	4622      	mov	r2, r4
 800a7a4:	462b      	mov	r3, r5
 800a7a6:	f7f5 fedf 	bl	8000568 <__aeabi_dmul>
 800a7aa:	4622      	mov	r2, r4
 800a7ac:	462b      	mov	r3, r5
 800a7ae:	f7f5 fedb 	bl	8000568 <__aeabi_dmul>
 800a7b2:	ec53 2b18 	vmov	r2, r3, d8
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	460d      	mov	r5, r1
 800a7ba:	4640      	mov	r0, r8
 800a7bc:	4649      	mov	r1, r9
 800a7be:	f7f5 fed3 	bl	8000568 <__aeabi_dmul>
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f7f5 fd15 	bl	80001f8 <__aeabi_dsub>
 800a7ce:	4b29      	ldr	r3, [pc, #164]	; (800a874 <__kernel_cos+0x17c>)
 800a7d0:	429e      	cmp	r6, r3
 800a7d2:	4680      	mov	r8, r0
 800a7d4:	4689      	mov	r9, r1
 800a7d6:	dc11      	bgt.n	800a7fc <__kernel_cos+0x104>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4650      	mov	r0, sl
 800a7de:	4659      	mov	r1, fp
 800a7e0:	f7f5 fd0a 	bl	80001f8 <__aeabi_dsub>
 800a7e4:	460b      	mov	r3, r1
 800a7e6:	4924      	ldr	r1, [pc, #144]	; (800a878 <__kernel_cos+0x180>)
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	2000      	movs	r0, #0
 800a7ec:	f7f5 fd04 	bl	80001f8 <__aeabi_dsub>
 800a7f0:	ecbd 8b02 	vpop	{d8}
 800a7f4:	ec41 0b10 	vmov	d0, r0, r1
 800a7f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7fc:	4b1f      	ldr	r3, [pc, #124]	; (800a87c <__kernel_cos+0x184>)
 800a7fe:	491e      	ldr	r1, [pc, #120]	; (800a878 <__kernel_cos+0x180>)
 800a800:	429e      	cmp	r6, r3
 800a802:	bfcc      	ite	gt
 800a804:	4d1e      	ldrgt	r5, [pc, #120]	; (800a880 <__kernel_cos+0x188>)
 800a806:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800a80a:	2400      	movs	r4, #0
 800a80c:	4622      	mov	r2, r4
 800a80e:	462b      	mov	r3, r5
 800a810:	2000      	movs	r0, #0
 800a812:	f7f5 fcf1 	bl	80001f8 <__aeabi_dsub>
 800a816:	4622      	mov	r2, r4
 800a818:	4606      	mov	r6, r0
 800a81a:	460f      	mov	r7, r1
 800a81c:	462b      	mov	r3, r5
 800a81e:	4650      	mov	r0, sl
 800a820:	4659      	mov	r1, fp
 800a822:	f7f5 fce9 	bl	80001f8 <__aeabi_dsub>
 800a826:	4642      	mov	r2, r8
 800a828:	464b      	mov	r3, r9
 800a82a:	f7f5 fce5 	bl	80001f8 <__aeabi_dsub>
 800a82e:	4602      	mov	r2, r0
 800a830:	460b      	mov	r3, r1
 800a832:	4630      	mov	r0, r6
 800a834:	4639      	mov	r1, r7
 800a836:	e7d9      	b.n	800a7ec <__kernel_cos+0xf4>
 800a838:	2000      	movs	r0, #0
 800a83a:	490f      	ldr	r1, [pc, #60]	; (800a878 <__kernel_cos+0x180>)
 800a83c:	e7d8      	b.n	800a7f0 <__kernel_cos+0xf8>
 800a83e:	bf00      	nop
 800a840:	be8838d4 	.word	0xbe8838d4
 800a844:	bda8fae9 	.word	0xbda8fae9
 800a848:	bdb4b1c4 	.word	0xbdb4b1c4
 800a84c:	3e21ee9e 	.word	0x3e21ee9e
 800a850:	809c52ad 	.word	0x809c52ad
 800a854:	3e927e4f 	.word	0x3e927e4f
 800a858:	19cb1590 	.word	0x19cb1590
 800a85c:	3efa01a0 	.word	0x3efa01a0
 800a860:	16c15177 	.word	0x16c15177
 800a864:	3f56c16c 	.word	0x3f56c16c
 800a868:	5555554c 	.word	0x5555554c
 800a86c:	3fa55555 	.word	0x3fa55555
 800a870:	3fe00000 	.word	0x3fe00000
 800a874:	3fd33332 	.word	0x3fd33332
 800a878:	3ff00000 	.word	0x3ff00000
 800a87c:	3fe90000 	.word	0x3fe90000
 800a880:	3fd20000 	.word	0x3fd20000
 800a884:	00000000 	.word	0x00000000

0800a888 <__kernel_rem_pio2>:
 800a888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a88c:	ed2d 8b02 	vpush	{d8}
 800a890:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800a894:	1ed4      	subs	r4, r2, #3
 800a896:	9308      	str	r3, [sp, #32]
 800a898:	9101      	str	r1, [sp, #4]
 800a89a:	4bc5      	ldr	r3, [pc, #788]	; (800abb0 <__kernel_rem_pio2+0x328>)
 800a89c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800a89e:	9009      	str	r0, [sp, #36]	; 0x24
 800a8a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a8a4:	9304      	str	r3, [sp, #16]
 800a8a6:	9b08      	ldr	r3, [sp, #32]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	9307      	str	r3, [sp, #28]
 800a8ac:	2318      	movs	r3, #24
 800a8ae:	fb94 f4f3 	sdiv	r4, r4, r3
 800a8b2:	f06f 0317 	mvn.w	r3, #23
 800a8b6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a8ba:	fb04 3303 	mla	r3, r4, r3, r3
 800a8be:	eb03 0a02 	add.w	sl, r3, r2
 800a8c2:	9b04      	ldr	r3, [sp, #16]
 800a8c4:	9a07      	ldr	r2, [sp, #28]
 800a8c6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800aba0 <__kernel_rem_pio2+0x318>
 800a8ca:	eb03 0802 	add.w	r8, r3, r2
 800a8ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a8d0:	1aa7      	subs	r7, r4, r2
 800a8d2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a8d6:	ae22      	add	r6, sp, #136	; 0x88
 800a8d8:	2500      	movs	r5, #0
 800a8da:	4545      	cmp	r5, r8
 800a8dc:	dd13      	ble.n	800a906 <__kernel_rem_pio2+0x7e>
 800a8de:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800aba0 <__kernel_rem_pio2+0x318>
 800a8e2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a8e6:	2600      	movs	r6, #0
 800a8e8:	9b04      	ldr	r3, [sp, #16]
 800a8ea:	429e      	cmp	r6, r3
 800a8ec:	dc32      	bgt.n	800a954 <__kernel_rem_pio2+0xcc>
 800a8ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8f0:	9302      	str	r3, [sp, #8]
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	199d      	adds	r5, r3, r6
 800a8f6:	ab22      	add	r3, sp, #136	; 0x88
 800a8f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a8fc:	9306      	str	r3, [sp, #24]
 800a8fe:	ec59 8b18 	vmov	r8, r9, d8
 800a902:	2700      	movs	r7, #0
 800a904:	e01f      	b.n	800a946 <__kernel_rem_pio2+0xbe>
 800a906:	42ef      	cmn	r7, r5
 800a908:	d407      	bmi.n	800a91a <__kernel_rem_pio2+0x92>
 800a90a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a90e:	f7f5 fdc1 	bl	8000494 <__aeabi_i2d>
 800a912:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a916:	3501      	adds	r5, #1
 800a918:	e7df      	b.n	800a8da <__kernel_rem_pio2+0x52>
 800a91a:	ec51 0b18 	vmov	r0, r1, d8
 800a91e:	e7f8      	b.n	800a912 <__kernel_rem_pio2+0x8a>
 800a920:	9906      	ldr	r1, [sp, #24]
 800a922:	9d02      	ldr	r5, [sp, #8]
 800a924:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a928:	9106      	str	r1, [sp, #24]
 800a92a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a92e:	9502      	str	r5, [sp, #8]
 800a930:	f7f5 fe1a 	bl	8000568 <__aeabi_dmul>
 800a934:	4602      	mov	r2, r0
 800a936:	460b      	mov	r3, r1
 800a938:	4640      	mov	r0, r8
 800a93a:	4649      	mov	r1, r9
 800a93c:	f7f5 fc5e 	bl	80001fc <__adddf3>
 800a940:	3701      	adds	r7, #1
 800a942:	4680      	mov	r8, r0
 800a944:	4689      	mov	r9, r1
 800a946:	9b07      	ldr	r3, [sp, #28]
 800a948:	429f      	cmp	r7, r3
 800a94a:	dde9      	ble.n	800a920 <__kernel_rem_pio2+0x98>
 800a94c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a950:	3601      	adds	r6, #1
 800a952:	e7c9      	b.n	800a8e8 <__kernel_rem_pio2+0x60>
 800a954:	9b04      	ldr	r3, [sp, #16]
 800a956:	aa0e      	add	r2, sp, #56	; 0x38
 800a958:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a95c:	930c      	str	r3, [sp, #48]	; 0x30
 800a95e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a960:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a964:	9c04      	ldr	r4, [sp, #16]
 800a966:	930b      	str	r3, [sp, #44]	; 0x2c
 800a968:	ab9a      	add	r3, sp, #616	; 0x268
 800a96a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a96e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a972:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a976:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a97a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a97e:	ab9a      	add	r3, sp, #616	; 0x268
 800a980:	445b      	add	r3, fp
 800a982:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a986:	2500      	movs	r5, #0
 800a988:	1b63      	subs	r3, r4, r5
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	dc78      	bgt.n	800aa80 <__kernel_rem_pio2+0x1f8>
 800a98e:	4650      	mov	r0, sl
 800a990:	ec49 8b10 	vmov	d0, r8, r9
 800a994:	f000 fc00 	bl	800b198 <scalbn>
 800a998:	ec57 6b10 	vmov	r6, r7, d0
 800a99c:	2200      	movs	r2, #0
 800a99e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a9a2:	ee10 0a10 	vmov	r0, s0
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	f7f5 fdde 	bl	8000568 <__aeabi_dmul>
 800a9ac:	ec41 0b10 	vmov	d0, r0, r1
 800a9b0:	f000 fb6e 	bl	800b090 <floor>
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	ec51 0b10 	vmov	r0, r1, d0
 800a9ba:	4b7e      	ldr	r3, [pc, #504]	; (800abb4 <__kernel_rem_pio2+0x32c>)
 800a9bc:	f7f5 fdd4 	bl	8000568 <__aeabi_dmul>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	4639      	mov	r1, r7
 800a9c8:	f7f5 fc16 	bl	80001f8 <__aeabi_dsub>
 800a9cc:	460f      	mov	r7, r1
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	f7f6 f864 	bl	8000a9c <__aeabi_d2iz>
 800a9d4:	9006      	str	r0, [sp, #24]
 800a9d6:	f7f5 fd5d 	bl	8000494 <__aeabi_i2d>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	4630      	mov	r0, r6
 800a9e0:	4639      	mov	r1, r7
 800a9e2:	f7f5 fc09 	bl	80001f8 <__aeabi_dsub>
 800a9e6:	f1ba 0f00 	cmp.w	sl, #0
 800a9ea:	4606      	mov	r6, r0
 800a9ec:	460f      	mov	r7, r1
 800a9ee:	dd6c      	ble.n	800aaca <__kernel_rem_pio2+0x242>
 800a9f0:	1e62      	subs	r2, r4, #1
 800a9f2:	ab0e      	add	r3, sp, #56	; 0x38
 800a9f4:	f1ca 0118 	rsb	r1, sl, #24
 800a9f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a9fc:	9d06      	ldr	r5, [sp, #24]
 800a9fe:	fa40 f301 	asr.w	r3, r0, r1
 800aa02:	441d      	add	r5, r3
 800aa04:	408b      	lsls	r3, r1
 800aa06:	1ac0      	subs	r0, r0, r3
 800aa08:	ab0e      	add	r3, sp, #56	; 0x38
 800aa0a:	9506      	str	r5, [sp, #24]
 800aa0c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800aa10:	f1ca 0317 	rsb	r3, sl, #23
 800aa14:	fa40 f303 	asr.w	r3, r0, r3
 800aa18:	9302      	str	r3, [sp, #8]
 800aa1a:	9b02      	ldr	r3, [sp, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	dd62      	ble.n	800aae6 <__kernel_rem_pio2+0x25e>
 800aa20:	9b06      	ldr	r3, [sp, #24]
 800aa22:	2200      	movs	r2, #0
 800aa24:	3301      	adds	r3, #1
 800aa26:	9306      	str	r3, [sp, #24]
 800aa28:	4615      	mov	r5, r2
 800aa2a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800aa2e:	4294      	cmp	r4, r2
 800aa30:	f300 8095 	bgt.w	800ab5e <__kernel_rem_pio2+0x2d6>
 800aa34:	f1ba 0f00 	cmp.w	sl, #0
 800aa38:	dd07      	ble.n	800aa4a <__kernel_rem_pio2+0x1c2>
 800aa3a:	f1ba 0f01 	cmp.w	sl, #1
 800aa3e:	f000 80a2 	beq.w	800ab86 <__kernel_rem_pio2+0x2fe>
 800aa42:	f1ba 0f02 	cmp.w	sl, #2
 800aa46:	f000 80c1 	beq.w	800abcc <__kernel_rem_pio2+0x344>
 800aa4a:	9b02      	ldr	r3, [sp, #8]
 800aa4c:	2b02      	cmp	r3, #2
 800aa4e:	d14a      	bne.n	800aae6 <__kernel_rem_pio2+0x25e>
 800aa50:	4632      	mov	r2, r6
 800aa52:	463b      	mov	r3, r7
 800aa54:	2000      	movs	r0, #0
 800aa56:	4958      	ldr	r1, [pc, #352]	; (800abb8 <__kernel_rem_pio2+0x330>)
 800aa58:	f7f5 fbce 	bl	80001f8 <__aeabi_dsub>
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	460f      	mov	r7, r1
 800aa60:	2d00      	cmp	r5, #0
 800aa62:	d040      	beq.n	800aae6 <__kernel_rem_pio2+0x25e>
 800aa64:	4650      	mov	r0, sl
 800aa66:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800aba8 <__kernel_rem_pio2+0x320>
 800aa6a:	f000 fb95 	bl	800b198 <scalbn>
 800aa6e:	4630      	mov	r0, r6
 800aa70:	4639      	mov	r1, r7
 800aa72:	ec53 2b10 	vmov	r2, r3, d0
 800aa76:	f7f5 fbbf 	bl	80001f8 <__aeabi_dsub>
 800aa7a:	4606      	mov	r6, r0
 800aa7c:	460f      	mov	r7, r1
 800aa7e:	e032      	b.n	800aae6 <__kernel_rem_pio2+0x25e>
 800aa80:	2200      	movs	r2, #0
 800aa82:	4b4e      	ldr	r3, [pc, #312]	; (800abbc <__kernel_rem_pio2+0x334>)
 800aa84:	4640      	mov	r0, r8
 800aa86:	4649      	mov	r1, r9
 800aa88:	f7f5 fd6e 	bl	8000568 <__aeabi_dmul>
 800aa8c:	f7f6 f806 	bl	8000a9c <__aeabi_d2iz>
 800aa90:	f7f5 fd00 	bl	8000494 <__aeabi_i2d>
 800aa94:	2200      	movs	r2, #0
 800aa96:	4b4a      	ldr	r3, [pc, #296]	; (800abc0 <__kernel_rem_pio2+0x338>)
 800aa98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa9c:	f7f5 fd64 	bl	8000568 <__aeabi_dmul>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	f7f5 fba6 	bl	80001f8 <__aeabi_dsub>
 800aaac:	f7f5 fff6 	bl	8000a9c <__aeabi_d2iz>
 800aab0:	ab0e      	add	r3, sp, #56	; 0x38
 800aab2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800aab6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800aaba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aabe:	f7f5 fb9d 	bl	80001fc <__adddf3>
 800aac2:	3501      	adds	r5, #1
 800aac4:	4680      	mov	r8, r0
 800aac6:	4689      	mov	r9, r1
 800aac8:	e75e      	b.n	800a988 <__kernel_rem_pio2+0x100>
 800aaca:	d105      	bne.n	800aad8 <__kernel_rem_pio2+0x250>
 800aacc:	1e63      	subs	r3, r4, #1
 800aace:	aa0e      	add	r2, sp, #56	; 0x38
 800aad0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800aad4:	15c3      	asrs	r3, r0, #23
 800aad6:	e79f      	b.n	800aa18 <__kernel_rem_pio2+0x190>
 800aad8:	2200      	movs	r2, #0
 800aada:	4b3a      	ldr	r3, [pc, #232]	; (800abc4 <__kernel_rem_pio2+0x33c>)
 800aadc:	f7f5 ffca 	bl	8000a74 <__aeabi_dcmpge>
 800aae0:	2800      	cmp	r0, #0
 800aae2:	d139      	bne.n	800ab58 <__kernel_rem_pio2+0x2d0>
 800aae4:	9002      	str	r0, [sp, #8]
 800aae6:	2200      	movs	r2, #0
 800aae8:	2300      	movs	r3, #0
 800aaea:	4630      	mov	r0, r6
 800aaec:	4639      	mov	r1, r7
 800aaee:	f7f5 ffa3 	bl	8000a38 <__aeabi_dcmpeq>
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	f000 80c7 	beq.w	800ac86 <__kernel_rem_pio2+0x3fe>
 800aaf8:	1e65      	subs	r5, r4, #1
 800aafa:	462b      	mov	r3, r5
 800aafc:	2200      	movs	r2, #0
 800aafe:	9904      	ldr	r1, [sp, #16]
 800ab00:	428b      	cmp	r3, r1
 800ab02:	da6a      	bge.n	800abda <__kernel_rem_pio2+0x352>
 800ab04:	2a00      	cmp	r2, #0
 800ab06:	f000 8088 	beq.w	800ac1a <__kernel_rem_pio2+0x392>
 800ab0a:	ab0e      	add	r3, sp, #56	; 0x38
 800ab0c:	f1aa 0a18 	sub.w	sl, sl, #24
 800ab10:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f000 80b4 	beq.w	800ac82 <__kernel_rem_pio2+0x3fa>
 800ab1a:	4650      	mov	r0, sl
 800ab1c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800aba8 <__kernel_rem_pio2+0x320>
 800ab20:	f000 fb3a 	bl	800b198 <scalbn>
 800ab24:	00ec      	lsls	r4, r5, #3
 800ab26:	ab72      	add	r3, sp, #456	; 0x1c8
 800ab28:	191e      	adds	r6, r3, r4
 800ab2a:	ec59 8b10 	vmov	r8, r9, d0
 800ab2e:	f106 0a08 	add.w	sl, r6, #8
 800ab32:	462f      	mov	r7, r5
 800ab34:	2f00      	cmp	r7, #0
 800ab36:	f280 80df 	bge.w	800acf8 <__kernel_rem_pio2+0x470>
 800ab3a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800aba0 <__kernel_rem_pio2+0x318>
 800ab3e:	f04f 0a00 	mov.w	sl, #0
 800ab42:	eba5 030a 	sub.w	r3, r5, sl
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f2c0 810a 	blt.w	800ad60 <__kernel_rem_pio2+0x4d8>
 800ab4c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800abc8 <__kernel_rem_pio2+0x340>
 800ab50:	ec59 8b18 	vmov	r8, r9, d8
 800ab54:	2700      	movs	r7, #0
 800ab56:	e0f5      	b.n	800ad44 <__kernel_rem_pio2+0x4bc>
 800ab58:	2302      	movs	r3, #2
 800ab5a:	9302      	str	r3, [sp, #8]
 800ab5c:	e760      	b.n	800aa20 <__kernel_rem_pio2+0x198>
 800ab5e:	ab0e      	add	r3, sp, #56	; 0x38
 800ab60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab64:	b94d      	cbnz	r5, 800ab7a <__kernel_rem_pio2+0x2f2>
 800ab66:	b12b      	cbz	r3, 800ab74 <__kernel_rem_pio2+0x2ec>
 800ab68:	a80e      	add	r0, sp, #56	; 0x38
 800ab6a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ab6e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800ab72:	2301      	movs	r3, #1
 800ab74:	3201      	adds	r2, #1
 800ab76:	461d      	mov	r5, r3
 800ab78:	e759      	b.n	800aa2e <__kernel_rem_pio2+0x1a6>
 800ab7a:	a80e      	add	r0, sp, #56	; 0x38
 800ab7c:	1acb      	subs	r3, r1, r3
 800ab7e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800ab82:	462b      	mov	r3, r5
 800ab84:	e7f6      	b.n	800ab74 <__kernel_rem_pio2+0x2ec>
 800ab86:	1e62      	subs	r2, r4, #1
 800ab88:	ab0e      	add	r3, sp, #56	; 0x38
 800ab8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab8e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ab92:	a90e      	add	r1, sp, #56	; 0x38
 800ab94:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ab98:	e757      	b.n	800aa4a <__kernel_rem_pio2+0x1c2>
 800ab9a:	bf00      	nop
 800ab9c:	f3af 8000 	nop.w
	...
 800abac:	3ff00000 	.word	0x3ff00000
 800abb0:	0800b4f0 	.word	0x0800b4f0
 800abb4:	40200000 	.word	0x40200000
 800abb8:	3ff00000 	.word	0x3ff00000
 800abbc:	3e700000 	.word	0x3e700000
 800abc0:	41700000 	.word	0x41700000
 800abc4:	3fe00000 	.word	0x3fe00000
 800abc8:	0800b4b0 	.word	0x0800b4b0
 800abcc:	1e62      	subs	r2, r4, #1
 800abce:	ab0e      	add	r3, sp, #56	; 0x38
 800abd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abd4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800abd8:	e7db      	b.n	800ab92 <__kernel_rem_pio2+0x30a>
 800abda:	a90e      	add	r1, sp, #56	; 0x38
 800abdc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	430a      	orrs	r2, r1
 800abe4:	e78b      	b.n	800aafe <__kernel_rem_pio2+0x276>
 800abe6:	3301      	adds	r3, #1
 800abe8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800abec:	2900      	cmp	r1, #0
 800abee:	d0fa      	beq.n	800abe6 <__kernel_rem_pio2+0x35e>
 800abf0:	9a08      	ldr	r2, [sp, #32]
 800abf2:	4422      	add	r2, r4
 800abf4:	00d2      	lsls	r2, r2, #3
 800abf6:	a922      	add	r1, sp, #136	; 0x88
 800abf8:	18e3      	adds	r3, r4, r3
 800abfa:	9206      	str	r2, [sp, #24]
 800abfc:	440a      	add	r2, r1
 800abfe:	9302      	str	r3, [sp, #8]
 800ac00:	f10b 0108 	add.w	r1, fp, #8
 800ac04:	f102 0308 	add.w	r3, r2, #8
 800ac08:	1c66      	adds	r6, r4, #1
 800ac0a:	910a      	str	r1, [sp, #40]	; 0x28
 800ac0c:	2500      	movs	r5, #0
 800ac0e:	930d      	str	r3, [sp, #52]	; 0x34
 800ac10:	9b02      	ldr	r3, [sp, #8]
 800ac12:	42b3      	cmp	r3, r6
 800ac14:	da04      	bge.n	800ac20 <__kernel_rem_pio2+0x398>
 800ac16:	461c      	mov	r4, r3
 800ac18:	e6a6      	b.n	800a968 <__kernel_rem_pio2+0xe0>
 800ac1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	e7e3      	b.n	800abe8 <__kernel_rem_pio2+0x360>
 800ac20:	9b06      	ldr	r3, [sp, #24]
 800ac22:	18ef      	adds	r7, r5, r3
 800ac24:	ab22      	add	r3, sp, #136	; 0x88
 800ac26:	441f      	add	r7, r3
 800ac28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac2a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ac2e:	f7f5 fc31 	bl	8000494 <__aeabi_i2d>
 800ac32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac34:	461c      	mov	r4, r3
 800ac36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac38:	e9c7 0100 	strd	r0, r1, [r7]
 800ac3c:	eb03 0b05 	add.w	fp, r3, r5
 800ac40:	2700      	movs	r7, #0
 800ac42:	f04f 0800 	mov.w	r8, #0
 800ac46:	f04f 0900 	mov.w	r9, #0
 800ac4a:	9b07      	ldr	r3, [sp, #28]
 800ac4c:	429f      	cmp	r7, r3
 800ac4e:	dd08      	ble.n	800ac62 <__kernel_rem_pio2+0x3da>
 800ac50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac52:	aa72      	add	r2, sp, #456	; 0x1c8
 800ac54:	18eb      	adds	r3, r5, r3
 800ac56:	4413      	add	r3, r2
 800ac58:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800ac5c:	3601      	adds	r6, #1
 800ac5e:	3508      	adds	r5, #8
 800ac60:	e7d6      	b.n	800ac10 <__kernel_rem_pio2+0x388>
 800ac62:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ac66:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ac6a:	f7f5 fc7d 	bl	8000568 <__aeabi_dmul>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	4640      	mov	r0, r8
 800ac74:	4649      	mov	r1, r9
 800ac76:	f7f5 fac1 	bl	80001fc <__adddf3>
 800ac7a:	3701      	adds	r7, #1
 800ac7c:	4680      	mov	r8, r0
 800ac7e:	4689      	mov	r9, r1
 800ac80:	e7e3      	b.n	800ac4a <__kernel_rem_pio2+0x3c2>
 800ac82:	3d01      	subs	r5, #1
 800ac84:	e741      	b.n	800ab0a <__kernel_rem_pio2+0x282>
 800ac86:	f1ca 0000 	rsb	r0, sl, #0
 800ac8a:	ec47 6b10 	vmov	d0, r6, r7
 800ac8e:	f000 fa83 	bl	800b198 <scalbn>
 800ac92:	ec57 6b10 	vmov	r6, r7, d0
 800ac96:	2200      	movs	r2, #0
 800ac98:	4b99      	ldr	r3, [pc, #612]	; (800af00 <__kernel_rem_pio2+0x678>)
 800ac9a:	ee10 0a10 	vmov	r0, s0
 800ac9e:	4639      	mov	r1, r7
 800aca0:	f7f5 fee8 	bl	8000a74 <__aeabi_dcmpge>
 800aca4:	b1f8      	cbz	r0, 800ace6 <__kernel_rem_pio2+0x45e>
 800aca6:	2200      	movs	r2, #0
 800aca8:	4b96      	ldr	r3, [pc, #600]	; (800af04 <__kernel_rem_pio2+0x67c>)
 800acaa:	4630      	mov	r0, r6
 800acac:	4639      	mov	r1, r7
 800acae:	f7f5 fc5b 	bl	8000568 <__aeabi_dmul>
 800acb2:	f7f5 fef3 	bl	8000a9c <__aeabi_d2iz>
 800acb6:	4680      	mov	r8, r0
 800acb8:	f7f5 fbec 	bl	8000494 <__aeabi_i2d>
 800acbc:	2200      	movs	r2, #0
 800acbe:	4b90      	ldr	r3, [pc, #576]	; (800af00 <__kernel_rem_pio2+0x678>)
 800acc0:	f7f5 fc52 	bl	8000568 <__aeabi_dmul>
 800acc4:	460b      	mov	r3, r1
 800acc6:	4602      	mov	r2, r0
 800acc8:	4639      	mov	r1, r7
 800acca:	4630      	mov	r0, r6
 800accc:	f7f5 fa94 	bl	80001f8 <__aeabi_dsub>
 800acd0:	f7f5 fee4 	bl	8000a9c <__aeabi_d2iz>
 800acd4:	1c65      	adds	r5, r4, #1
 800acd6:	ab0e      	add	r3, sp, #56	; 0x38
 800acd8:	f10a 0a18 	add.w	sl, sl, #24
 800acdc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ace0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800ace4:	e719      	b.n	800ab1a <__kernel_rem_pio2+0x292>
 800ace6:	4630      	mov	r0, r6
 800ace8:	4639      	mov	r1, r7
 800acea:	f7f5 fed7 	bl	8000a9c <__aeabi_d2iz>
 800acee:	ab0e      	add	r3, sp, #56	; 0x38
 800acf0:	4625      	mov	r5, r4
 800acf2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800acf6:	e710      	b.n	800ab1a <__kernel_rem_pio2+0x292>
 800acf8:	ab0e      	add	r3, sp, #56	; 0x38
 800acfa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800acfe:	f7f5 fbc9 	bl	8000494 <__aeabi_i2d>
 800ad02:	4642      	mov	r2, r8
 800ad04:	464b      	mov	r3, r9
 800ad06:	f7f5 fc2f 	bl	8000568 <__aeabi_dmul>
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800ad10:	4b7c      	ldr	r3, [pc, #496]	; (800af04 <__kernel_rem_pio2+0x67c>)
 800ad12:	4640      	mov	r0, r8
 800ad14:	4649      	mov	r1, r9
 800ad16:	f7f5 fc27 	bl	8000568 <__aeabi_dmul>
 800ad1a:	3f01      	subs	r7, #1
 800ad1c:	4680      	mov	r8, r0
 800ad1e:	4689      	mov	r9, r1
 800ad20:	e708      	b.n	800ab34 <__kernel_rem_pio2+0x2ac>
 800ad22:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800ad26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800ad2e:	f7f5 fc1b 	bl	8000568 <__aeabi_dmul>
 800ad32:	4602      	mov	r2, r0
 800ad34:	460b      	mov	r3, r1
 800ad36:	4640      	mov	r0, r8
 800ad38:	4649      	mov	r1, r9
 800ad3a:	f7f5 fa5f 	bl	80001fc <__adddf3>
 800ad3e:	3701      	adds	r7, #1
 800ad40:	4680      	mov	r8, r0
 800ad42:	4689      	mov	r9, r1
 800ad44:	9b04      	ldr	r3, [sp, #16]
 800ad46:	429f      	cmp	r7, r3
 800ad48:	dc01      	bgt.n	800ad4e <__kernel_rem_pio2+0x4c6>
 800ad4a:	45ba      	cmp	sl, r7
 800ad4c:	dae9      	bge.n	800ad22 <__kernel_rem_pio2+0x49a>
 800ad4e:	ab4a      	add	r3, sp, #296	; 0x128
 800ad50:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad54:	e9c3 8900 	strd	r8, r9, [r3]
 800ad58:	f10a 0a01 	add.w	sl, sl, #1
 800ad5c:	3e08      	subs	r6, #8
 800ad5e:	e6f0      	b.n	800ab42 <__kernel_rem_pio2+0x2ba>
 800ad60:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800ad62:	2b03      	cmp	r3, #3
 800ad64:	d85b      	bhi.n	800ae1e <__kernel_rem_pio2+0x596>
 800ad66:	e8df f003 	tbb	[pc, r3]
 800ad6a:	264a      	.short	0x264a
 800ad6c:	0226      	.short	0x0226
 800ad6e:	ab9a      	add	r3, sp, #616	; 0x268
 800ad70:	441c      	add	r4, r3
 800ad72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ad76:	46a2      	mov	sl, r4
 800ad78:	46ab      	mov	fp, r5
 800ad7a:	f1bb 0f00 	cmp.w	fp, #0
 800ad7e:	dc6c      	bgt.n	800ae5a <__kernel_rem_pio2+0x5d2>
 800ad80:	46a2      	mov	sl, r4
 800ad82:	46ab      	mov	fp, r5
 800ad84:	f1bb 0f01 	cmp.w	fp, #1
 800ad88:	f300 8086 	bgt.w	800ae98 <__kernel_rem_pio2+0x610>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	2100      	movs	r1, #0
 800ad90:	2d01      	cmp	r5, #1
 800ad92:	f300 80a0 	bgt.w	800aed6 <__kernel_rem_pio2+0x64e>
 800ad96:	9b02      	ldr	r3, [sp, #8]
 800ad98:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800ad9c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	f040 809e 	bne.w	800aee2 <__kernel_rem_pio2+0x65a>
 800ada6:	9b01      	ldr	r3, [sp, #4]
 800ada8:	e9c3 7800 	strd	r7, r8, [r3]
 800adac:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800adb0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800adb4:	e033      	b.n	800ae1e <__kernel_rem_pio2+0x596>
 800adb6:	3408      	adds	r4, #8
 800adb8:	ab4a      	add	r3, sp, #296	; 0x128
 800adba:	441c      	add	r4, r3
 800adbc:	462e      	mov	r6, r5
 800adbe:	2000      	movs	r0, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	2e00      	cmp	r6, #0
 800adc4:	da3a      	bge.n	800ae3c <__kernel_rem_pio2+0x5b4>
 800adc6:	9b02      	ldr	r3, [sp, #8]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d03d      	beq.n	800ae48 <__kernel_rem_pio2+0x5c0>
 800adcc:	4602      	mov	r2, r0
 800adce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800add2:	9c01      	ldr	r4, [sp, #4]
 800add4:	e9c4 2300 	strd	r2, r3, [r4]
 800add8:	4602      	mov	r2, r0
 800adda:	460b      	mov	r3, r1
 800addc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800ade0:	f7f5 fa0a 	bl	80001f8 <__aeabi_dsub>
 800ade4:	ae4c      	add	r6, sp, #304	; 0x130
 800ade6:	2401      	movs	r4, #1
 800ade8:	42a5      	cmp	r5, r4
 800adea:	da30      	bge.n	800ae4e <__kernel_rem_pio2+0x5c6>
 800adec:	9b02      	ldr	r3, [sp, #8]
 800adee:	b113      	cbz	r3, 800adf6 <__kernel_rem_pio2+0x56e>
 800adf0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800adf4:	4619      	mov	r1, r3
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800adfc:	e00f      	b.n	800ae1e <__kernel_rem_pio2+0x596>
 800adfe:	ab9a      	add	r3, sp, #616	; 0x268
 800ae00:	441c      	add	r4, r3
 800ae02:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ae06:	2000      	movs	r0, #0
 800ae08:	2100      	movs	r1, #0
 800ae0a:	2d00      	cmp	r5, #0
 800ae0c:	da10      	bge.n	800ae30 <__kernel_rem_pio2+0x5a8>
 800ae0e:	9b02      	ldr	r3, [sp, #8]
 800ae10:	b113      	cbz	r3, 800ae18 <__kernel_rem_pio2+0x590>
 800ae12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae16:	4619      	mov	r1, r3
 800ae18:	9b01      	ldr	r3, [sp, #4]
 800ae1a:	e9c3 0100 	strd	r0, r1, [r3]
 800ae1e:	9b06      	ldr	r3, [sp, #24]
 800ae20:	f003 0007 	and.w	r0, r3, #7
 800ae24:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800ae28:	ecbd 8b02 	vpop	{d8}
 800ae2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae30:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ae34:	f7f5 f9e2 	bl	80001fc <__adddf3>
 800ae38:	3d01      	subs	r5, #1
 800ae3a:	e7e6      	b.n	800ae0a <__kernel_rem_pio2+0x582>
 800ae3c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ae40:	f7f5 f9dc 	bl	80001fc <__adddf3>
 800ae44:	3e01      	subs	r6, #1
 800ae46:	e7bc      	b.n	800adc2 <__kernel_rem_pio2+0x53a>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	460b      	mov	r3, r1
 800ae4c:	e7c1      	b.n	800add2 <__kernel_rem_pio2+0x54a>
 800ae4e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ae52:	f7f5 f9d3 	bl	80001fc <__adddf3>
 800ae56:	3401      	adds	r4, #1
 800ae58:	e7c6      	b.n	800ade8 <__kernel_rem_pio2+0x560>
 800ae5a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800ae5e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800ae62:	4640      	mov	r0, r8
 800ae64:	ec53 2b17 	vmov	r2, r3, d7
 800ae68:	4649      	mov	r1, r9
 800ae6a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ae6e:	f7f5 f9c5 	bl	80001fc <__adddf3>
 800ae72:	4602      	mov	r2, r0
 800ae74:	460b      	mov	r3, r1
 800ae76:	4606      	mov	r6, r0
 800ae78:	460f      	mov	r7, r1
 800ae7a:	4640      	mov	r0, r8
 800ae7c:	4649      	mov	r1, r9
 800ae7e:	f7f5 f9bb 	bl	80001f8 <__aeabi_dsub>
 800ae82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae86:	f7f5 f9b9 	bl	80001fc <__adddf3>
 800ae8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ae8e:	e9ca 0100 	strd	r0, r1, [sl]
 800ae92:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800ae96:	e770      	b.n	800ad7a <__kernel_rem_pio2+0x4f2>
 800ae98:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800ae9c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800aea0:	4630      	mov	r0, r6
 800aea2:	ec53 2b17 	vmov	r2, r3, d7
 800aea6:	4639      	mov	r1, r7
 800aea8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800aeac:	f7f5 f9a6 	bl	80001fc <__adddf3>
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	460b      	mov	r3, r1
 800aeb4:	4680      	mov	r8, r0
 800aeb6:	4689      	mov	r9, r1
 800aeb8:	4630      	mov	r0, r6
 800aeba:	4639      	mov	r1, r7
 800aebc:	f7f5 f99c 	bl	80001f8 <__aeabi_dsub>
 800aec0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aec4:	f7f5 f99a 	bl	80001fc <__adddf3>
 800aec8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aecc:	e9ca 0100 	strd	r0, r1, [sl]
 800aed0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800aed4:	e756      	b.n	800ad84 <__kernel_rem_pio2+0x4fc>
 800aed6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800aeda:	f7f5 f98f 	bl	80001fc <__adddf3>
 800aede:	3d01      	subs	r5, #1
 800aee0:	e756      	b.n	800ad90 <__kernel_rem_pio2+0x508>
 800aee2:	9b01      	ldr	r3, [sp, #4]
 800aee4:	9a01      	ldr	r2, [sp, #4]
 800aee6:	601f      	str	r7, [r3, #0]
 800aee8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800aeec:	605c      	str	r4, [r3, #4]
 800aeee:	609d      	str	r5, [r3, #8]
 800aef0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800aef4:	60d3      	str	r3, [r2, #12]
 800aef6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aefa:	6110      	str	r0, [r2, #16]
 800aefc:	6153      	str	r3, [r2, #20]
 800aefe:	e78e      	b.n	800ae1e <__kernel_rem_pio2+0x596>
 800af00:	41700000 	.word	0x41700000
 800af04:	3e700000 	.word	0x3e700000

0800af08 <__kernel_sin>:
 800af08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af0c:	ec55 4b10 	vmov	r4, r5, d0
 800af10:	b085      	sub	sp, #20
 800af12:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800af16:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800af1a:	ed8d 1b00 	vstr	d1, [sp]
 800af1e:	9002      	str	r0, [sp, #8]
 800af20:	da06      	bge.n	800af30 <__kernel_sin+0x28>
 800af22:	ee10 0a10 	vmov	r0, s0
 800af26:	4629      	mov	r1, r5
 800af28:	f7f5 fdb8 	bl	8000a9c <__aeabi_d2iz>
 800af2c:	2800      	cmp	r0, #0
 800af2e:	d051      	beq.n	800afd4 <__kernel_sin+0xcc>
 800af30:	4622      	mov	r2, r4
 800af32:	462b      	mov	r3, r5
 800af34:	4620      	mov	r0, r4
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 fb16 	bl	8000568 <__aeabi_dmul>
 800af3c:	4682      	mov	sl, r0
 800af3e:	468b      	mov	fp, r1
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	4620      	mov	r0, r4
 800af46:	4629      	mov	r1, r5
 800af48:	f7f5 fb0e 	bl	8000568 <__aeabi_dmul>
 800af4c:	a341      	add	r3, pc, #260	; (adr r3, 800b054 <__kernel_sin+0x14c>)
 800af4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af52:	4680      	mov	r8, r0
 800af54:	4689      	mov	r9, r1
 800af56:	4650      	mov	r0, sl
 800af58:	4659      	mov	r1, fp
 800af5a:	f7f5 fb05 	bl	8000568 <__aeabi_dmul>
 800af5e:	a33f      	add	r3, pc, #252	; (adr r3, 800b05c <__kernel_sin+0x154>)
 800af60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af64:	f7f5 f948 	bl	80001f8 <__aeabi_dsub>
 800af68:	4652      	mov	r2, sl
 800af6a:	465b      	mov	r3, fp
 800af6c:	f7f5 fafc 	bl	8000568 <__aeabi_dmul>
 800af70:	a33c      	add	r3, pc, #240	; (adr r3, 800b064 <__kernel_sin+0x15c>)
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	f7f5 f941 	bl	80001fc <__adddf3>
 800af7a:	4652      	mov	r2, sl
 800af7c:	465b      	mov	r3, fp
 800af7e:	f7f5 faf3 	bl	8000568 <__aeabi_dmul>
 800af82:	a33a      	add	r3, pc, #232	; (adr r3, 800b06c <__kernel_sin+0x164>)
 800af84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af88:	f7f5 f936 	bl	80001f8 <__aeabi_dsub>
 800af8c:	4652      	mov	r2, sl
 800af8e:	465b      	mov	r3, fp
 800af90:	f7f5 faea 	bl	8000568 <__aeabi_dmul>
 800af94:	a337      	add	r3, pc, #220	; (adr r3, 800b074 <__kernel_sin+0x16c>)
 800af96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af9a:	f7f5 f92f 	bl	80001fc <__adddf3>
 800af9e:	9b02      	ldr	r3, [sp, #8]
 800afa0:	4606      	mov	r6, r0
 800afa2:	460f      	mov	r7, r1
 800afa4:	b9db      	cbnz	r3, 800afde <__kernel_sin+0xd6>
 800afa6:	4602      	mov	r2, r0
 800afa8:	460b      	mov	r3, r1
 800afaa:	4650      	mov	r0, sl
 800afac:	4659      	mov	r1, fp
 800afae:	f7f5 fadb 	bl	8000568 <__aeabi_dmul>
 800afb2:	a325      	add	r3, pc, #148	; (adr r3, 800b048 <__kernel_sin+0x140>)
 800afb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb8:	f7f5 f91e 	bl	80001f8 <__aeabi_dsub>
 800afbc:	4642      	mov	r2, r8
 800afbe:	464b      	mov	r3, r9
 800afc0:	f7f5 fad2 	bl	8000568 <__aeabi_dmul>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4620      	mov	r0, r4
 800afca:	4629      	mov	r1, r5
 800afcc:	f7f5 f916 	bl	80001fc <__adddf3>
 800afd0:	4604      	mov	r4, r0
 800afd2:	460d      	mov	r5, r1
 800afd4:	ec45 4b10 	vmov	d0, r4, r5
 800afd8:	b005      	add	sp, #20
 800afda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afde:	2200      	movs	r2, #0
 800afe0:	4b1b      	ldr	r3, [pc, #108]	; (800b050 <__kernel_sin+0x148>)
 800afe2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afe6:	f7f5 fabf 	bl	8000568 <__aeabi_dmul>
 800afea:	4632      	mov	r2, r6
 800afec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aff0:	463b      	mov	r3, r7
 800aff2:	4640      	mov	r0, r8
 800aff4:	4649      	mov	r1, r9
 800aff6:	f7f5 fab7 	bl	8000568 <__aeabi_dmul>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b002:	f7f5 f8f9 	bl	80001f8 <__aeabi_dsub>
 800b006:	4652      	mov	r2, sl
 800b008:	465b      	mov	r3, fp
 800b00a:	f7f5 faad 	bl	8000568 <__aeabi_dmul>
 800b00e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b012:	f7f5 f8f1 	bl	80001f8 <__aeabi_dsub>
 800b016:	a30c      	add	r3, pc, #48	; (adr r3, 800b048 <__kernel_sin+0x140>)
 800b018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01c:	4606      	mov	r6, r0
 800b01e:	460f      	mov	r7, r1
 800b020:	4640      	mov	r0, r8
 800b022:	4649      	mov	r1, r9
 800b024:	f7f5 faa0 	bl	8000568 <__aeabi_dmul>
 800b028:	4602      	mov	r2, r0
 800b02a:	460b      	mov	r3, r1
 800b02c:	4630      	mov	r0, r6
 800b02e:	4639      	mov	r1, r7
 800b030:	f7f5 f8e4 	bl	80001fc <__adddf3>
 800b034:	4602      	mov	r2, r0
 800b036:	460b      	mov	r3, r1
 800b038:	4620      	mov	r0, r4
 800b03a:	4629      	mov	r1, r5
 800b03c:	f7f5 f8dc 	bl	80001f8 <__aeabi_dsub>
 800b040:	e7c6      	b.n	800afd0 <__kernel_sin+0xc8>
 800b042:	bf00      	nop
 800b044:	f3af 8000 	nop.w
 800b048:	55555549 	.word	0x55555549
 800b04c:	3fc55555 	.word	0x3fc55555
 800b050:	3fe00000 	.word	0x3fe00000
 800b054:	5acfd57c 	.word	0x5acfd57c
 800b058:	3de5d93a 	.word	0x3de5d93a
 800b05c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b060:	3e5ae5e6 	.word	0x3e5ae5e6
 800b064:	57b1fe7d 	.word	0x57b1fe7d
 800b068:	3ec71de3 	.word	0x3ec71de3
 800b06c:	19c161d5 	.word	0x19c161d5
 800b070:	3f2a01a0 	.word	0x3f2a01a0
 800b074:	1110f8a6 	.word	0x1110f8a6
 800b078:	3f811111 	.word	0x3f811111

0800b07c <fabs>:
 800b07c:	ec51 0b10 	vmov	r0, r1, d0
 800b080:	ee10 2a10 	vmov	r2, s0
 800b084:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b088:	ec43 2b10 	vmov	d0, r2, r3
 800b08c:	4770      	bx	lr
	...

0800b090 <floor>:
 800b090:	ec51 0b10 	vmov	r0, r1, d0
 800b094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b098:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b09c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b0a0:	2e13      	cmp	r6, #19
 800b0a2:	460c      	mov	r4, r1
 800b0a4:	ee10 5a10 	vmov	r5, s0
 800b0a8:	4680      	mov	r8, r0
 800b0aa:	dc34      	bgt.n	800b116 <floor+0x86>
 800b0ac:	2e00      	cmp	r6, #0
 800b0ae:	da16      	bge.n	800b0de <floor+0x4e>
 800b0b0:	a335      	add	r3, pc, #212	; (adr r3, 800b188 <floor+0xf8>)
 800b0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b6:	f7f5 f8a1 	bl	80001fc <__adddf3>
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	2300      	movs	r3, #0
 800b0be:	f7f5 fce3 	bl	8000a88 <__aeabi_dcmpgt>
 800b0c2:	b148      	cbz	r0, 800b0d8 <floor+0x48>
 800b0c4:	2c00      	cmp	r4, #0
 800b0c6:	da59      	bge.n	800b17c <floor+0xec>
 800b0c8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b0cc:	4a30      	ldr	r2, [pc, #192]	; (800b190 <floor+0x100>)
 800b0ce:	432b      	orrs	r3, r5
 800b0d0:	2500      	movs	r5, #0
 800b0d2:	42ab      	cmp	r3, r5
 800b0d4:	bf18      	it	ne
 800b0d6:	4614      	movne	r4, r2
 800b0d8:	4621      	mov	r1, r4
 800b0da:	4628      	mov	r0, r5
 800b0dc:	e025      	b.n	800b12a <floor+0x9a>
 800b0de:	4f2d      	ldr	r7, [pc, #180]	; (800b194 <floor+0x104>)
 800b0e0:	4137      	asrs	r7, r6
 800b0e2:	ea01 0307 	and.w	r3, r1, r7
 800b0e6:	4303      	orrs	r3, r0
 800b0e8:	d01f      	beq.n	800b12a <floor+0x9a>
 800b0ea:	a327      	add	r3, pc, #156	; (adr r3, 800b188 <floor+0xf8>)
 800b0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f0:	f7f5 f884 	bl	80001fc <__adddf3>
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	f7f5 fcc6 	bl	8000a88 <__aeabi_dcmpgt>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d0eb      	beq.n	800b0d8 <floor+0x48>
 800b100:	2c00      	cmp	r4, #0
 800b102:	bfbe      	ittt	lt
 800b104:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b108:	fa43 f606 	asrlt.w	r6, r3, r6
 800b10c:	19a4      	addlt	r4, r4, r6
 800b10e:	ea24 0407 	bic.w	r4, r4, r7
 800b112:	2500      	movs	r5, #0
 800b114:	e7e0      	b.n	800b0d8 <floor+0x48>
 800b116:	2e33      	cmp	r6, #51	; 0x33
 800b118:	dd0b      	ble.n	800b132 <floor+0xa2>
 800b11a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b11e:	d104      	bne.n	800b12a <floor+0x9a>
 800b120:	ee10 2a10 	vmov	r2, s0
 800b124:	460b      	mov	r3, r1
 800b126:	f7f5 f869 	bl	80001fc <__adddf3>
 800b12a:	ec41 0b10 	vmov	d0, r0, r1
 800b12e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b132:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b136:	f04f 33ff 	mov.w	r3, #4294967295
 800b13a:	fa23 f707 	lsr.w	r7, r3, r7
 800b13e:	4207      	tst	r7, r0
 800b140:	d0f3      	beq.n	800b12a <floor+0x9a>
 800b142:	a311      	add	r3, pc, #68	; (adr r3, 800b188 <floor+0xf8>)
 800b144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b148:	f7f5 f858 	bl	80001fc <__adddf3>
 800b14c:	2200      	movs	r2, #0
 800b14e:	2300      	movs	r3, #0
 800b150:	f7f5 fc9a 	bl	8000a88 <__aeabi_dcmpgt>
 800b154:	2800      	cmp	r0, #0
 800b156:	d0bf      	beq.n	800b0d8 <floor+0x48>
 800b158:	2c00      	cmp	r4, #0
 800b15a:	da02      	bge.n	800b162 <floor+0xd2>
 800b15c:	2e14      	cmp	r6, #20
 800b15e:	d103      	bne.n	800b168 <floor+0xd8>
 800b160:	3401      	adds	r4, #1
 800b162:	ea25 0507 	bic.w	r5, r5, r7
 800b166:	e7b7      	b.n	800b0d8 <floor+0x48>
 800b168:	2301      	movs	r3, #1
 800b16a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b16e:	fa03 f606 	lsl.w	r6, r3, r6
 800b172:	4435      	add	r5, r6
 800b174:	4545      	cmp	r5, r8
 800b176:	bf38      	it	cc
 800b178:	18e4      	addcc	r4, r4, r3
 800b17a:	e7f2      	b.n	800b162 <floor+0xd2>
 800b17c:	2500      	movs	r5, #0
 800b17e:	462c      	mov	r4, r5
 800b180:	e7aa      	b.n	800b0d8 <floor+0x48>
 800b182:	bf00      	nop
 800b184:	f3af 8000 	nop.w
 800b188:	8800759c 	.word	0x8800759c
 800b18c:	7e37e43c 	.word	0x7e37e43c
 800b190:	bff00000 	.word	0xbff00000
 800b194:	000fffff 	.word	0x000fffff

0800b198 <scalbn>:
 800b198:	b570      	push	{r4, r5, r6, lr}
 800b19a:	ec55 4b10 	vmov	r4, r5, d0
 800b19e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b1a2:	4606      	mov	r6, r0
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	b9aa      	cbnz	r2, 800b1d4 <scalbn+0x3c>
 800b1a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b1ac:	4323      	orrs	r3, r4
 800b1ae:	d03b      	beq.n	800b228 <scalbn+0x90>
 800b1b0:	4b31      	ldr	r3, [pc, #196]	; (800b278 <scalbn+0xe0>)
 800b1b2:	4629      	mov	r1, r5
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	ee10 0a10 	vmov	r0, s0
 800b1ba:	f7f5 f9d5 	bl	8000568 <__aeabi_dmul>
 800b1be:	4b2f      	ldr	r3, [pc, #188]	; (800b27c <scalbn+0xe4>)
 800b1c0:	429e      	cmp	r6, r3
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	460d      	mov	r5, r1
 800b1c6:	da12      	bge.n	800b1ee <scalbn+0x56>
 800b1c8:	a327      	add	r3, pc, #156	; (adr r3, 800b268 <scalbn+0xd0>)
 800b1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ce:	f7f5 f9cb 	bl	8000568 <__aeabi_dmul>
 800b1d2:	e009      	b.n	800b1e8 <scalbn+0x50>
 800b1d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b1d8:	428a      	cmp	r2, r1
 800b1da:	d10c      	bne.n	800b1f6 <scalbn+0x5e>
 800b1dc:	ee10 2a10 	vmov	r2, s0
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	4629      	mov	r1, r5
 800b1e4:	f7f5 f80a 	bl	80001fc <__adddf3>
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	460d      	mov	r5, r1
 800b1ec:	e01c      	b.n	800b228 <scalbn+0x90>
 800b1ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	3a36      	subs	r2, #54	; 0x36
 800b1f6:	4432      	add	r2, r6
 800b1f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b1fc:	428a      	cmp	r2, r1
 800b1fe:	dd0b      	ble.n	800b218 <scalbn+0x80>
 800b200:	ec45 4b11 	vmov	d1, r4, r5
 800b204:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800b270 <scalbn+0xd8>
 800b208:	f000 f83c 	bl	800b284 <copysign>
 800b20c:	a318      	add	r3, pc, #96	; (adr r3, 800b270 <scalbn+0xd8>)
 800b20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b212:	ec51 0b10 	vmov	r0, r1, d0
 800b216:	e7da      	b.n	800b1ce <scalbn+0x36>
 800b218:	2a00      	cmp	r2, #0
 800b21a:	dd08      	ble.n	800b22e <scalbn+0x96>
 800b21c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b220:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b224:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b228:	ec45 4b10 	vmov	d0, r4, r5
 800b22c:	bd70      	pop	{r4, r5, r6, pc}
 800b22e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b232:	da0d      	bge.n	800b250 <scalbn+0xb8>
 800b234:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b238:	429e      	cmp	r6, r3
 800b23a:	ec45 4b11 	vmov	d1, r4, r5
 800b23e:	dce1      	bgt.n	800b204 <scalbn+0x6c>
 800b240:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800b268 <scalbn+0xd0>
 800b244:	f000 f81e 	bl	800b284 <copysign>
 800b248:	a307      	add	r3, pc, #28	; (adr r3, 800b268 <scalbn+0xd0>)
 800b24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24e:	e7e0      	b.n	800b212 <scalbn+0x7a>
 800b250:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b254:	3236      	adds	r2, #54	; 0x36
 800b256:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b25a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b25e:	4620      	mov	r0, r4
 800b260:	4629      	mov	r1, r5
 800b262:	2200      	movs	r2, #0
 800b264:	4b06      	ldr	r3, [pc, #24]	; (800b280 <scalbn+0xe8>)
 800b266:	e7b2      	b.n	800b1ce <scalbn+0x36>
 800b268:	c2f8f359 	.word	0xc2f8f359
 800b26c:	01a56e1f 	.word	0x01a56e1f
 800b270:	8800759c 	.word	0x8800759c
 800b274:	7e37e43c 	.word	0x7e37e43c
 800b278:	43500000 	.word	0x43500000
 800b27c:	ffff3cb0 	.word	0xffff3cb0
 800b280:	3c900000 	.word	0x3c900000

0800b284 <copysign>:
 800b284:	ec51 0b10 	vmov	r0, r1, d0
 800b288:	ee11 0a90 	vmov	r0, s3
 800b28c:	ee10 2a10 	vmov	r2, s0
 800b290:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b294:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800b298:	ea41 0300 	orr.w	r3, r1, r0
 800b29c:	ec43 2b10 	vmov	d0, r2, r3
 800b2a0:	4770      	bx	lr
	...

0800b2a4 <_init>:
 800b2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2a6:	bf00      	nop
 800b2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2aa:	bc08      	pop	{r3}
 800b2ac:	469e      	mov	lr, r3
 800b2ae:	4770      	bx	lr

0800b2b0 <_fini>:
 800b2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2b2:	bf00      	nop
 800b2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2b6:	bc08      	pop	{r3}
 800b2b8:	469e      	mov	lr, r3
 800b2ba:	4770      	bx	lr
