/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* cells_not_processed =  1  *)
(* src = "enc_8x3.v:1.1-15.10" *)
module encoder_8x3(d0, d1, d2, d3, d4, d5, d6, d7, y0, y1, y2);
  (* src = "enc_8x3.v:10.3-10.24" *)
  wire _00_;
  (* src = "enc_8x3.v:10.3-10.24" *)
  wire _01_;
  (* src = "enc_8x3.v:10.3-10.24" *)
  wire _02_;
  (* src = "enc_8x3.v:13.3-13.24" *)
  wire _03_;
  (* src = "enc_8x3.v:13.3-13.24" *)
  wire _04_;
  (* src = "enc_8x3.v:13.3-13.24" *)
  wire _05_;
  (* src = "enc_8x3.v:7.3-7.24" *)
  wire _06_;
  (* src = "enc_8x3.v:7.3-7.24" *)
  wire _07_;
  (* src = "enc_8x3.v:7.3-7.24" *)
  wire _08_;
  (* src = "enc_8x3.v:2.16-2.18" *)
  input d0;
  wire d0;
  (* src = "enc_8x3.v:2.20-2.22" *)
  input d1;
  wire d1;
  (* src = "enc_8x3.v:2.24-2.26" *)
  input d2;
  wire d2;
  (* src = "enc_8x3.v:2.28-2.30" *)
  input d3;
  wire d3;
  (* src = "enc_8x3.v:2.32-2.34" *)
  input d4;
  wire d4;
  (* src = "enc_8x3.v:2.36-2.38" *)
  input d5;
  wire d5;
  (* src = "enc_8x3.v:2.40-2.42" *)
  input d6;
  wire d6;
  (* src = "enc_8x3.v:2.44-2.46" *)
  input d7;
  wire d7;
  (* src = "enc_8x3.v:3.17-3.19" *)
  output y0;
  wire y0;
  (* src = "enc_8x3.v:3.21-3.23" *)
  output y1;
  wire y1;
  (* src = "enc_8x3.v:3.25-3.27" *)
  output y2;
  wire y2;
  (* src = "enc_8x3.v:10.3-10.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _09_ (
    .A(d2),
    .B(d3),
    .Y(_00_)
  );
  (* src = "enc_8x3.v:10.3-10.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _10_ (
    .A(_00_),
    .B(d6),
    .Y(_01_)
  );
  (* src = "enc_8x3.v:10.3-10.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _11_ (
    .A(_01_),
    .B(d7),
    .Y(_02_)
  );
  (* src = "enc_8x3.v:13.3-13.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _12_ (
    .A(d4),
    .B(d5),
    .Y(_03_)
  );
  (* src = "enc_8x3.v:13.3-13.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _13_ (
    .A(_03_),
    .B(d6),
    .Y(_04_)
  );
  (* src = "enc_8x3.v:13.3-13.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _14_ (
    .A(_04_),
    .B(d7),
    .Y(_05_)
  );
  (* src = "enc_8x3.v:7.3-7.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _15_ (
    .A(d1),
    .B(d3),
    .Y(_06_)
  );
  (* src = "enc_8x3.v:7.3-7.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _16_ (
    .A(_06_),
    .B(d5),
    .Y(_07_)
  );
  (* src = "enc_8x3.v:7.3-7.24" *)
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) _17_ (
    .A(_07_),
    .B(d7),
    .Y(_08_)
  );
  assign y0 = _08_;
  assign y1 = _02_;
  assign y2 = _05_;
endmodule
