{"sha": "44cfab357df91486be8e274b41de551c72be1e8e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDRjZmFiMzU3ZGY5MTQ4NmJlOGUyNzRiNDFkZTU1MWM3MmJlMWU4ZQ==", "commit": {"author": {"name": "Naveen.H.S", "email": "naveen.hs@kpitcummins.com", "date": "2007-05-07T23:46:02Z"}, "committer": {"name": "DJ Delorie", "email": "dj@gcc.gnu.org", "date": "2007-05-07T23:46:02Z"}, "message": "muldiv.md (mulhisi3_c): Limit the mode of the 2nd operand to HI mode.\n\n* config/m32c/muldiv.md (mulhisi3_c): Limit the mode of the 2nd\noperand to HI mode.\n(mulsi3): New.\n(divsi3): New.\n(udivsi3): New.\n\nFrom-SVN: r124524", "tree": {"sha": "4b1b44480e4b6f1c7edbc9fa2526dac32b903d16", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4b1b44480e4b6f1c7edbc9fa2526dac32b903d16"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/44cfab357df91486be8e274b41de551c72be1e8e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/44cfab357df91486be8e274b41de551c72be1e8e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/44cfab357df91486be8e274b41de551c72be1e8e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/44cfab357df91486be8e274b41de551c72be1e8e/comments", "author": null, "committer": null, "parents": [{"sha": "5abd2125f012351411df08f07918667ce3e418a9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5abd2125f012351411df08f07918667ce3e418a9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5abd2125f012351411df08f07918667ce3e418a9"}], "stats": {"total": 39, "additions": 37, "deletions": 2}, "files": [{"sha": "a7df7b0eecb009ed9305f7782819511a0f0ce460", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/44cfab357df91486be8e274b41de551c72be1e8e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/44cfab357df91486be8e274b41de551c72be1e8e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=44cfab357df91486be8e274b41de551c72be1e8e", "patch": "@@ -1,3 +1,11 @@\n+2007-05-07   Naveen.H.S  <naveen.hs@kpitcummins.com>\n+\n+\t* config/m32c/muldiv.md (mulhisi3_c): Limit the mode of the 2nd\n+\toperand to HI mode.\n+\t(mulsi3): New.\n+\t(divsi3): New.\n+\t(udivsi3): New.\n+\n 2007-05-07  Jayant Sonar  <jayants@kpitcummins.com>\n \n \t* config/m32c/m32c.c (SYMBOL_FLAG_FUNCVEC_FUNCTION): Define."}, {"sha": "b6c6565baa51c899532c0a9618be696853275eb0", "filename": "gcc/config/m32c/muldiv.md", "status": "modified", "additions": 29, "deletions": 2, "changes": 31, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/44cfab357df91486be8e274b41de551c72be1e8e/gcc%2Fconfig%2Fm32c%2Fmuldiv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/44cfab357df91486be8e274b41de551c72be1e8e/gcc%2Fconfig%2Fm32c%2Fmuldiv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm32c%2Fmuldiv.md?ref=44cfab357df91486be8e274b41de551c72be1e8e", "patch": "@@ -82,7 +82,7 @@\n (define_insn \"mulhisi3_c\"\n   [(set (match_operand:SI 0 \"ra_operand\" \"=Rsi\")\n         (mult:SI (sign_extend:SI (match_operand:HI 1 \"mra_operand\" \"%0\"))\n-                 (match_operand 2 \"immediate_operand\" \"i\")))]\n+                 (match_operand:HI 2 \"immediate_operand\" \"i\")))]\n   \"\"\n   \"mul.w\\t%2,%1\"\n   [(set_attr \"flags\" \"o\")]\n@@ -159,7 +159,14 @@\n      }\"\n   )\n \n-\n+(define_insn \"mulsi3\"\n+  [(set (match_operand:SI 0 \"r0123_operand\" \"=R02,R02\")\n+        (mult:SI (match_operand:SI 1 \"r0123_operand\" \"%0,0\")\n+                 (match_operand:SI 2 \"mra_operand\" \"RsiSd,?Rmm\")))]\n+  \"TARGET_M32C\"\n+  \"mul.l\\t%2,%1\"\n+  [(set_attr \"flags\" \"o\")]\n+)\n \n (define_expand \"divmodqi4\"\n   [(set (match_dup 4)\n@@ -260,3 +267,23 @@\n   \"divu.w\\t%2\"\n   [(set_attr \"flags\" \"o\")]\n   )\n+\n+(define_insn \"divsi3\"\n+  [(set (match_operand:SI 0 \"r0123_operand\" \"=R02,R02\")\n+        (div:SI (match_operand:SI 1 \"r0123_operand\" \"0,0\")\n+                (match_operand:SI 2 \"mra_operand\" \"RsiSd,?Rmm\")))]\n+  \"TARGET_M32C\"\n+  \"div.l\\t%2\"\n+  [(set_attr \"flags\" \"o\")]\n+)\n+\n+(define_insn \"udivsi3\"\n+  [(set (match_operand:SI 0 \"r0123_operand\" \"=R02,R02\")\n+        (udiv:SI (match_operand:SI 1 \"r0123_operand\" \"0,0\")\n+                 (match_operand:SI 2 \"mra_operand\" \"RsiSd,?Rmm\")))]\n+  \"TARGET_M32C\"\n+  \"divu.l\\t%2\"\n+  [(set_attr \"flags\" \"o\")]\n+)\n+\n+"}]}