{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738442935556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738442935559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 12:48:55 2025 " "Processing started: Sat Feb 01 12:48:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738442935559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442935559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442935559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738442935864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738442935864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/lab4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "../lab4.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../Modules/encoder.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/encoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/enc2chan.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/enc2chan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc2chan " "Found entity 1: enc2chan" {  } { { "../Modules/enc2chan.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/enc2chan.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "../Modules/decode7.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/decode7.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "../Modules/decode2.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/decode2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/teylo/documents/github/elex7660-digital_system_design/lab4/modules/adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "../Modules/adcinterface.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/adcinterface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738442940305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738442940320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "../lab4.sv" "decode2_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "../lab4.sv" "decode7_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_1\"" {  } { { "../lab4.sv" "encoder_1" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state encoder.sv(18) " "Verilog HDL or VHDL warning at encoder.sv(18): object \"current_state\" assigned a value but never read" {  } { { "../Modules/encoder.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/encoder.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738442940332 "|lab4|encoder:encoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc2chan enc2chan:enc2chan_0 " "Elaborating entity \"enc2chan\" for hierarchy \"enc2chan:enc2chan_0\"" {  } { { "../lab4.sv" "enc2chan_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface adcinterface:adcinterface_0 " "Elaborating entity \"adcinterface\" for hierarchy \"adcinterface:adcinterface_0\"" {  } { { "../lab4.sv" "adcinterface_0" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(40) " "Verilog HDL assignment warning at adcinterface.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/adcinterface.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/adcinterface.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738442940335 "|lab4|adcinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(45) " "Verilog HDL assignment warning at adcinterface.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/adcinterface.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/adcinterface.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738442940335 "|lab4|adcinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(50) " "Verilog HDL assignment warning at adcinterface.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/adcinterface.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/Modules/adcinterface.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738442940335 "|lab4|adcinterface:adcinterface_0"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1738442940432 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1738442940432 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "../lab4.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738442940587 "|lab4|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738442940587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738442940627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738442940720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738442940788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738442940788 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "../lab4.sv" "" { Text "C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab4/lab4.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738442940805 "|lab4|s2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738442940805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738442940806 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738442940806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738442940806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738442940806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738442940816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 12:49:00 2025 " "Processing ended: Sat Feb 01 12:49:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738442940816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738442940816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738442940816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738442940816 ""}
