{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533061096647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533061096649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 31 14:18:16 2018 " "Processing started: Tue Jul 31 14:18:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533061096649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061096649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061096649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533061097061 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061110932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:36 Progress: Loading Quartus/ProcessorClockEnabler.qsys " "2018.07.31.14:18:36 Progress: Loading Quartus/ProcessorClockEnabler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061116513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:36 Progress: Reading input file " "2018.07.31.14:18:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061116987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:37 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2018.07.31.14:18:37 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061117068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:37 Progress: Parameterizing module altclkctrl_0 " "2018.07.31.14:18:37 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061117370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:37 Progress: Building connections " "2018.07.31.14:18:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061117372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:37 Progress: Parameterizing connections " "2018.07.31.14:18:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061117372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:37 Progress: Validating " "2018.07.31.14:18:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061117400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:38 Progress: Done reading input file " "2018.07.31.14:18:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061118183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:38 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E. " "2018.07.31.14:18:38 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061118327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.14:18:38 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2018.07.31.14:18:38 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061118329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH " "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061119068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061119293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061119389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files " "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061119390 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Finished elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Found entity 1: PS2Keyboard" {  } { { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialCommandProcessor " "Found entity 1: SerialCommandProcessor" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler " "Found entity 1: ProcessorClockEnabler" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler_altclkctrl_0_sub " "Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121160 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProcessorClockEnabler_altclkctrl_0 " "Found entity 2: ProcessorClockEnabler_altclkctrl_0" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Found entity 1: RS232" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../HDL/RegisterFile.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../HDL/PC.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryModesPackage (SystemVerilog) " "Found design unit 1: MemoryModesPackage (SystemVerilog)" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv 3 1 " "Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSInstructionPackage (SystemVerilog) " "Found design unit 1: MIPSInstructionPackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121165 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ControlLinePackage (SystemVerilog) " "Found design unit 2: ControlLinePackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchModesPackage (SystemVerilog) " "Found design unit 1: BranchModesPackage (SystemVerilog)" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUFunctCodesPackage (SystemVerilog) " "Found design unit 1: ALUFunctCodesPackage (SystemVerilog)" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121167 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorPackage (SystemVerilog) " "Found design unit 1: ProcessorPackage (SystemVerilog)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121172 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32Bit " "Found entity 1: RAM32Bit" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output7Seg " "Found entity 1: Output7Seg" {  } { { "../HDL/Output7Seg.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDIV1.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUDIV1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDIV1 " "Found entity 1: ALUDIV1" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121176 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1533061121177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121177 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1533061121209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533061121322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler ProcessorClockEnabler:pce " "Elaborating entity \"ProcessorClockEnabler\" for hierarchy \"ProcessorClockEnabler:pce\"" {  } { { "../HDL/Main.sv" "pce" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0 ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\"" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "altclkctrl_0" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0_sub ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0_sub\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component\"" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "ProcessorClockEnabler_altclkctrl_0_sub_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232 RS232:rs " "Elaborating entity \"RS232\" for hierarchy \"RS232:rs\"" {  } { { "../HDL/Main.sv" "rs" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121340 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(121) " "Verilog HDL Case Statement information at RS232.sv(121): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121345 "|Main|RS232:rs"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(226) " "Verilog HDL Case Statement information at RS232.sv(226): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121345 "|Main|RS232:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "../HDL/Main.sv" "processor" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_pcAddress_d0 Processor.sv(222) " "Verilog HDL or VHDL warning at Processor.sv(222): object \"pc_pcAddress_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructionData_d0 Processor.sv(225) " "Verilog HDL or VHDL warning at Processor.sv(225): object \"instructionData_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rsIn_d1 Processor.sv(249) " "Verilog HDL or VHDL warning at Processor.sv(249): object \"instruction_rsIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rtIn_d1 Processor.sv(250) " "Verilog HDL or VHDL warning at Processor.sv(250): object \"instruction_rtIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_readMode_d1 Processor.sv(254) " "Verilog HDL or VHDL warning at Processor.sv(254): object \"control_readMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_writeMode_d1 Processor.sv(255) " "Verilog HDL or VHDL warning at Processor.sv(255): object \"control_writeMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_unsignedLoad_d1 Processor.sv(256) " "Verilog HDL or VHDL warning at Processor.sv(256): object \"control_unsignedLoad_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121352 "|Main|Processor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Processor:processor\|PC:pc\"" {  } { { "../HDL/Processor.sv" "pc" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:processor\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:processor\|RegisterFile:registerFile\"" {  } { { "../HDL/Processor.sv" "registerFile" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:processor\|ALU:alu\"" {  } { { "../HDL/Processor.sv" "alu" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry ALU.sv(103) " "Verilog HDL or VHDL warning at ALU.sv(103): object \"carry\" assigned a value but never read" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121366 "|Main|Processor:processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDIV1 Processor:processor\|ALU:alu\|ALUDIV1:dividersigned " "Elaborating entity \"ALUDIV1\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\"" {  } { { "../HDL/ALU.sv" "dividersigned" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "LPM_DIVIDE_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121412 ""}  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533061121412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d0v " "Found entity 1: lpm_divide_d0v" {  } { { "db/lpm_divide_d0v.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d0v Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated " "Elaborating entity \"lpm_divide_d0v\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lug " "Found entity 1: abs_divider_lug" {  } { { "db/abs_divider_lug.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_lug Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider " "Elaborating entity \"abs_divider_lug\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\"" {  } { { "db/lpm_divide_d0v.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nrf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nrf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nrf " "Found entity 1: alt_u_div_nrf" {  } { { "db/alt_u_div_nrf.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_nrf Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider " "Elaborating entity \"alt_u_div_nrf\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\"" {  } { { "db/abs_divider_lug.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_nrf.tdf" "add_sub_0" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_nrf.tdf" "add_sub_1" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_i0a Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|lpm_abs_i0a:my_abs_den " "Elaborating entity \"lpm_abs_i0a\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|lpm_abs_i0a:my_abs_den\"" {  } { { "db/abs_divider_lug.tdf" "my_abs_den" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDIV1 Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned " "Elaborating entity \"ALUDIV1\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\"" {  } { { "../HDL/ALU.sv" "dividerunsigned" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "LPM_DIVIDE_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121673 ""}  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533061121673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jev " "Found entity 1: lpm_divide_jev" {  } { { "db/lpm_divide_jev.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_jev Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated " "Elaborating entity \"lpm_divide_jev\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_q8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_q8i " "Found entity 1: sign_div_unsign_q8i" {  } { { "db/sign_div_unsign_q8i.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_q8i Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\|sign_div_unsign_q8i:divider " "Elaborating entity \"sign_div_unsign_q8i\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\|sign_div_unsign_q8i:divider\"" {  } { { "db/lpm_divide_jev.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch Processor:processor\|Branch:branch " "Elaborating entity \"Branch\" for hierarchy \"Processor:processor\|Branch:branch\"" {  } { { "../HDL/Processor.sv" "branch" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:mem\"" {  } { { "../HDL/Processor.sv" "mem" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32Bit Processor:processor\|Memory:mem\|RAM32Bit:ram " "Elaborating entity \"RAM32Bit\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\"" {  } { { "../HDL/Memory.sv" "ram" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "altsyncram_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061121800 ""}  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533061121800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gni2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gni2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gni2 " "Found entity 1: altsyncram_gni2" {  } { { "db/altsyncram_gni2.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gni2 Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated " "Elaborating entity \"altsyncram_gni2\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_gni2.tdf" "decode2" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061121958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061121958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated\|mux_gob:mux4 " "Elaborating entity \"mux_gob\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_gni2:auto_generated\|mux_gob:mux4\"" {  } { { "db/altsyncram_gni2.tdf" "mux4" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:processor\|Control:control " "Elaborating entity \"Control\" for hierarchy \"Processor:processor\|Control:control\"" {  } { { "../HDL/Processor.sv" "control" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialCommandProcessor SerialCommandProcessor:serialCP " "Elaborating entity \"SerialCommandProcessor\" for hierarchy \"SerialCommandProcessor:serialCP\"" {  } { { "../HDL/Main.sv" "serialCP" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061121966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "commandLength SerialCommandProcessor.sv(211) " "Verilog HDL or VHDL warning at SerialCommandProcessor.sv(211): object \"commandLength\" assigned a value but never read" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533061121978 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(85) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(85): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(156) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(156): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 156 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(255) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(255): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(322) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(322): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.data_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.data_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.waddr_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.waddr_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.we_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.we_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533061121979 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "64 " "Ignored 64 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1533061123214 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1533061123214 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:processor\|RegisterFile:registerFile\|registers " "RAM logic \"Processor:processor\|RegisterFile:registerFile\|registers\" is uninferred due to asynchronous read logic" {  } { { "../HDL/RegisterFile.sv" "registers" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1533061124385 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1533061124385 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 /home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1533061124387 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:processor\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:processor\|ALU:alu\|Mult0\"" {  } { { "../HDL/ALU.sv" "Mult0" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533061129041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:processor\|ALU:alu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:processor\|ALU:alu\|Mult1\"" {  } { { "../HDL/ALU.sv" "Mult1" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533061129041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1533061129041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061129091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"Processor:processor\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129091 ""}  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533061129091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061129138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061129138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|lpm_mult:Mult1\"" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061129149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|lpm_mult:Mult1 " "Instantiated megafunction \"Processor:processor\|ALU:alu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533061129149 ""}  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533061129149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533061129187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061129187 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1533061130265 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1533061130265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 18 -1 0 } } { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 23 -1 0 } } { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 31 -1 0 } } { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 383 -1 0 } } { "../HDL/PC.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" 46 -1 0 } } { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 238 -1 0 } } { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 29 -1 0 } } { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533061130373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1533061130373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533061137106 "|Main|UART_RTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1533061137106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533061137433 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533061145381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533061146218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533061146218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533061146908 "|Main|UART_CTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1533061146908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8925 " "Implemented 8925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533061146908 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533061146908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8835 " "Implemented 8835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533061146908 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1533061146908 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1533061146908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533061146908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533061146955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 31 14:19:06 2018 " "Processing ended: Tue Jul 31 14:19:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533061146955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533061146955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533061146955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533061146955 ""}
