[2025-09-17 08:45:13] START suite=qualcomm_srv trace=srv337_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv337_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2572869 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4994479 heartbeat IPC: 4.129 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4994479 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4994479 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13202875 heartbeat IPC: 1.218 cumulative IPC: 1.218 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21431445 heartbeat IPC: 1.215 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29663820 heartbeat IPC: 1.215 cumulative IPC: 1.216 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37890713 heartbeat IPC: 1.216 cumulative IPC: 1.216 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46106140 heartbeat IPC: 1.217 cumulative IPC: 1.216 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 54312655 heartbeat IPC: 1.219 cumulative IPC: 1.217 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv337_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 62488135 heartbeat IPC: 1.223 cumulative IPC: 1.218 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 70637405 heartbeat IPC: 1.227 cumulative IPC: 1.219 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 78781702 heartbeat IPC: 1.228 cumulative IPC: 1.22 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81949168 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81949168 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv337_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22 instructions: 100000000 cycles: 81949168
CPU 0 Branch Prediction Accuracy: 92.7% MPKI: 12.97 Average ROB Occupancy at Mispredict: 30.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08498
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.15
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.5437
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 2435
LQ_STALL: 0
SQ_STALL: 38632


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 1.7117904

== Total ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 2352

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1374

cpu0->cpu0_STLB TOTAL        ACCESS:    2114423 HIT:    2113733 MISS:        690 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114423 HIT:    2113733 MISS:        690 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 106.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9442475 HIT:    8738756 MISS:     703719 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7717713 HIT:    7089479 MISS:     628234 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580604 HIT:     524190 MISS:      56414 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142909 HIT:    1124585 MISS:      18324 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1249 HIT:        502 MISS:        747 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15824188 HIT:    7739048 MISS:    8085140 MSHR_MERGE:    1994792
cpu0->cpu0_L1I LOAD         ACCESS:   15824188 HIT:    7739048 MISS:    8085140 MSHR_MERGE:    1994792
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30483195 HIT:   26591436 MISS:    3891759 MSHR_MERGE:    1682541
cpu0->cpu0_L1D LOAD         ACCESS:   16617120 HIT:   14497809 MISS:    2119311 MSHR_MERGE:     491947
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13864684 HIT:   12093511 MISS:    1771173 MSHR_MERGE:    1190568
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1391 HIT:        116 MISS:       1275 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12970289 HIT:   10687726 MISS:    2282563 MSHR_MERGE:    1153767
cpu0->cpu0_ITLB LOAD         ACCESS:   12970289 HIT:   10687726 MISS:    2282563 MSHR_MERGE:    1153767
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.016 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28970574 HIT:   27655835 MISS:    1314739 MSHR_MERGE:     329112
cpu0->cpu0_DTLB LOAD         ACCESS:   28970574 HIT:   27655835 MISS:    1314739 MSHR_MERGE:     329112
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.078 cycles
cpu0->LLC TOTAL        ACCESS:     799964 HIT:     790418 MISS:       9546 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     628234 HIT:     618885 MISS:       9349 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56414 HIT:      56413 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     114569 HIT:     114561 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        747 HIT:        559 MISS:        188 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       9518
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6829

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544234       525026        62784          650
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           52           59            7
  STLB miss resolved @ L2C                0           36          325          218           32
  STLB miss resolved @ LLC                0           34          197          346           41
  STLB miss resolved @ MEM                0            0           59          138           83

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             202808        50376      1542882       121164            3
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            7            5            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0           12           29           34            0
  STLB miss resolved @ MEM                0            0            3           10            2
[2025-09-17 08:57:31] END   suite=qualcomm_srv trace=srv337_ap (rc=0)
