Actel Designer Software
Version: 9.1.0.18
Release: v9.1


 Netlist Reading Time = 0.0 seconds
Imported the files:
   E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\synthesis\top.edn
   E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\synthesis\top_sdc.sdc

The Import command succeeded ( 00:00:06 )
Info: The design E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\DESIGNER\IMPL1\top.adb was last
      modified by software version 9.1.0.18.
Opened an existing Libero design
E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\DESIGNER\IMPL1\top.adb.
'BA_NAME' set to 'top_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'E:\workspaces\activehdl\03_counter_actel\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P250
Package     : 208 PQFP
Source      : E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\synthesis\top.edn
              E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\synthesis\top_sdc.sdc
Format      : EDIF
Topcell     : top
Speed grade : -2
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        2

    Total macros optimized  2

There were 0 error(s) and 0 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    104  Total:   6144   (1.69%)
    IO (W/ clocks)             Used:     21  Total:    151   (13.91%)
    Differential IO            Used:      0  Total:     34   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 2      | 6  (33.33%)*
    Quadrant global | 1      | 12 (8.33%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 74           | 74
    SEQ     | 30           | 30

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 3             | 0            | 0
    Output I/O                    | 18            | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 3     | 18     | 0

I/O Placement:

    Locked  :  20 ( 95.24% )
    Placed  :   0
    UnPlaced:   1 (  4.76% )

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    19      CLK_NET       Net   : NET93
                          Driver: ClockDiv_40x/adder_value_RNIQTP[6]
                          Source: NETLIST
    4       CLK_NET       Net   : Key_c
                          Driver: Key_pad
                          Source: NETLIST

The following nets have been assigned to a quadrant global resource:
    Fanout  Type          Name
    --------------------------
    7       CLK_NET       Net   : CLK_c
                          Driver: CLK_pad
                          Region: quadrant_LL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    16      SET/RESET_NET Net   : aReset_c
                          Driver: aReset_pad
    15      INT_NET       Net   : Led_c[0]
                          Driver: KeyPressCounter/adder_value[0]
    15      SET/RESET_NET Net   : aReset_c_0
                          Driver: aReset_pad_RNIGVV4
    13      INT_NET       Net   : Led_c[1]
                          Driver: KeyPressCounter/adder_value[1]
    11      INT_NET       Net   : Led_c[2]
                          Driver: KeyPressCounter/adder_value[2]
    10      INT_NET       Net   : Led_c[3]
                          Driver: KeyPressCounter/adder_value[3]
    7       INT_NET       Net   : ClockDiv_40x/adder_value[0]
                          Driver: ClockDiv_40x/adder_value[0]
    6       INT_NET       Net   : ClockDiv_40x/adder_value[1]
                          Driver: ClockDiv_40x/adder_value[1]
    5       INT_NET       Net   : ClockDiv_40x/adder_value[3]
                          Driver: ClockDiv_40x/adder_value[3]
    5       INT_NET       Net   : ClockDiv_40x/adder_value[2]
                          Driver: ClockDiv_40x/adder_value[2]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    30      SET/RESET_NET Net   : aReset_c
                          Driver: aReset_pad
    15      INT_NET       Net   : Led_c[0]
                          Driver: KeyPressCounter/adder_value[0]
    13      INT_NET       Net   : Led_c[1]
                          Driver: KeyPressCounter/adder_value[1]
    11      INT_NET       Net   : Led_c[2]
                          Driver: KeyPressCounter/adder_value[2]
    10      INT_NET       Net   : Led_c[3]
                          Driver: KeyPressCounter/adder_value[3]
    7       INT_NET       Net   : ClockDiv_40x/adder_value[0]
                          Driver: ClockDiv_40x/adder_value[0]
    6       INT_NET       Net   : ClockDiv_40x/adder_value[1]
                          Driver: ClockDiv_40x/adder_value[1]
    5       INT_NET       Net   : ClockDiv_40x/adder_value[3]
                          Driver: ClockDiv_40x/adder_value[3]
    5       INT_NET       Net   : ClockDiv_40x/adder_value[2]
                          Driver: ClockDiv_40x/adder_value[2]
    4       INT_NET       Net   : G128Hz_c
                          Driver: ClockDiv_1M/adder_value[13]


SDC Import: Begin processing constraints...



SDC Import: End processing constraints


The Compile command succeeded ( 00:00:05 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC007: Created quadrant global region Qclock_Key_c for global net Key_c.



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Nov 27 10:14:47 2013

Placer Finished: Wed Nov 27 10:14:49 2013
Total Placer CPU Time:     00:00:02

                        o - o - o - o - o - o


Timing-driven Router 
Design: top                             Started: Wed Nov 27 10:14:53 2013

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top                             
Finished: Wed Nov 27 10:15:00 2013
Total CPU Time:     00:00:07            Total Elapsed Time: 00:00:07
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:00:20 )
Warning: The following files already exist:
         
         E:\workspaces\activehdl\03_counter_actel\designer\impl1\top.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:09 )
Warning: Overwriting the existing file:
         E:\workspaces\activehdl\03_counter_actel\designer\impl1\top.pdb.
Wrote to the file: E:\workspaces\activehdl\03_counter_actel\designer\impl1\top.pdb
CHECKSUM: 4026

The Generate programming file command succeeded ( 00:00:12 )
Design saved to file E:\WORKSPACES\ACTIVEHDL\03_COUNTER_ACTEL\DESIGNER\IMPL1\top.adb.
Design closed.

