// Seed: 1644983867
module module_0 (
    input wire id_0
    , id_3,
    input supply1 id_1
);
  assign module_2.id_7 = 0;
  supply0 id_4 = -1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_11 = 32'd28,
    parameter id_3  = 32'd50
) (
    output tri0 id_0,
    input wire id_1,
    output wor id_2,
    input supply1 _id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  logic [7:0][-1 : id_3] id_10;
  parameter [1 : 1 'h0] id_11 = 1;
  assign id_10[id_11-:(-1)] = id_4;
  wire id_12;
endmodule
