Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Jun 22 13:15:03 2018
| Host             : shlab_32-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.709  |
| Dynamic (W)              | 1.558  |
| Device Static (W)        | 0.151  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.3   |
| Junction Temperature (C) | 44.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     6820 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2369 |     53200 |            4.45 |
|   LUT as Distributed RAM |    <0.001 |      188 |     17400 |            1.08 |
|   Register               |    <0.001 |     3059 |    106400 |            2.88 |
|   CARRY4                 |    <0.001 |       58 |     13300 |            0.44 |
|   F7/F8 Muxes            |    <0.001 |       69 |     53200 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      166 |     17400 |            0.95 |
|   Others                 |     0.000 |      358 |       --- |             --- |
| Signals                  |     0.006 |     4568 |       --- |             --- |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.709 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.025 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                          |     1.558 |
|   design_1_i                                                              |     1.558 |
|     axi_smc                                                               |     0.015 |
|       inst                                                                |     0.015 |
|         clk_map                                                           |    <0.001 |
|           psr_aclk                                                        |    <0.001 |
|             U0                                                            |    <0.001 |
|               EXT_LPF                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                 |    <0.001 |
|               SEQ                                                         |    <0.001 |
|                 SEQ_COUNTER                                               |    <0.001 |
|         m00_exit_pipeline                                                 |     0.004 |
|           m00_exit                                                        |     0.004 |
|             inst                                                          |     0.004 |
|               ar_reg                                                      |    <0.001 |
|               aw_reg                                                      |    <0.001 |
|               b_reg                                                       |    <0.001 |
|               exit_inst                                                   |    <0.001 |
|                 b_cmd_split                                               |    <0.001 |
|                 r_cmd_fifo                                                |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                    |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                 r_cmd_split                                               |    <0.001 |
|                 w_cmd_fifo                                                |    <0.001 |
|               r_reg                                                       |    <0.001 |
|               splitter_inst                                               |     0.002 |
|                 gen_axi3.axi3_conv_inst                                   |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                     |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                 |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                               |    <0.001 |
|                     USE_BURSTS.cmd_queue                                  |    <0.001 |
|                       gen_srls[0].srl_nx1                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                 |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                 |    <0.001 |
|                       gen_srls[4].srl_nx1                                 |    <0.001 |
|                   USE_WRITE.write_data_inst                               |    <0.001 |
|               w_reg                                                       |    <0.001 |
|         s00_entry_pipeline                                                |     0.008 |
|           s00_mmu                                                         |     0.003 |
|             inst                                                          |     0.003 |
|               ar_reg_stall                                                |    <0.001 |
|               ar_sreg                                                     |    <0.001 |
|               aw_reg_stall                                                |    <0.001 |
|               aw_sreg                                                     |    <0.001 |
|               b_sreg                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                              |    <0.001 |
|               r_sreg                                                      |    <0.001 |
|               w_sreg                                                      |    <0.001 |
|           s00_si_converter                                                |     0.004 |
|             inst                                                          |     0.004 |
|               converter.wrap_narrow_inst                                  |     0.004 |
|                 ar_reg_slice                                              |    <0.001 |
|                 aw_reg_slice                                              |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                             |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                           |    <0.001 |
|                   cmd_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                   |    <0.001 |
|                     gen_srls[4].srl_nx1                                   |    <0.001 |
|                     gen_srls[5].srl_nx1                                   |    <0.001 |
|                     gen_srls[6].srl_nx1                                   |    <0.001 |
|                     gen_srls[7].srl_nx1                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                   |    <0.001 |
|                   gen_srls[38].srl_nx1                                    |    <0.001 |
|                 w_cmd_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                     |    <0.001 |
|                   gen_srls[10].srl_nx1                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                     |    <0.001 |
|                 w_payld_fifo                                              |     0.001 |
|                   cmd_fifo                                                |    <0.001 |
|                     gen_srls[0].srl_nx1                                   |    <0.001 |
|                     gen_srls[10].srl_nx1                                  |    <0.001 |
|                     gen_srls[11].srl_nx1                                  |    <0.001 |
|                     gen_srls[1].srl_nx1                                   |    <0.001 |
|                     gen_srls[2].srl_nx1                                   |    <0.001 |
|                     gen_srls[3].srl_nx1                                   |    <0.001 |
|                     gen_srls[4].srl_nx1                                   |    <0.001 |
|                     gen_srls[5].srl_nx1                                   |    <0.001 |
|                     gen_srls[6].srl_nx1                                   |    <0.001 |
|                     gen_srls[7].srl_nx1                                   |    <0.001 |
|                     gen_srls[8].srl_nx1                                   |    <0.001 |
|                     gen_srls[9].srl_nx1                                   |    <0.001 |
|                   gen_srls[100].srl_nx1                                   |    <0.001 |
|                   gen_srls[101].srl_nx1                                   |    <0.001 |
|                   gen_srls[102].srl_nx1                                   |    <0.001 |
|                   gen_srls[103].srl_nx1                                   |    <0.001 |
|                   gen_srls[68].srl_nx1                                    |    <0.001 |
|                   gen_srls[69].srl_nx1                                    |    <0.001 |
|                   gen_srls[70].srl_nx1                                    |    <0.001 |
|                   gen_srls[71].srl_nx1                                    |    <0.001 |
|                   gen_srls[72].srl_nx1                                    |    <0.001 |
|                   gen_srls[73].srl_nx1                                    |    <0.001 |
|                   gen_srls[74].srl_nx1                                    |    <0.001 |
|                   gen_srls[75].srl_nx1                                    |    <0.001 |
|                   gen_srls[76].srl_nx1                                    |    <0.001 |
|                   gen_srls[77].srl_nx1                                    |    <0.001 |
|                   gen_srls[78].srl_nx1                                    |    <0.001 |
|                   gen_srls[79].srl_nx1                                    |    <0.001 |
|                   gen_srls[80].srl_nx1                                    |    <0.001 |
|                   gen_srls[81].srl_nx1                                    |    <0.001 |
|                   gen_srls[82].srl_nx1                                    |    <0.001 |
|                   gen_srls[83].srl_nx1                                    |    <0.001 |
|                   gen_srls[84].srl_nx1                                    |    <0.001 |
|                   gen_srls[85].srl_nx1                                    |    <0.001 |
|                   gen_srls[86].srl_nx1                                    |    <0.001 |
|                   gen_srls[87].srl_nx1                                    |    <0.001 |
|                   gen_srls[88].srl_nx1                                    |    <0.001 |
|                   gen_srls[89].srl_nx1                                    |    <0.001 |
|                   gen_srls[90].srl_nx1                                    |    <0.001 |
|                   gen_srls[91].srl_nx1                                    |    <0.001 |
|                   gen_srls[92].srl_nx1                                    |    <0.001 |
|                   gen_srls[93].srl_nx1                                    |    <0.001 |
|                   gen_srls[94].srl_nx1                                    |    <0.001 |
|                   gen_srls[95].srl_nx1                                    |    <0.001 |
|                   gen_srls[96].srl_nx1                                    |    <0.001 |
|                   gen_srls[97].srl_nx1                                    |    <0.001 |
|                   gen_srls[98].srl_nx1                                    |    <0.001 |
|                   gen_srls[99].srl_nx1                                    |    <0.001 |
|               splitter_inst                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[13].srl_nx1                                    |    <0.001 |
|                   gen_srls[2].srl_nx1                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                     |    <0.001 |
|           s00_transaction_regulator                                       |    <0.001 |
|             inst                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                              |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                              |    <0.001 |
|         s00_nodes                                                         |     0.004 |
|           s00_ar_node                                                     |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_aw_node                                                     |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_b_node                                                      |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_r_node                                                      |    <0.001 |
|             inst                                                          |    <0.001 |
|               inst_mi_handler                                             |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|           s00_w_node                                                      |     0.001 |
|             inst                                                          |     0.001 |
|               inst_mi_handler                                             |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator        |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                  |    <0.001 |
|                   inst_upsizer_target_pipeline                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                               |    <0.001 |
|               inst_si_handler                                             |    <0.001 |
|                 inst_arb_stall_late                                       |    <0.001 |
|     final_ip_0                                                            |     0.005 |
|       inst                                                                |     0.005 |
|         final_ip_v1_0_M00_AXI_inst                                        |     0.002 |
|           buffer_reg_r1_0_15_0_5                                          |    <0.001 |
|           buffer_reg_r1_0_15_12_17                                        |    <0.001 |
|           buffer_reg_r1_0_15_18_23                                        |    <0.001 |
|           buffer_reg_r1_0_15_24_29                                        |    <0.001 |
|           buffer_reg_r1_0_15_30_31                                        |    <0.001 |
|           buffer_reg_r1_0_15_6_11                                         |    <0.001 |
|           buffer_reg_r2_0_15_0_5                                          |    <0.001 |
|           buffer_reg_r2_0_15_12_17                                        |    <0.001 |
|           buffer_reg_r2_0_15_18_23                                        |    <0.001 |
|           buffer_reg_r2_0_15_24_29                                        |    <0.001 |
|           buffer_reg_r2_0_15_30_31                                        |    <0.001 |
|           buffer_reg_r2_0_15_6_11                                         |    <0.001 |
|         final_ip_v1_0_S00_AXI_inst                                        |     0.003 |
|     processing_system7_0                                                  |     1.534 |
|       inst                                                                |     1.534 |
|     ps7_0_axi_periph                                                      |     0.004 |
|       s00_couplers                                                        |     0.004 |
|         auto_pc                                                           |     0.004 |
|           inst                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                          |     0.004 |
|               RD.ar_channel_0                                             |    <0.001 |
|                 ar_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               RD.r_channel_0                                              |    <0.001 |
|                 rd_data_fifo_0                                            |    <0.001 |
|                 transaction_fifo_0                                        |    <0.001 |
|               SI_REG                                                      |     0.001 |
|                 ar_pipe                                                   |    <0.001 |
|                 aw_pipe                                                   |    <0.001 |
|                 b_pipe                                                    |    <0.001 |
|                 r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                             |    <0.001 |
|                 aw_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               WR.b_channel_0                                              |    <0.001 |
|                 bid_fifo_0                                                |    <0.001 |
|                 bresp_fifo_0                                              |    <0.001 |
|     rst_ps7_0_100M                                                        |    <0.001 |
|       U0                                                                  |    <0.001 |
|         EXT_LPF                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|         SEQ                                                               |    <0.001 |
|           SEQ_COUNTER                                                     |    <0.001 |
+---------------------------------------------------------------------------+-----------+


