Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:32 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000
CPU Time:      0.210 seconds;       Data structure size:   0.8Mb
Tue Nov 27 18:33:59 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:34:00 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .754 seconds to compile + .523 seconds to elab + .175 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:34 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000
CPU Time:      0.240 seconds;       Data structure size:   0.8Mb
Tue Nov 27 18:35:07 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:35:08 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:35 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000
CPU Time:      0.450 seconds;       Data structure size:   0.8Mb
Tue Nov 27 18:36:38 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:36:38 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:36 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2000
CPU Time:      0.280 seconds;       Data structure size:   0.8Mb
Tue Nov 27 18:37:55 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:37:56 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:37 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3000
CPU Time:      0.350 seconds;       Data structure size:   0.8Mb
Tue Nov 27 18:57:13 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:57:14 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Error-[ISLHS] Illegal structural left hand side
w_master.v, 57
  Following expression cannot be used on the left hand side of this 
  assignment.
  Expression: dat_o
  Source info: assign dat_o = dataBus;


Error-[ISLHS] Illegal structural left hand side
w_slave.v, 54
  Following expression cannot be used on the left hand side of this 
  assignment.
  Expression: dat_o
  Source info: assign dat_o = dataBus;

10 warnings
2 errors
CPU time: .288 seconds to compile
Error: [DVIT009] 
Build error for command '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/simv.daidir/vcs_rebuild'.
Build directory '/home/ecelrc/students/xteng/vlsi1/lab3/rtl'.

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 18:58:43 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 3 modules need to be compiled.
recompiling module TOP because:
	This module or some inlined child module(s) has/have been modified.
recompiling module Master because:
	This module or some inlined child module(s) has/have been modified.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
All of 3 modules done
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _6815_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 1.005 seconds to compile + .518 seconds to elab + .184 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 18:58 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8000
CPU Time:      0.220 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:00:45 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:00:46 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:00 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5000
CPU Time:      0.440 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:04:55 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:04:56 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:04 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9000
CPU Time:      0.250 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:23:01 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:23:01 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module Master because:
	This module or some inlined child module(s) has/have been modified.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
Both modules done.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _26489_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .755 seconds to compile + .516 seconds to elab + .188 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:23 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4000
CPU Time:      0.300 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:31:53 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:31:54 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:31 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4000
CPU Time:      0.420 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:40:24 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:40:25 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Master because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _76346_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .767 seconds to compile + .522 seconds to elab + .214 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:40 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3000
CPU Time:      0.230 seconds;       Data structure size:   0.8Mb
Tue Nov 27 19:51:14 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 19:51:15 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _76544_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .775 seconds to compile + .516 seconds to elab + .187 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 19:51 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4000
CPU Time:      0.300 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:13:13 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:13:14 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Master because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _4458_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .772 seconds to compile + .509 seconds to elab + .198 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:13 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
11000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 11000
CPU Time:      0.610 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:16:00 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:16:00 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:16 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9000
CPU Time:      0.260 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:22:04 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:22:04 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _73828_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .771 seconds to compile + .521 seconds to elab + .194 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:22 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8000
CPU Time:      0.260 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:24:24 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:24:25 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:24 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 8000
CPU Time:      0.210 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:45:52 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:45:53 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _8193_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .766 seconds to compile + .541 seconds to elab + .181 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:45 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7000
CPU Time:      0.210 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:47:24 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:47:24 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _19074_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .769 seconds to compile + .518 seconds to elab + .184 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:47 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9000
CPU Time:      0.210 seconds;       Data structure size:   0.8Mb
Tue Nov 27 20:51:20 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 20:51:21 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Clock because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _48162_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .774 seconds to compile + .524 seconds to elab + .190 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 20:51 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
11000 s
12000 s
13000 s
14000 s
15000 s
16000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 16000
CPU Time:      0.470 seconds;       Data structure size:   0.8Mb
Tue Nov 27 21:02:36 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 21:02:36 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 21:02 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
11000 s
12000 s
13000 s
14000 s
15000 s
16000 s
17000 s
18000 s
19000 s
20000 s
21000 s
22000 s
23000 s
24000 s
25000 s
/generic.sdb'
6 drivers (1 active statement) found for signal: TOP.ssp.RxFIFO_tester.PRDATA[7:0]
           V C S   S i m u l a t i o n   R e p o r t 
Time: 25000
CPU Time:      0.300 seconds;       Data structure size:   0.8Mb
Tue Nov 27 21:45:32 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 21:45:33 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Master because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _43020_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .801 seconds to compile + .516 seconds to elab + .184 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 21:45 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
  0: e3a0207a
  1: e3a00000
  2: e3a06010
  3: e3a07001
  4: e0808617
  5: e0879008
  6: e3a00000
  7: e4882000
  8: e3a03028
  9: e4883000
 10: e3a040ff
 11: e3a050b7
 12: e4884000
 13: e4885000
 14: e4882000
 15: e4883000
 16: e4884000
 17: e3a07000
 18: e3a07000
 19: e3a07000
 20: e3a07000
 21: e3a07000
 22: e3a07000
 23: e3a07000
 24: e4990000
 25: e3a07000
 26: e3a07000
 27: e3a07000
 28: e3a07000
 29: e3a07000
 30: e3a07000
 31: e3a07000
 32: e3a07000
 33: e4991000
 34: e3a07000
 35: e3a07000
 36: e3a07000
 37: e3a07000
 38: e3a07000
 39: e3a07000
 40: e3a07000
 41: e3a07000
 42: e4992000
 43: e3a07000
 44: e3a07000
 45: e3a07000
 46: e3a07000
 47: e3a07000
 48: e3a07000
 49: e3a07000
 50: e3a07000
 51: e3a07000
 52: e3a07000
 53: e3a07000
 54: e3a07000
 55: e3a07000
 56: e3a07000
 57: e4993000
 58: e3a07000
 59: e3a07000
 60: e3a07000
 61: e3a07000
 62: e3a07000
 63: e3a07000
1000 s
2000 s
3000 s
4000 s
5000 s
6000 s
7000 s
8000 s
9000 s
10000 s
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000
CPU Time:      0.220 seconds;       Data structure size:   0.8Mb
Tue Nov 27 21:55:50 2018

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Tue Nov 27 21:55:50 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'speedup' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file 'detect_skip.v'
Parsing design file 'forward.v'
Parsing design file 'exc.v'
Parsing design file 'din.v'
Parsing design file 'dout.v'
Parsing design file 'ar.v'
Parsing design file 'ir.v'
Parsing design file 'aop.v'
Parsing design file 'bop.v'
Parsing design file 'count.v'
Parsing design file 'getregfromlist.v'
Parsing design file 'getreg.v'
Parsing design file 'regfile_struct.v'
Parsing design file 'decode_addresses.v'
Parsing design file 'regfile.v'
Parsing design file 'mapaluops.v'
Parsing design file 'aluflags.v'
Parsing design file 'arm_alu.v'
Parsing design file 'shift_carry.v'
Parsing design file 'shift.v'
Parsing design file 'arm_ctrl_struct.v'

Warning-[TMR] Text macro redefined
arm_ctrl_struct.v, 12
  Text macro (group_alu) is redefined. The last definition will override 
  previous ones.
  In arm_alu.v, 14, it was defined as "group_main"

Parsing design file 'arm_ctrl_comb.v'
Parsing design file 'arm_dp.v'

Warning-[TMR] Text macro redefined
arm_dp.v, 15
  Text macro (group_stat) is redefined. The last definition will override 
  previous ones.
  In regfile_struct.v, 12, it was defined as "group_stat"

Parsing design file 'arm.v'

Warning-[TMR] Text macro redefined
arm.v, 11
  Text macro (dptype) is redefined. The last definition will override previous
  ones.
  In arm_dp.v, 9, it was defined as 1

Parsing design file 'main.v'
Parsing included file 'test.config'.
Back to file 'main.v'.
Parsing included file 'signal.defs'.
Back to file 'main.v'.
Parsing included file 'signals2.defs'.
Back to file 'main.v'.
Parsing design file 'mem2.v'
Parsing included file 'test.config'.
Back to file 'mem2.v'.
Parsing design file 'SSP.v'
Parsing design file 'TxFIFO.v'
Parsing design file 'TxLogic.v'
Parsing design file 'RxFIFO.v'
Parsing design file 'RxLogic.v'
Parsing design file 'cmu.v'
Parsing design file 'w_master.v'
Parsing design file 'w_slave.v'
Parsing library directory file 'models2/aluv.v'
Parsing library directory file 'models2/and2.v'
Parsing library directory file 'models2/barrelfun.v'
Parsing library directory file 'models2/buff.v'
Parsing library directory file 'models2/compl.v'
Parsing library directory file 'models2/dff_c.v'
Parsing library directory file 'models2/dffs_c.v'
Parsing library directory file 'models2/dffs_cq.v'
Parsing library directory file 'models2/inc.v'
Parsing library directory file 'models2/incbar.v'
Parsing library directory file 'models2/latch_c.v'
Parsing library directory file 'models2/mux2.v'
Parsing library directory file 'models2/mux3.v'
Parsing library directory file 'models2/mux4.v'
Parsing library directory file 'models2/nor2.v'
Parsing library directory file 'models2/or2.v'
Parsing library directory file 'models2/regfile2r.v'
Parsing library directory file 'models2/stdadd.v'
Parsing library directory file 'models2/stdaddh.v'
Parsing library directory file 'models2/stdand2.v'
Parsing library directory file 'models2/stdand3.v'
Parsing library directory file 'models2/stdand4.v'
Parsing library directory file 'models2/stdao222.v'
Parsing library directory file 'models2/stdbuf.v'
Parsing library directory file 'models2/stdbufinv.v'
Parsing library directory file 'models2/stddff.v'
Parsing library directory file 'models2/stddff_c.v'
Parsing library directory file 'models2/stddff_cq.v'
Parsing library directory file 'models2/stddff_p.v'
Parsing library directory file 'models2/stdinv.v'
Parsing library directory file 'models2/stdlatch.v'
Parsing library directory file 'models2/stdlatch_c.v'
Parsing library directory file 'models2/stdmux2.v'
Parsing library directory file 'models2/stdmux3.v'
Parsing library directory file 'models2/stdmux4.v'
Parsing library directory file 'models2/stdnand2.v'
Parsing library directory file 'models2/stdnor2.v'
Parsing library directory file 'models2/stdnor3.v'
Parsing library directory file 'models2/stdoa21.v'
Parsing library directory file 'models2/stdor2.v'
Parsing library directory file 'models2/stdxor2.v'
Parsing library directory file 'models2/tribuf.v'
Parsing library directory file 'models2/xor2.v'
Parsing library directory file 'models2/zero.v'
Parsing library directory file 'models2/alu_generic.v'
Parsing library directory file 'models2/dff_generic.v'
Parsing library directory file 'models2/dff_leaf_generic.v'
Top Level Modules:
       TOP
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
shift.v, 172
"compl #(6, 1, "group_shift6") complement( .COMP (vss),  .IN0 (left_amount[5:0]),  .Y (right_amount[5:0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
shift.v, 220
"incbar #(5, 0, "group_shift6") decrement( .EN (vdd),  .IN0 (left_amount[4:0]),  .Y (shift1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
count.v, 50
"incbar #(4, 0, "group_count") decrement( .EN (vdd),  .IN0 (cnt[3:0]),  .Y (cnt1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 239
"inc #(24, 1, "group_pc") aINC( .EN (vdd),  .IN0 (addressRegister[25:2]),  .Y (incAddress[25:2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
arm_dp.v, 245
"regfile regfile( .phi1 (phi1),  .phi2 (phi2),  .clear (clear),  .test (test),  .rA (rA),  .rB (rB),  .wA (wA),  .W (Wport),  .INCin (incAddress),  .MODEin (MODEw),  .MASKin (MASKw),  .CONDin (aluFlagsOut),  .enW (enW),  .enINC (enINC),  .enMODE (enMODE),  .enMASK (enMASK),  .enCOND (writeStatus),  .A (Aport),  .B (Bport),  .PCaddr (pcAddr),  .MODEout (mode),  .MASKout (mask),  .CONDout (dpStat));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
main.v, 240
"arm ARM( .phi1 (phi1new),  .phi2 (phi2new),  .clear (rst_i),  .test (test),  .scanin (scanin),  .scanout (scanout),  .addressBus (addbusam),  .dataBus (databusam),  .memoryRead (memread),  .memoryWrite (memwrite),  .mem_req_bar (mem_req));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
35 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module Slave because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _38422_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .799 seconds to compile + .553 seconds to elab + .187 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Nov 27 21:55 2018
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd' was opened successfully.
---------------------------------------------

The tool has just detected a severe internal error:

SEGV exception handled in TCL command execution:
source  .restartSimSession.tcl.


Release = 'K-2015.09-SP1_Full64'  Architecture = 'amd64'  Program = 'DVE'

'33090154 33127706 33129758 237167125872'

---------------------------------------------
=======================DVE Context and Call Stack=========================

An unexpected termination has occurred in /usr/local/packages/synopsys_2015/vcs-mx//gui/dve/linux64/bin/dve.exeHostname luigi

VPD API Function hfGetReadObj Handle1="TOP.ARM.addressBus" 
Tcl="gui_list_add_group -id Wave.1 -after New Group ARM " 
Tcl="guiSource .restartSimSession.tcl " 
Tcl="gui_load_session -restart -ignore_errors " 
Tcl="gui_sim_restart -build /home/ecelrc/students/xteng/vlsi1/lab3/rtl/simv.daidir/vcs_rebuild " 
Command line: /usr/local/packages/synopsys_2015/vcs-mx//gui/dve/linux64/bin/dve.exe -full64 -ucliplatform=linux64 -toolargs "-ucligui -toolexe ./simv  -pid 54268" -toolin /tmp/vcs_20181128003242_54267_xteng..stdin -toolout /tmp/vcs_20181128003242_54267_xteng..stdout

--- Stack trace follows:
[New LWP 55406]
[New LWP 55088]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00000037384ac8dd in waitpid () from /lib64/libc.so.6

Thread 3 (Thread 0x7f3adbfbb700 (LWP 55088)):
#0  0x0000003738c0ba5e in pthread_cond_timedwait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000028b422b in ?? ()
#2  0x00000000028b46be in QThread::msleep(unsigned long) ()
#3  0x00000000010d9ee6 in ag::dveXThread::run() ()
#4  0x00000000028b43ba in QThreadInstance::start(void*) ()
#5  0x0000003738c07aa1 in start_thread () from /lib64/libpthread.so.0
#6  0x00000037384e8c4d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f3adb5ba700 (LWP 55406)):
#0  0x00000037384db80d in read () from /lib64/libc.so.6
#1  0x0000003738471bc8 in _IO_new_file_underflow () from /lib64/libc.so.6
#2  0x00000037384736ce in _IO_default_uflow_internal () from /lib64/libc.so.6
#3  0x0000003738467daa in _IO_getline_info_internal () from /lib64/libc.so.6
#4  0x0000003738466c09 in fgets () from /lib64/libc.so.6
#5  0x00000000011f26b3 in ag::dveSmlSocket::run() ()
#6  0x00000000028b43ba in QThreadInstance::start(void*) ()
#7  0x0000003738c07aa1 in start_thread () from /lib64/libpthread.so.0
#8  0x00000037384e8c4d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f3adc5ee800 (LWP 54282)):
#0  0x00000037384ac8dd in waitpid () from /lib64/libc.so.6
#1  0x000000373843e4e9 in do_system () from /lib64/libc.so.6
#2  0x000000373843e820 in system () from /lib64/libc.so.6
#3  0x00007f3ade0d9fd8 in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e639d2928478c79b3f673f99203bcf8be64600612100082236bffb2007f1e0ef9 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/liberrorinf.so
#4  0x00007f3ade0da56d in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e81c34e9ac4c8988ef4a6e067b3aa9271e9f15440f9e8f69ebc77e2fd65860faa () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/liberrorinf.so
#5  0x00007f3ade0db87b in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313efba706aab251478fa49e66610e453774633a6c152e7ef778f2202cda681f3d4e () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/liberrorinf.so
#6  0x00007f3ade0d4645 in SNPSle_d35ca1ff70d465c2b9b1a72eee90a506fdd009d3de3db1de () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/liberrorinf.so
#7  0x0000000001f97cc5 in ag::logErrorMessage(ag::errorType, QString const&, bool) ()
#8  0x0000000001f9851e in ?? ()
#9  <signal handler called>
#10 0x0000000008c59200 in ?? ()
#11 0x00007f3ade428902 in SNPSle_2d2fd458016b40097d0688eee77b7402178a6ba9744a41493c9afd8a78f4a4d152b6e1a6ec18d33e652faadf2b1ec82418a4e12ed335a47ea0c3d0d965a5f0e9e573a3886a4c0e943e2eb226ea2fbaf5 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#12 0x00007f3ade425ba3 in SNPSle_2d2fd458016b400992fd9ab2a0fdb32ce4260519f2267c0d75f1fd6ba959e1cfb909613bd638ab7454046259df32282dba17b966373529eb8c60bafa79304086d6d3c5102adcc02c () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#13 0x00007f3ade427661 in SNPSle_2d2fd458016b400992fd9ab2a0fdb32c6f2b844c48b17d83df25b9e183b1601bee55d6829cbd16f320fdd5ef41ed8b40507b3cd523561a430ea48b1012386f73ade201d47d2de403c79c27cf7a97e1669573370d35e1857d () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#14 0x00007f3ade427772 in SNPSle_2d2fd458016b40091440d223d498268aa254c09b6b8ebd2c85f663914c00ec949387b982aa59f5ddeee03769aa003a27 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#15 0x00007f3ade420a3a in SNPSle_2d2fd458016b4009011b4e28906103fefb0bf8c59f9eac831695bab6bbd4fc7469a06e026c65e15b192fa0f4252c87c0 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#16 0x00007f3ade40e52e in SNPSle_2d2fd458016b4009cc77f49b0e43bc98da027ad471f98d879130cc234e82f2e2a790519a38a3163a () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#17 0x00007f3ade43665a in SNPSle_8d1b2179acedd1750d9ea76e91c880e6697d0235e2188a318e4307e320e143a0 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#18 0x00007f3ade44d9d4 in SNPSle_e67072563947ded775fb6688f9bb34d7 () from /usr/local/packages/synopsys_2015/vcs-mx//linux64/lib/libhflib.so
#19 0x0000000001b836c8 in ag::valLoaderList::getLoaderID(ag::metaParentObj const&, ag::infLoader*&, bool&) const ()
#20 0x0000000001bf6c00 in ag::metaDbObj::traceSignal(char const*, bool) ()
#21 0x0000000001bf615b in ag::metaDbObj::setIsLoadAllChildValues(bool, bool) ()
#22 0x0000000001931c8d in ag::fieldViewWaveItem::initializeItem() ()
#23 0x0000000001917e90 in ag::fieldViewGroupItem::createFieldViewItem(ag::metaBaseObj*, QListViewItem*, bool, ag::signalObject*) ()
#24 0x000000000191776f in ag::fieldViewGroupItem::populateGroup(ag::wgtSignalGroup*, QListViewItem*, bool, bool, bool) ()
#25 0x000000000199e1e5 in ag::waveListView::tclAddGroup(QString const&, ll_list_s*, bool, bool, bool, bool, bool) ()
#26 0x00000000018f745e in ag::gui_list_add_group_cmd(void*, cci_interp_s*, ll_list_s*) ()
#27 0x000000000267a83e in cci_check_command ()
#28 0x00000000027ecd9f in TclInvokeStringCommand ()
#29 0x00000000027ee3c2 in TclEvalObjvInternal ()
#30 0x00000000027ee70f in Tcl_EvalEx ()
#31 0x00000000027eebb7 in Tcl_Eval ()
#32 0x0000000001e0bf60 in ag::ucliProcessIF::tclEval(char const*, QString*, bool) ()
#33 0x0000000001e188c7 in ag::ucliProcessIF::executeCommand(QString const&, QString*, bool) ()
#34 0x0000000001e18ff6 in ag::ucliProcessIF::tclEvalSafe(QString const&, QString*, bool, bool) ()
#35 0x0000000001e19786 in ag::ucliProcessIF::executeScriptCommand(QString const&, int, QString const&, QString*, bool) ()
#36 0x0000000001e1de66 in ag::ucliProcessIF::guiSource(void*, Tcl_Interp*, int, char const**) ()
#37 0x00000000027ecd9f in TclInvokeStringCommand ()
#38 0x00000000027ee3c2 in TclEvalObjvInternal ()
#39 0x00000000027ee70f in Tcl_EvalEx ()
#40 0x00000000027ef393 in Tcl_EvalObjEx ()
#41 0x000000000283c0e1 in Tcl_UplevelObjCmd ()
#42 0x00000000027ee3c2 in TclEvalObjvInternal ()
#43 0x0000000002812e49 in ?? ()
#44 0x00000000028178a6 in TclCompEvalObj ()
#45 0x000000000283bad0 in TclObjInterpProc ()
#46 0x00000000027ee3c2 in TclEvalObjvInternal ()
#47 0x00000000027ef20b in Tcl_EvalObjv ()
#48 0x00000000027ef36e in Tcl_EvalObjEx ()
#49 0x000000000283c0c7 in Tcl_UplevelObjCmd ()
#50 0x00000000027ee3c2 in TclEvalObjvInternal ()
#51 0x0000000002812e49 in ?? ()
#52 0x00000000028178a6 in TclCompEvalObj ()
#53 0x00000000027ef3c4 in Tcl_EvalObjEx ()
#54 0x00000000027f595b in Tcl_CatchObjCmd ()
#55 0x00000000027ee3c2 in TclEvalObjvInternal ()
#56 0x0000000002812e49 in ?? ()
#57 0x00000000028178a6 in TclCompEvalObj ()
#58 0x000000000283bad0 in TclObjInterpProc ()
#59 0x00000000027ee3c2 in TclEvalObjvInternal ()
#60 0x00000000027ef20b in Tcl_EvalObjv ()
#61 0x000000000282b429 in ?? ()
#62 0x00000000027ee3c2 in TclEvalObjvInternal ()
#63 0x00000000027ee70f in Tcl_EvalEx ()
#64 0x00000000026778bc in ?? ()
#65 0x000000000222d679 in ek_exec_cci_command_2(EkTclObjHandle&, cci_interp_s*, char const*, int, int, int, int, int, int, int) ()
#66 0x0000000002227910 in EkTclShellExecImpl::TExecCommandIF::runCommand(QString&) ()
#67 0x0000000002230e00 in EkShellExecutionImpl::TExecCommand::run() ()
#68 0x000000000223075d in EkShellExecutionImpl::startRun(EkShellExecutionImpl::TExecCommand*, EkTriState, EkTriState) ()
#69 0x00000000022308b0 in EkShellExecutionImpl::executeSync(QString const&, bool, bool, bool, QString*, EkShellDefs::TCmdSrc, bool, EkTriState, EkTriState, bool) ()
#70 0x0000000001f9b4b0 in utilEkShellImpl::executeSync(QString const&, bool, bool, bool, QString*, EkShellDefs::TCmdSrc, bool, EkTriState, EkTriState, bool) ()
#71 0x000000000113213f in ag::ovaShell::executeCmdWithFlags(QString const&, EkShellDefs::TMsgSeverity&, QString&, bool, bool, bool) ()
#72 0x000000000120697c in ag::wndConsole::slotExecuteCmdWithFlags(QString const&, bool, bool, bool, bool) ()
#73 0x0000000001f9cf98 in ag::utilFastTcl::invoke(bool, bool, bool, bool, bool, bool) ()
#74 0x0000000001fe56af in ag::baseSession::load(char const*, QDomDocument&, bool, bool) ()
#75 0x0000000001fe494a in ag::baseSession::load(char const*, bool, bool) ()
#76 0x000000000116de89 in ag::gui_load_session_cmd(void*, cci_interp_s*, ll_list_s*) ()
#77 0x000000000267a83e in cci_check_command ()
#78 0x00000000027ecd9f in TclInvokeStringCommand ()
#79 0x00000000027ee3c2 in TclEvalObjvInternal ()
#80 0x0000000002812e49 in ?? ()
#81 0x00000000028178a6 in TclCompEvalObj ()
#82 0x000000000283bad0 in TclObjInterpProc ()
#83 0x00000000027ee3c2 in TclEvalObjvInternal ()
#84 0x00000000027ef20b in Tcl_EvalObjv ()
#85 0x00000000027ef36e in Tcl_EvalObjEx ()
#86 0x000000000283c0c7 in Tcl_UplevelObjCmd ()
#87 0x00000000027ee3c2 in TclEvalObjvInternal ()
#88 0x0000000002812e49 in ?? ()
#89 0x00000000028178a6 in TclCompEvalObj ()
#90 0x00000000027ef3c4 in Tcl_EvalObjEx ()
#91 0x00000000027f595b in Tcl_CatchObjCmd ()
#92 0x00000000027ee3c2 in TclEvalObjvInternal ()
#93 0x0000000002812e49 in ?? ()
#94 0x00000000028178a6 in TclCompEvalObj ()
#95 0x000000000283bad0 in TclObjInterpProc ()
#96 0x00000000027ee3c2 in TclEvalObjvInternal ()
#97 0x00000000027ef20b in Tcl_EvalObjv ()
#98 0x000000000282b429 in ?? ()
#99 0x00000000027ee3c2 in TclEvalObjvInternal ()
#100 0x0000000002812e49 in ?? ()
#101 0x00000000028178a6 in TclCompEvalObj ()
#102 0x000000000283bad0 in TclObjInterpProc ()
#103 0x00000000027ee3c2 in TclEvalObjvInternal ()
#104 0x00000000027ef20b in Tcl_EvalObjv ()
#105 0x00000000027ef36e in Tcl_EvalObjEx ()
#106 0x000000000283c0c7 in Tcl_UplevelObjCmd ()
#107 0x00000000027ee3c2 in TclEvalObjvInternal ()
#108 0x0000000002812e49 in ?? ()
#109 0x00000000028178a6 in TclCompEvalObj ()
#110 0x00000000027ef3c4 in Tcl_EvalObjEx ()
#111 0x00000000027f595b in Tcl_CatchObjCmd ()
#112 0x00000000027ee3c2 in TclEvalObjvInternal ()
#113 0x0000000002812e49 in ?? ()
#114 0x00000000028178a6 in TclCompEvalObj ()
#115 0x000000000283bad0 in TclObjInterpProc ()
#116 0x00000000027ee3c2 in TclEvalObjvInternal ()
#117 0x00000000027ef20b in Tcl_EvalObjv ()
#118 0x000000000282b429 in ?? ()
#119 0x00000000027ee3c2 in TclEvalObjvInternal ()
#120 0x00000000027ee70f in Tcl_EvalEx ()
#121 0x00000000026778bc in ?? ()
#122 0x000000000222d679 in ek_exec_cci_command_2(EkTclObjHandle&, cci_interp_s*, char const*, int, int, int, int, int, int, int) ()
#123 0x0000000002227910 in EkTclShellExecImpl::TExecCommandIF::runCommand(QString&) ()
#124 0x0000000002230e00 in EkShellExecutionImpl::TExecCommand::run() ()
#125 0x000000000223075d in EkShellExecutionImpl::startRun(EkShellExecutionImpl::TExecCommand*, EkTriState, EkTriState) ()
#126 0x00000000022308b0 in EkShellExecutionImpl::executeSync(QString const&, bool, bool, bool, QString*, EkShellDefs::TCmdSrc, bool, EkTriState, EkTriState, bool) ()
#127 0x0000000001f9b4b0 in utilEkShellImpl::executeSync(QString const&, bool, bool, bool, QString*, EkShellDefs::TCmdSrc, bool, EkTriState, EkTriState, bool) ()
#128 0x000000000113213f in ag::ovaShell::executeCmdWithFlags(QString const&, EkShellDefs::TMsgSeverity&, QString&, bool, bool, bool) ()
#129 0x000000000120697c in ag::wndConsole::slotExecuteCmdWithFlags(QString const&, bool, bool, bool, bool) ()
#130 0x0000000001f9cf98 in ag::utilFastTcl::invoke(bool, bool, bool, bool, bool, bool) ()
#131 0x00000000012fa93d in ag::dlgSimSetup::runTclCmd(QString const&, bool) ()
#132 0x00000000012fc918 in ag::dlgSimSetup::beginRebuildandStart(bool) ()
#133 0x00000000012fcac6 in ag::dlgSimSetup::slotOKClicked() ()
#134 0x000000000134a6d4 in ag::dlgSimSetup::qt_invoke(int, QUObject*) ()
#135 0x0000000002908012 in QObject::activate_signal(QConnectionList*, QUObject*) ()
#136 0x00000000029080d2 in QObject::activate_signal(int) ()
#137 0x0000000002932430 in QWidget::event(QEvent*) ()
#138 0x00000000028ba975 in QApplication::internalNotify(QObject*, QEvent*) ()
#139 0x00000000028bad05 in QApplication::notify(QObject*, QEvent*) ()
#140 0x000000000200b584 in EkExtQtApp::notify(QObject*, QEvent*) ()
#141 0x0000000001fdde1d in ag::baseQtApp::notify(QObject*, QEvent*) ()
#142 0x0000000002870526 in QETWidget::translateMouseEvent(_XEvent const*) ()
#143 0x000000000286f070 in QApplication::x11ProcessEvent(_XEvent*) ()
#144 0x000000000287d1fa in QEventLoop::processEvents(unsigned int) ()
#145 0x000000000111b751 in ag::ovaEventLoop::processEvents(unsigned int) ()
#146 0x00000000028cab69 in QEventLoop::enterLoop() ()
#147 0x00000000028caaca in QEventLoop::exec() ()
#148 0x000000000111b0bf in run_cci_event_loop ()
#149 0x00000000010daab4 in ag::ovaAppInst::enterEventLoop(int, char**) ()
#150 0x0000000000de3aa9 in main ()
Completed context dump data 'VPD API Function'
==========================================================================
