INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HWSynLab/Lab03/Lab03.srcs/sources_1/new/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [C:/HWSynLab/Lab03/Lab03.srcs/sources_1/new/bcd.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/HWSynLab/Lab03/Lab03.srcs/sources_1/new/bcd.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HWSynLab/Lab03/Lab03.srcs/sim_1/new/test_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bcd
