/*********************************************
 * Author:				Barakat S. Muharib
 * Creation Data:		23 Feb, 2024
 * Version:				v1.0
 * Compiler:			GNU ARM-GCC
 * Controller:			STM32F401CCU6
 * Layer:				MCAL
 ********************************************/
/*********************************************
 * Version	  Date				  Author				  Description
 * v1.0		  23 Feb, 2024	Barakat S. Muharib		  Initial Creation
*********************************************/


// Header Guard File
#ifndef RCC_PRIVATE_H
#define RCC_PRIVATE_H

//RCC  Register definitions according to register map
#define     RCC_BASE_ADDRESS        0x40023800
#define     RCC_CR                    *((volatile u32 *)(RCC_BASE_ADDRESS + 0x00))
#define     RCC_PLLCFGR                *((volatile u32 *)(RCC_BASE_ADDRESS + 0x04))
#define     RCC_CFGR                  *((volatile u32 *)(RCC_BASE_ADDRESS + 0x08))
#define     RCC_AHB1RSTR              *((volatile u32 *)(RCC_BASE_ADDRESS + 0x10))
#define     RCC_AHB2RSTR              *((volatile u32 *)(RCC_BASE_ADDRESS + 0x14))
#define     RCC_APB2RSTR              *((volatile u32 *)(RCC_BASE_ADDRESS + 0x24))
#define     RCC_AHB1ENR               *((volatile u32 *)(RCC_BASE_ADDRESS + 0x30))
#define     RCC_AHB2ENR               *((volatile u32 *)(RCC_BASE_ADDRESS + 0x34))
#define     RCC_APB1ENR               *((volatile u32 *)(RCC_BASE_ADDRESS + 0x40))
#define     RCC_APB2ENR               *((volatile u32 *)(RCC_BASE_ADDRESS + 0x44))
#define     RCC_AHB1LPENR             *((volatile u32 *)(RCC_BASE_ADDRESS + 0x50))
#define     RCC_AHB2LPENR             *((volatile u32 *)(RCC_BASE_ADDRESS + 0x54))
#define     RCC_APB2LPENR             *((volatile u32 *)(RCC_BASE_ADDRESS + 0x64))
#define     RRCC_BDCR                 *((volatile u32 *)(RCC_BASE_ADDRESS + 0x70))
#define     RRCC_CSR                  *((volatile u32 *)(RCC_BASE_ADDRESS + 0x74))
#define     RCC_SSCGR                 *((volatile u32 *)(RCC_BASE_ADDRESS + 0x80))
#define     RCC_PLLI2SCFGR            *((volatile u32 *)(RCC_BASE_ADDRESS + 0x84))

// Definitions of the 3 types of Input Clock to the Processor
#define     RCC_CLK_HSI		            0
#define     RCC_CLK_HSE		            1
#define     RCC_CLK_PLL		            2

// AHB Clock Prescaler Setting 
#define     RCC_AHB_PRESCALER_MASK	    1111
#define 	RCC_AHB_DIV_1		        0000
#define 	RCC_AHB_DIV_2		        1000
#define 	RCC_AHB_DIV_4		        1001
#define 	RCC_AHB_DIV_8		        1010
#define 	RCC_AHB_DIV_16		        1011
#define 	RCC_AHB_DIV_64		        1100
#define 	RCC_AHB_DIV_128		        1101
#define 	RCC_AHB_DIV_256		        1110
#define 	RCC_AHB_DIV_512		        1111

// APB1 Clock Prescaler Setting
#define 	RCC_APB1_PRESCALER_MASK	    111
#define     RCC_APB1_DIV_1 		        000
#define     RCC_APB1_DIV_2 		        100
#define     RCC_APB1_DIV_4 		        101
#define     RCC_APB1_DIV_8 		        110
#define     RCC_APB1_DIV_16 	        111

// APB2 Clock Prescaler Setting
#define 	RCC_APB2_PRESCALER_MASK	    111
#define     RCC_APB2_DIV_1 		        000
#define     RCC_APB2_DIV_2 		        100
#define     RCC_APB2_DIV_4 		        101
#define     RCC_APB2_DIV_8 		        110
#define     RCC_APB2_DIV_16 	        111

#endif