WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2530416 heartbeat IPC: 3.952 cumulative IPC: 3.952 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5030513 heartbeat IPC: 4 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6280520 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6280520 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10934494 heartbeat IPC: 1.694 cumulative IPC: 1.074 (Simulation time: 00 hr 01 min 07 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_825.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 18885613 heartbeat IPC: 1.258 cumulative IPC: 1.19 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 30088327 heartbeat IPC: 0.8926 cumulative IPC: 1.05 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 38490693 heartbeat IPC: 1.19 cumulative IPC: 1.087 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 47291662 heartbeat IPC: 1.136 cumulative IPC: 1.097 (Simulation time: 00 hr 03 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_825.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000002 cycles: 55376449 heartbeat IPC: 1.237 cumulative IPC: 1.12 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 66680115 heartbeat IPC: 0.8847 cumulative IPC: 1.076 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 75354322 heartbeat IPC: 1.153 cumulative IPC: 1.086 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 83792775 heartbeat IPC: 1.185 cumulative IPC: 1.097 (Simulation time: 00 hr 06 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_825.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000003 cycles: 94964901 heartbeat IPC: 0.8951 cumulative IPC: 1.071 (Simulation time: 00 hr 07 min 23 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 92777672 cumulative IPC: 1.078 (Simulation time: 00 hr 07 min 42 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 92777672 cumulative IPC: 1.078 (Simulation time: 00 hr 07 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_825.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 100000004 cycles: 92777672
CPU 0 Branch Prediction Accuracy: 83.34% MPKI: 25.76 Average ROB Occupancy at Mispredict: 19.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0176
BRANCH_INDIRECT: 0.646
BRANCH_CONDITIONAL: 25
BRANCH_DIRECT_CALL: 0.0479
BRANCH_INDIRECT_CALL: 0.0171
BRANCH_RETURN: 0.027

L1D TOTAL        ACCESS:   21647828 HIT:   19556694 MISS:    2091134
L1D LOAD         ACCESS:   13645909 HIT:   12370823 MISS:    1275086
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7993141 HIT:    7181507 MISS:     811634
L1D TRANSLATION  ACCESS:       8778 HIT:       4364 MISS:       4414
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 104.4 cycles
L1I TOTAL        ACCESS:     155076 HIT:     106199 MISS:      48877
L1I LOAD         ACCESS:     155076 HIT:     106199 MISS:      48877
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 111.3 cycles
L2C TOTAL        ACCESS:    1184258 HIT:     460526 MISS:     723732
L2C LOAD         ACCESS:     773608 HIT:     244699 MISS:     528909
L2C RFO          ACCESS:     181720 HIT:      10535 MISS:     171185
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     224522 HIT:     203662 MISS:      20860
L2C TRANSLATION  ACCESS:       4408 HIT:       1630 MISS:       2778
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 309.7 cycles
LLC TOTAL        ACCESS:     884456 HIT:     225034 MISS:     659422
LLC LOAD         ACCESS:     528909 HIT:     145783 MISS:     383126
LLC RFO          ACCESS:     171185 HIT:      15671 MISS:     155514
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     181584 HIT:      63352 MISS:     118232
LLC TRANSLATION  ACCESS:       2778 HIT:        228 MISS:       2550
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 317.8 cycles
cpu0_DTLB TOTAL        ACCESS:   18959601 HIT:   18888553 MISS:      71048
cpu0_DTLB LOAD         ACCESS:   18959601 HIT:   18888553 MISS:      71048
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.16 cycles
cpu0_ITLB TOTAL        ACCESS:     139291 HIT:     129156 MISS:      10135
cpu0_ITLB LOAD         ACCESS:     139291 HIT:     129156 MISS:      10135
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 24.43 cycles
cpu0_STLB TOTAL        ACCESS:      26292 HIT:      17864 MISS:       8428
cpu0_STLB LOAD         ACCESS:      26292 HIT:      17864 MISS:       8428
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 149 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     310205
  ROW_BUFFER_MISS:     230938
 AVG DBUS CONGESTED CYCLE: 3.985
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       9633
  FULL:     151452
