#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Feb 21 15:44:51 2017
# Process ID: 23603
# Current directory: /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1
# Command line: vivado -log test_pound_FIR_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_pound_FIR_wrapper.tcl -notrace
# Log file: /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper.vdi
# Journal file: /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_pound_FIR_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_processing_system7_0_0/test_pound_FIR_processing_system7_0_0.xdc] for cell 'test_pound_FIR_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_processing_system7_0_0/test_pound_FIR_processing_system7_0_0.xdc] for cell 'test_pound_FIR_i/processing_system7_0/inst'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_rst_processing_system7_0_125M_0/test_pound_FIR_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_FIR_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_rst_processing_system7_0_125M_0/test_pound_FIR_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_FIR_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_rst_processing_system7_0_125M_0/test_pound_FIR_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_FIR_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_rst_processing_system7_0_125M_0/test_pound_FIR_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_FIR_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1801.809 ; gain = 478.508 ; free physical = 2028 ; free virtual = 13478
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_axi_gpio_0_2/test_pound_FIR_axi_gpio_0_2_board.xdc] for cell 'test_pound_FIR_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_axi_gpio_0_2/test_pound_FIR_axi_gpio_0_2_board.xdc] for cell 'test_pound_FIR_i/axi_gpio_0/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_axi_gpio_0_2/test_pound_FIR_axi_gpio_0_2.xdc] for cell 'test_pound_FIR_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_axi_gpio_0_2/test_pound_FIR_axi_gpio_0_2.xdc] for cell 'test_pound_FIR_i/axi_gpio_0/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_add_const_0_1/add_const_ooc.xdc] for cell 'test_pound_FIR_i/add_const_0/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_add_const_0_1/add_const_ooc.xdc] for cell 'test_pound_FIR_i/add_const_0/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_add_const_0_2/add_const_ooc.xdc] for cell 'test_pound_FIR_i/add_const_1/U0'
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/ip/test_pound_FIR_add_const_0_2/add_const_ooc.xdc] for cell 'test_pound_FIR_i/add_const_1/U0'
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'adc_clk' already exists, overwriting the previous clock with the same name. [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc:7]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc]
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/gpio.xdc]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/gpio.xdc]
Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/spi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1802.809 ; gain = 794.207 ; free physical = 2037 ; free virtual = 13475
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1834.824 ; gain = 32.016 ; free physical = 2028 ; free virtual = 13466
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 25683ceec

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 672d10a5

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2025 ; free virtual = 13463

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 231 cells.
Phase 2 Constant propagation | Checksum: 18d253155

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2025 ; free virtual = 13463

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1028 unconnected nets.
INFO: [Opt 31-11] Eliminated 1968 unconnected cells.
Phase 3 Sweep | Checksum: 1411096a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2025 ; free virtual = 13463

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: d93b1208

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2024 ; free virtual = 13462

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2024 ; free virtual = 13462
Ending Logic Optimization Task | Checksum: d93b1208

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1841.824 ; gain = 0.000 ; free physical = 2024 ; free virtual = 13462

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 136c7a01b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1952 ; free virtual = 13390
Ending Power Optimization Task | Checksum: 136c7a01b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.984 ; gain = 145.160 ; free physical = 1952 ; free virtual = 13390
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.984 ; gain = 184.176 ; free physical = 1952 ; free virtual = 13390
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1949 ; free virtual = 13390
INFO: [Common 17-1381] The checkpoint '/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1947 ; free virtual = 13386
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1946 ; free virtual = 13385

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 872ba424

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1945 ; free virtual = 13385

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 205745c83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1936 ; free virtual = 13376

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 205745c83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1936 ; free virtual = 13376
Phase 1 Placer Initialization | Checksum: 205745c83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1936 ; free virtual = 13376

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23e24953d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23e24953d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3527c7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab0909c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab0909c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1aca492d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13374

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2313ff100

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13373

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fd10eabe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13373

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fd10eabe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13373
Phase 3 Detail Placement | Checksum: 1fd10eabe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1934 ; free virtual = 13373

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.579. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1643ad798

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13372
Phase 4.1 Post Commit Optimization | Checksum: 1643ad798

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1643ad798

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1643ad798

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1736aa48d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1736aa48d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371
Ending Placer Task | Checksum: 128ecae8f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1932 ; free virtual = 13371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1925 ; free virtual = 13371
INFO: [Common 17-1381] The checkpoint '/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1930 ; free virtual = 13371
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1930 ; free virtual = 13371
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1930 ; free virtual = 13372
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a40f6806 ConstDB: 0 ShapeSum: 84dd4689 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112697c28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1905 ; free virtual = 13345

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112697c28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1905 ; free virtual = 13345

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112697c28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1902 ; free virtual = 13342

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112697c28

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1902 ; free virtual = 13342
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e7ef3e75

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1887 ; free virtual = 13331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.707  | TNS=0.000  | WHS=-0.996 | THS=-260.893|

Phase 2 Router Initialization | Checksum: 1db1370fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1879 ; free virtual = 13328

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1033cd3e2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1877 ; free virtual = 13318

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 129ff601c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c888ce26

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a96c03bb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11fd31578

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
Phase 4 Rip-up And Reroute | Checksum: 11fd31578

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124141702

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.367  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 124141702

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124141702

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
Phase 5 Delay and Skew Optimization | Checksum: 124141702

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10a041f7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.367  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f114581

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
Phase 6 Post Hold Fix | Checksum: 15f114581

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.85543 %
  Global Horizontal Routing Utilization  = 2.20611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12fb7bee1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12fb7bee1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2228ba2ac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.367  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2228ba2ac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1872 ; free virtual = 13313
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1986.984 ; gain = 0.000 ; free physical = 1864 ; free virtual = 13312
INFO: [Common 17-1381] The checkpoint '/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/test_pound_FIR/test_pound_FIR.runs/impl_1/test_pound_FIR_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file test_pound_FIR_wrapper_power_routed.rpt -pb test_pound_FIR_wrapper_power_summary_routed.pb -rpx test_pound_FIR_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile test_pound_FIR_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg input test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg output test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_pound_FIR_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2273.926 ; gain = 281.902 ; free physical = 1523 ; free virtual = 12972
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 15:47:01 2017...
