// Seed: 2038899084
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  wire id_3;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  wand id_3,
    output wire id_4,
    output tri0 id_5,
    input  tri1 id_6
);
  id_8(
      id_5, id_3
  );
  initial
    if (1) begin : LABEL_0
      if (1) id_4 = 1;
    end
  assign id_5 = {-1, 1, id_1 + id_6 == id_0, -1, id_2};
  assign id_5 = id_6;
  assign id_5 = id_1 === 1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
