
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSANPASOS_VENTAJA_RUIDO_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSANSTEPS_VENTAJA_e7.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSANSTEPS_VENTAJA_e7.v' to AST representation.
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSA_RUIDO_VENTAJA_e5.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSA_VENTAJA_e4.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSA_VENTAJA_e4.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSA_WInd_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSA_WInd_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e8'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SARSA_WInd_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SARSA_WInd_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e9'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsaNada_e10.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsaNada_e10.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10_1'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsaNada_e6.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsaNada_e6.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e6'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsaNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsaNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e8'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/Sarsa_Ruido_e9_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/Sarsa_Ruido_e9_1.v' to AST representation.
Storing AST representation for module `$abstract\Sarsa_Ruido_e9_1'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsanStepsNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsanStepsNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsanStepsNada_e8'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/SarsanstepsNada_e8_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/SarsanstepsNada_e8_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsanstepsNada_e8_1'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/e7_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/gmun/Downloads/2Bits2op/e9_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/2Bits2op/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

19. Executing HIERARCHY pass (managing design hierarchy).

20. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e10_1'.
Generating RTLIL representation for module `\SarsaNada_e10_1'.

20.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1

20.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\SarsanstepsNada_e8_1'.
Removing unused module `$abstract\SarsanStepsNada_e8'.
Removing unused module `$abstract\Sarsa_Ruido_e9_1'.
Removing unused module `$abstract\SarsaNada_e8'.
Removing unused module `$abstract\SarsaNada_e6'.
Removing unused module `$abstract\SarsaNada_e10_1'.
Removing unused module `$abstract\SarsaNada_e10'.
Removing unused module `$abstract\SarsaNStepsRuido_e9'.
Removing unused module `$abstract\SARSA_WInd_e9'.
Removing unused module `$abstract\SARSA_WInd_e8'.
Removing unused module `$abstract\SARSA_VENTAJA_e4'.
Removing unused module `$abstract\SARSA_RUIDO_e9'.
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Removed 17 unused modules.
Renaming module SarsaNada_e10_1 to SarsaNada_e10_1.

21. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/hierarchy.dot'.
Dumping module SarsaNada_e10_1 to page 1.

22. Executing TRIBUF pass.

23. Executing HIERARCHY pass (managing design hierarchy).

23.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1

23.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1
Removed 0 unused modules.

24. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:24$21 in module SarsaNada_e10_1.
Removed a total of 0 dead cases.

26. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

27. Executing PROC_INIT pass (extract init attributes).

28. Executing PROC_ARST pass (detect async resets in processes).

29. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

30. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SarsaNada_e10_1.$proc$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:24$21'.
     1/1: $1\corrected[3:0]

31. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SarsaNada_e10_1.\corrected' from process `\SarsaNada_e10_1.$proc$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:24$21'.

32. Executing PROC_DFF pass (convert process syncs to FFs).

33. Executing PROC_MEMWR pass (convert process memory writes to cells).

34. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\SarsaNada_e10_1.$proc$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:24$21'.
Removing empty process `SarsaNada_e10_1.$proc$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:24$21'.
Cleaned up 1 empty switch.

35. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e10_1...
Found and reported 0 problems.

36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.
<suppressed ~7 debug messages>

37. Executing FLATTEN pass (flatten design).

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 0 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

48. Executing FSM pass (extract and optimize FSM).

48.1. Executing FSM_DETECT pass (finding FSMs in design).

48.2. Executing FSM_EXTRACT pass (extracting FSM from design).

48.3. Executing FSM_OPT pass (simple optimizations of FSMs).

48.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

48.5. Executing FSM_OPT pass (simple optimizations of FSMs).

48.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

48.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

48.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

49. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

54. Executing OPT_DFF pass (perform DFF optimizations).

55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

57. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port A of cell SarsaNada_e10_1.$not$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:14$9 ($not).
Removed top 31 bits (of 32) from port Y of cell SarsaNada_e10_1.$not$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:14$9 ($not).
Removed top 1 bits (of 2) from port Y of cell SarsaNada_e10_1.$add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:17$11 ($add).
Removed top 1 bits (of 4) from port B of cell SarsaNada_e10_1.$add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$16 ($add).
Removed top 1 bits (of 4) from port B of cell SarsaNada_e10_1.$add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$18 ($add).
Removed top 2 bits (of 4) from port B of cell SarsaNada_e10_1.$add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20 ($add).
Removed top 1 bits (of 2) from wire SarsaNada_e10_1.columna4.

58. Executing PEEPOPT pass (run peephole optimizers).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

60. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SarsaNada_e10_1:
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:17$11 ($add).
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:19$12 ($add).
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:20$13 ($add).
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$16 ($add).
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$18 ($add).
  creating $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20 ($add).
  merging $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$18 into $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20.
  merging $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$16 into $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20.
  merging $macc model for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:20$13 into $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20.
  creating $alu model for $macc $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:19$12.
  creating $alu model for $macc $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:17$11.
  creating $macc cell for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:23$20: $auto$alumacc.cc:365:replace_macc$27
  creating $alu cell for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:17$11: $auto$alumacc.cc:485:replace_alu$28
  creating $alu cell for $add$/home/gmun/Downloads/2Bits2op/SarsaNada_e10_1.v:19$12: $auto$alumacc.cc:485:replace_alu$31
  created 2 $alu and 1 $macc cells.

61. Executing SHARE pass (SAT-based resource sharing).

62. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

67. Executing OPT_DFF pass (perform DFF optimizations).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 3 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

70. Rerunning OPT passes. (Maybe there is more to do…)

71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

77. Executing MEMORY pass.

77.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

77.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

77.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

77.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

77.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

77.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

77.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

77.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

77.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

77.10. Executing MEMORY_COLLECT pass (generating $mem cells).

78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

79. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

81. Executing OPT_DFF pass (perform DFF optimizations).

82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

83. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

89. Executing OPT_SHARE pass.

90. Executing OPT_DFF pass (perform DFF optimizations).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

93. Executing TECHMAP pass (map to technology primitives).

93.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

93.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper maccmap for cells of type $macc.
  add { \columna4 3'000 } (4 bits, unsigned)
  add { \columna2 1'0 } (3 bits, unsigned)
  add { \pp1 2'00 } (3 bits, unsigned)
  add bits { \A [0] \B [1] } (2 bits)
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~526 debug messages>

94. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.
<suppressed ~60 debug messages>

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

96. Executing OPT_DFF pass (perform DFF optimizations).

97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 2 unused cells and 119 unused wires.
<suppressed ~3 debug messages>

98. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

100. Executing OPT_DFF pass (perform DFF optimizations).

101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

102. Executing ABC pass (technology mapping using ABC).

102.1. Extracting gate netlist of module `\SarsaNada_e10_1' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 35 wires to a netlist network with 4 inputs and 4 outputs.

102.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

102.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:        2
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

103. Executing OPT pass (performing simple optimizations).

103.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

103.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

103.3. Executing OPT_DFF pass (perform DFF optimizations).

103.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 0 unused cells and 26 unused wires.
<suppressed ~6 debug messages>

103.5. Finished fast OPT passes.

104. Executing HIERARCHY pass (managing design hierarchy).

104.1. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1

104.2. Analyzing design hierarchy..
Top module:  \SarsaNada_e10_1
Removed 0 unused modules.

105. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e10_1...
Found and reported 0 problems.

106. Printing statistics.

=== SarsaNada_e10_1 ===

   Number of wires:                 29
   Number of wire bits:             38
   Number of public wires:           9
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_ANDNOT_                       4
     $_AND_                          4
     $_MUX_                          2
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        1
     $_OR_                           5
     $_XOR_                          5

107. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module SarsaNada_e10_1 to page 1.

108. Executing OPT pass (performing simple optimizations).

108.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

108.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

108.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SarsaNada_e10_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

108.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SarsaNada_e10_1.
Performed a total of 0 changes.

108.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SarsaNada_e10_1'.
Removed a total of 0 cells.

108.6. Executing OPT_DFF pass (perform DFF optimizations).

108.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..

108.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SarsaNada_e10_1.

108.9. Finished OPT passes. (There is nothing left to do.)

109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 0 unused cells and 6 unused wires.
<suppressed ~6 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/tmp/f4683a72450844198853a2d078ae6ce8.lib ",
   "modules": {
      "\\SarsaNada_e10_1": {
         "num_wires":         23,
         "num_wire_bits":     28,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 4,
            "$_MUX_": 2,
            "$_NAND_": 2,
            "$_NOR_": 1,
            "$_ORNOT_": 1,
            "$_OR_": 5,
            "$_XOR_": 5
         }
      }
   },
      "design": {
         "num_wires":         23,
         "num_wire_bits":     28,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 4,
            "$_MUX_": 2,
            "$_NAND_": 2,
            "$_NOR_": 1,
            "$_ORNOT_": 1,
            "$_OR_": 5,
            "$_XOR_": 5
         }
      }
}

110. Printing statistics.

=== SarsaNada_e10_1 ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_ANDNOT_                       4
     $_AND_                          4
     $_MUX_                          2
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        1
     $_OR_                           5
     $_XOR_                          5

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

111. Executing TECHMAP pass (map to technology primitives).

111.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

112. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

113. Executing TECHMAP pass (map to technology primitives).

113.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

114. Executing SIMPLEMAP pass (map simple cells to gate primitives).

115. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

115.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\SarsaNada_e10_1':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/tmp/f4683a72450844198853a2d078ae6ce8.lib ",
   "modules": {
      "\\SarsaNada_e10_1": {
         "num_wires":         23,
         "num_wire_bits":     28,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 4,
            "$_MUX_": 2,
            "$_NAND_": 2,
            "$_NOR_": 1,
            "$_ORNOT_": 1,
            "$_OR_": 5,
            "$_XOR_": 5
         }
      }
   },
      "design": {
         "num_wires":         23,
         "num_wire_bits":     28,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 4,
            "$_MUX_": 2,
            "$_NAND_": 2,
            "$_NOR_": 1,
            "$_ORNOT_": 1,
            "$_OR_": 5,
            "$_XOR_": 5
         }
      }
}

116. Printing statistics.

=== SarsaNada_e10_1 ===

   Number of wires:                 23
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_ANDNOT_                       4
     $_AND_                          4
     $_MUX_                          2
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                        1
     $_OR_                           5
     $_XOR_                          5

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/AREA_0.abc'…

117. Executing ABC pass (technology mapping using ABC).

117.1. Extracting gate netlist of module `\SarsaNada_e10_1' to `/tmp/yosys-abc-n8rbUz/input.blif'..
Extracted 24 gates and 28 wires to a netlist network with 4 inputs and 4 outputs.

117.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-n8rbUz/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-n8rbUz/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-n8rbUz/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/tmp/f4683a72450844198853a2d078ae6ce8.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/tmp/f4683a72450844198853a2d078ae6ce8.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      8 (  0.0 %)   Cap = 16.8 ff (  6.2 %)   Area =       62.56 ( 87.5 %)   Delay =   603.85 ps  ( 50.0 %)               
ABC: Path  0 --       3 : 0    3 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   9.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       9 : 2    4 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =  78.4  -20.5 ps  S =  92.1 ps  Cin =  4.4 ff  Cout =  14.4 ff  Cmax = 295.7 ff  G =  309  
ABC: Path  2 --      13 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 418.8 -230.5 ps  S = 420.1 ps  Cin =  4.4 ff  Cout =  38.1 ff  Cmax = 141.9 ff  G =  856  
ABC: Path  3 --      15 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 603.9  -65.9 ps  S = 373.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi2 (\A [1]).  End-point = po1 (\P [1]).
ABC: netlist                       : i/o =    4/    4  lat =    0  nd =     8  edge =     21  area =62.58  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-n8rbUz/output.blif 

117.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

118. Executing SETUNDEF pass (replace undef values with defined constants).

119. Executing HILOMAP pass (mapping to constant drivers).

120. Executing SPLITNETS pass (splitting up multi-bit signals).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SarsaNada_e10_1..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

122. Executing INSBUF pass (insert buffer cells for connected wires).

123. Executing CHECK pass (checking for obvious problems).
Checking module SarsaNada_e10_1...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/2Bits2op/runs/SarsaNada_e10_1/tmp/f4683a72450844198853a2d078ae6ce8.lib ",
   "modules": {
      "\\SarsaNada_e10_1": {
         "num_wires":         7,
         "num_wire_bits":     12,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "area":              62.560000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 2,
            "sky130_fd_sc_hd__o211a_2": 2,
            "sky130_fd_sc_hd__o21a_2": 1
         }
      }
   },
      "design": {
         "num_wires":         7,
         "num_wire_bits":     12,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "area":              62.560000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 2,
            "sky130_fd_sc_hd__o211a_2": 2,
            "sky130_fd_sc_hd__o21a_2": 1
         }
      }
}

124. Printing statistics.

=== SarsaNada_e10_1 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__o211a_2        2
     sky130_fd_sc_hd__o21a_2         1

   Chip area for module '\SarsaNada_e10_1': 62.560000
     of which used for sequential elements: 0.000000 (0.00%)

125. Executing Verilog backend.
Dumping module `\SarsaNada_e10_1'.

126. Executing JSON backend.
