{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1892, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012408746406435966, "power__switching__total": 0.000538138032425195, "power__leakage__total": 1.3258721232034532e-08, "power__total": 0.001779025886207819, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.944196, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.642636, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.314296, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.789912, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.856137, "clock__skew__worst_setup": 3.196238, "timing__hold__ws": 0.105797, "timing__setup__ws": -4.012378, "timing__hold__tns": 0.0, "timing__setup__tns": -214.620033, "timing__hold__wns": 0.0, "timing__setup__wns": -4.012378, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 89, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.05 161.77", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24435.4, "design__core__area": 19398.6, "design__instance__area": 15177.1, "design__instance__count__stdcell": 1892, "design__instance__area__stdcell": 15177.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.782379, "design__instance__utilization__stdcell": 0.782379, "floorplan__design__io": 211, "design__io__hpwl": 8491238, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 36471.1, "design__violations": 0, "design__instance__count__setup_buffer": 28, "design__instance__count__hold_buffer": 43, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "route__net": 1734, "route__net__special": 2, "route__drc_errors__iter:1": 1552, "route__wirelength__iter:1": 42349, "route__drc_errors__iter:2": 779, "route__wirelength__iter:2": 41969, "route__drc_errors__iter:3": 631, "route__wirelength__iter:3": 41777, "route__drc_errors__iter:4": 103, "route__wirelength__iter:4": 41677, "route__drc_errors__iter:5": 5, "route__wirelength__iter:5": 41666, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 41666, "route__drc_errors": 0, "route__wirelength": 41666, "route__vias": 11393, "route__vias__singlecut": 11393, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 331.74, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.821176, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.14002, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.877878, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.859794, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -71.277061, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.859794, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.604517, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.057964, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.107635, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.927422, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.925543, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.611606, "timing__hold__ws__corner:min_tt_025C_1v80": 0.311583, "timing__setup__ws__corner:min_tt_025C_1v80": 1.877217, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.788049, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.07587, "timing__hold__ws__corner:min_ss_100C_1v60": 0.874872, "timing__setup__ws__corner:min_ss_100C_1v60": -3.710868, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -67.404877, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.710868, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.592211, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.039319, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.105797, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.989326, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.963676, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.672088, "timing__hold__ws__corner:max_tt_025C_1v80": 0.317223, "timing__setup__ws__corner:max_tt_025C_1v80": 1.688259, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 23, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.856137, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.196238, "timing__hold__ws__corner:max_ss_100C_1v60": 0.88314, "timing__setup__ws__corner:max_ss_100C_1v60": -4.012378, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -75.938095, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.012378, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 23, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.617844, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.075486, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10971, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.853211, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 23, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 23, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79802, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00041304, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00198144, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00212046, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000380732, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00212046, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000413, "ir__drop__worst": 0.00198, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}