

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling73d12597f62e83fd68a45fffe9b379b8  /home/pars/Documents/sim_7/pr_base
Extracting PTX file and ptxas options    1: pr_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/pr_base
self exe links to: /home/pars/Documents/sim_7/pr_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/pr_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/pr_base "
self exe links to: /home/pars/Documents/sim_7/pr_base
Extracting specific PTX file named pr_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x560f93c77b52, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfS3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=44, lmem=0, smem=44, cmem=404
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfS3_' : regs=43, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x560f93c7723f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x560f93c77035, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfS3_ : hostFun 0x0x560f93c76e77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x560f93c76cbc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e24d; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e388; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e389; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38a; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38b; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38c; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38d; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38e; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e38f; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e390; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560f93c7e391; deviceAddress = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_61f75dc7_7_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-BerkStan.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 685230 |E| 7600595
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (2677 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf5a9a8dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x560f93c76cbc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_base.1.sm_75.ptx:50) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_base.1.sm_75.ptx:66) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (2677,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 38988
gpu_sim_insn = 15075962
gpu_ipc =     386.6821
gpu_tot_sim_cycle = 38988
gpu_tot_sim_insn = 15075962
gpu_tot_ipc =     386.6821
gpu_tot_issued_cta = 2677
gpu_occupancy = 90.4734% 
gpu_tot_occupancy = 90.4734% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.5908
partiton_level_parallism_total  =       6.5908
partiton_level_parallism_util =       7.7115
partiton_level_parallism_util_total  =       7.7115
L2_BW  =     287.8860 GB/Sec
L2_BW_total  =     287.8860 GB/Sec
gpu_total_sim_rate=43825

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2560
	L1D_cache_core[1]: Access = 8064, Miss = 8064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3226
	L1D_cache_core[2]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2559
	L1D_cache_core[3]: Access = 8736, Miss = 8736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2469
	L1D_cache_core[4]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2130
	L1D_cache_core[5]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2236
	L1D_cache_core[6]: Access = 8352, Miss = 8352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2979
	L1D_cache_core[7]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2597
	L1D_cache_core[8]: Access = 8736, Miss = 8736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2530
	L1D_cache_core[9]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2315
	L1D_cache_core[10]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2462
	L1D_cache_core[11]: Access = 8448, Miss = 8448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2500
	L1D_cache_core[12]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2387
	L1D_cache_core[13]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543
	L1D_cache_core[14]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2493
	L1D_cache_core[15]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2428
	L1D_cache_core[16]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606
	L1D_cache_core[17]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2200
	L1D_cache_core[18]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2284
	L1D_cache_core[19]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2529
	L1D_cache_core[20]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2142
	L1D_cache_core[21]: Access = 8514, Miss = 8514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952
	L1D_cache_core[22]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2627
	L1D_cache_core[23]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2501
	L1D_cache_core[24]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[25]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2400
	L1D_cache_core[26]: Access = 8640, Miss = 8640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2369
	L1D_cache_core[27]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2472
	L1D_cache_core[28]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2661
	L1D_cache_core[29]: Access = 8544, Miss = 8544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2434
	L1D_total_cache_accesses = 256962
	L1D_total_cache_misses = 256962
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 73829
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.169
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 171308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 85654

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 72737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1092
ctas_completed 2677, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
529, 529, 529, 529, 529, 529, 529, 529, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 506, 529, 529, 529, 529, 529, 529, 529, 529, 
gpgpu_n_tot_thrd_icount = 15761408
gpgpu_n_tot_w_icount = 492544
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171308
gpgpu_n_mem_write_global = 85654
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1370460
gpgpu_n_store_insn = 685230
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2741248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:220902	W0_Idle:77496	W0_Scoreboard:3261254	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:12	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:492532
single_issue_nums: WS0:123142	WS1:123142	WS2:123130	WS3:123130	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1370464 {8:171308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3426160 {40:85654,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6852320 {40:171308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 685232 {8:85654,}
maxmflatency = 1329 
max_icnt2mem_latency = 404 
maxmrqlatency = 720 
max_icnt2sh_latency = 119 
averagemflatency = 389 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 6 
mrq_lat_table:29231 	7307 	10067 	13030 	20297 	24129 	33376 	26424 	12558 	529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74271 	135121 	47418 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	227258 	25198 	1701 	2805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	175177 	34578 	20243 	16013 	9409 	1542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	315 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8396      8387      8641      8640      5647      5709      5795      5790      5801      5802      7135      7138      7272      7273      7451      7464 
dram[1]:      8394      8395      8636      8641      5738      5677      5802      5801      5822      5822      7142      7141      7278      7284      7446      7450 
dram[2]:      8367      8386      8608      8615      5768      5616      5773      5794      5800      5813      7103      7110      7279      7283      7421      7424 
dram[3]:      8371      8375      8621      8623      5555      5585      5794      5794      5811      5810      7107      7108      7275      7298      7443      7440 
dram[4]:      8379      8389      8631      8630      5646      5707      5795      5790      5801      5802      7131      7133      7304      7289      7445      7455 
dram[5]:      8385      8387      8627      8630      5737      5676      5801      5800      5822      5822      7133      7133      7295      7305      7434      7459 
dram[6]:      8368      8372      8613      8619      5768      5616      5773      5794      5800      5813      7110      7116      7253      7258      7446      7442 
dram[7]:      8378      8381      8622      8625      5555      5585      5794      5794      5811      5810      7118      7120      7261      7268      7451      7456 
dram[8]:      8389      8389      8630      8633      5646      5707      5795      5790      5801      5802      7126      7136      7271      7273      7453      7456 
dram[9]:      8386      8389      8633      8634      5737      5676      5801      5800      5822      5822      7132      7136      7275      7275      7453      7454 
dram[10]:      8379      8383      8620      8626      5768      5616      5773      5794      5800      5813      7122      7111      7269      7260      7468      7459 
dram[11]:      8388      8391      8630      8632      5555      5585      5794      5794      5811      5810      7119      7117      7264      7283      7478      7473 
average row accesses per activate:
dram[0]: 32.275864 30.193548 25.944445 27.470589 28.967741 28.062500 30.933332 30.933332 25.971428 25.971428 29.866667 32.000000 20.799999 21.581396 33.103447 35.555557 
dram[1]: 29.125000 30.064516 27.470589 24.578947 29.096775 26.529411 27.176470 30.799999 24.000000 27.545454 29.866667 32.000000 23.794872 25.888889 30.967741 33.103447 
dram[2]: 26.514286 26.628571 27.470589 23.350000 24.486486 28.156250 30.896551 25.111111 27.545454 29.354839 27.151516 33.185184 23.200001 26.514286 30.000000 35.555557 
dram[3]: 28.242424 30.064516 26.571428 26.571428 31.172413 32.285713 24.888889 27.411764 28.375000 27.424242 29.866667 34.461540 25.777779 26.514286 34.285713 33.103447 
dram[4]: 28.242424 27.411764 26.685715 27.411764 25.828571 25.771429 26.628571 25.888889 25.942858 26.705883 30.896551 33.185184 25.081081 22.634146 34.285713 33.103447 
dram[5]: 29.000000 25.888889 28.060606 25.027027 31.137932 32.285713 22.190475 22.000000 30.366667 28.312500 30.896551 35.840000 24.315790 22.634146 34.285713 29.090910 
dram[6]: 29.935484 27.411764 25.722221 27.235294 30.166666 28.281250 28.903225 32.428570 33.629631 31.275862 29.866667 35.840000 22.439024 25.081081 33.103447 33.103447 
dram[7]: 24.526316 25.888889 25.135136 25.081081 23.736841 26.500000 24.888889 29.125000 32.535713 32.500000 30.896551 29.866667 26.285715 25.777779 34.285713 33.103447 
dram[8]: 31.066668 27.411764 27.235294 30.866667 25.857143 28.250000 28.242424 26.628571 31.413794 29.258064 30.896551 33.185184 24.864864 27.757576 33.103447 30.967741 
dram[9]: 24.526316 24.526316 26.457144 29.870968 27.303030 27.303030 23.299999 27.058823 31.413794 31.413794 27.151516 29.866667 22.095238 23.589743 33.103447 34.285713 
dram[10]: 30.933332 29.125000 23.150000 27.235294 24.351351 26.500000 24.216217 25.333334 29.419355 29.387096 28.903225 29.866667 23.000000 24.210526 30.000000 35.555557 
dram[11]: 30.064516 29.125000 28.212122 25.750000 25.027779 26.529411 28.903225 28.363636 30.299999 30.299999 30.896551 33.185184 20.622223 27.294117 35.555557 34.285713 
average row locality = 176948/6311 = 28.038029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       872       872       860       860       824       824       864       864       832       832       832       832       872       864       896       896 
dram[1]:       868       868       860       860       824       824       860       860       832       832       832       832       864       868       896       896 
dram[2]:       864       868       860       860       832       828       832       840       832       832       832       832       864       864       896       896 
dram[3]:       868       868       856       856       828       828       832       868       832       832       832       832       864       864       896       896 
dram[4]:       868       868       860       858       828       828       868       868       832       832       832       832       864       864       896       896 
dram[5]:       864       868       852       852       828       828       868       860       832       832       832       832       860       864       896       896 
dram[6]:       864       868       852       852       828       828       832       844       832       832       832       832       856       864       896       896 
dram[7]:       868       868       856       854       828       828       832       868       832       832       832       832       856       864       896       896 
dram[8]:       868       868       852       852       828       828       868       868       832       832       832       832       856       852       896       896 
dram[9]:       868       868       852       852       828       828       868       856       832       832       832       832       864       856       896       896 
dram[10]:       864       868       852       852       828       828       832       848       832       832       832       832       856       856       896       896 
dram[11]:       868       868       856       852       828       828       832       872       832       832       832       832       864       864       896       896 
total dram reads = 163840
bank skew: 896/824 = 1.09
chip skew: 13696/13604 = 1.01
number of total write accesses:
dram[0]:       256       256       296       296       296       296       256       256       308       308       256       256       256       256       256       256 
dram[1]:       256       256       296       296       312       312       256       256       320       308       256       256       256       256       256       256 
dram[2]:       256       256       296       296       296       292       256       256       308       312       256       256       256       256       256       256 
dram[3]:       256       256       296       296       304       304       256       256       304       292       256       256       256       256       256       256 
dram[4]:       256       256       296       296       304       296       256       256       304       304       256       256       256       256       256       256 
dram[5]:       256       256       296       296       300       304       256       256       316       296       256       256       256       256       256       256 
dram[6]:       256       256       296       296       308       308       256       256       304       300       256       256       256       256       256       256 
dram[7]:       256       256       296       296       296       292       256       256       316       312       256       256       256       256       256       256 
dram[8]:       256       256       296       296       308       304       256       256       316       300       256       256       256       256       256       256 
dram[9]:       256       256       296       296       292       292       256       256       316       316       256       256       256       256       256       256 
dram[10]:       256       256       296       296       292       292       256       256       320       316       256       256       256       256       256       256 
dram[11]:       256       256       300       300       292       296       256       256       308       308       256       256       256       256       256       256 
total dram writes = 52432
bank skew: 320/256 = 1.25
chip skew: 4404/4356 = 1.01
average mf latency per bank:
dram[0]:        480       493       444       459       456       462       464       472       467       479       449       458       446       447       453       460
dram[1]:        479       492       441       464       447       456       486       512       477       480       463       475       459       477       443       476
dram[2]:        475       478       439       465       476       474       478       500       480       496       463       484       445       456       438       458
dram[3]:        450       453       434       443       446       481       490       495       469       484       453       484       451       460       420       432
dram[4]:        469       471       427       435       445       460       474       506       462       467       458       479       454       464       438       456
dram[5]:        486       493       449       466       457       477       480       496       464       475       450       457       445       470       440       456
dram[6]:        466       485       453       467       465       476       511       519       490       489       461       476       448       457       441       445
dram[7]:        460       464       447       441       435       460       478       469       454       465       453       474       457       468       436       453
dram[8]:        445       474       421       434       449       460       464       490       457       483       453       481       450       461       441       450
dram[9]:        478       473       437       443       456       463       490       503       445       463       465       468       448       449       438       465
dram[10]:        469       486       425       455       477       474       485       487       467       478       445       450       438       441       434       446
dram[11]:        475       474       428       452       447       478       490       492       456       463       444       473       447       446       439       455
maximum mf latency per bank:
dram[0]:        975      1006       927       886       976       997       835       869       923       952       679       670       898       865       787      1003
dram[1]:        890       845       844       941       980       817       920       980       942       968       817       820       816      1139       834      1106
dram[2]:        769       833       783       856      1054       850       865       913       950      1063       801       927       676       961       871       871
dram[3]:        835       833       727       745       751       888       861       860       914       945       760       841       765       841       657       756
dram[4]:        865       855       661       714       869       878       841      1023       921       952       708       729       884      1123       859       907
dram[5]:        849       920       819       878       889      1066       858       904       942       966       751       822       832       908       939       895
dram[6]:        847       860       873       941       848       908      1068       913      1006       985       768       778       747      1136       764       771
dram[7]:       1037      1028       870       913       934      1046      1142      1100       914       917       704       756       804       829       673       731
dram[8]:        838       870       732       775       822       824       872       904       921       969       712       722       766       768       834       802
dram[9]:        857       751       753       753       820       979       863      1018       942       966       808       775       760       724       765       840
dram[10]:       1083       994       869       822      1035       873       935       913       950      1042       717       839       665      1329       763       729
dram[11]:        855       876       810       832       751       989       822       832       914       917       650       723       763      1015       757      1040

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80934 n_act=525 n_pre=509 n_ref_event=0 n_req=14786 n_rd=13696 n_rd_L2_A=0 n_write=0 n_wr_bk=4360 bw_util=0.7224
n_activity=80536 dram_eff=0.8968
bk0: 872a 78708i bk1: 872a 78136i bk2: 860a 75594i bk3: 860a 75699i bk4: 824a 79484i bk5: 824a 77946i bk6: 864a 79049i bk7: 864a 77750i bk8: 832a 80585i bk9: 832a 80248i bk10: 832a 79374i bk11: 832a 78701i bk12: 872a 80538i bk13: 864a 79948i bk14: 896a 77649i bk15: 896a 76622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964493
Row_Buffer_Locality_read = 0.974372
Row_Buffer_Locality_write = 0.840367
Bank_Level_Parallism = 4.604805
Bank_Level_Parallism_Col = 4.408663
Bank_Level_Parallism_Ready = 1.996696
write_to_read_ratio_blp_rw_average = 0.343973
GrpLevelPara = 3.237214 

BW Util details:
bwutil = 0.722377 
total_CMD = 99981 
util_bw = 72224 
Wasted_Col = 5867 
Wasted_Row = 492 
Idle = 21398 

BW Util Bottlenecks: 
RCDc_limit = 1640 
RCDWRc_limit = 215 
WTRc_limit = 4982 
RTWc_limit = 7709 
CCDLc_limit = 4468 
rwq = 0 
CCDLc_limit_alone = 3315 
WTRc_limit_alone = 4644 
RTWc_limit_alone = 6894 

Commands details: 
total_CMD = 99981 
n_nop = 80934 
Read = 13696 
Write = 0 
L2_Alloc = 0 
L2_WB = 4360 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 14786 
total_req = 18056 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 18056 
Row_Bus_Util =  0.010342 
CoL_Bus_Util = 0.180594 
Either_Row_CoL_Bus_Util = 0.190506 
Issued_on_Two_Bus_Simul_Util = 0.000430 
issued_two_Eff = 0.002258 
queue_avg = 29.792271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80899 n_act=528 n_pre=512 n_ref_event=0 n_req=14777 n_rd=13676 n_rd_L2_A=0 n_write=0 n_wr_bk=4404 bw_util=0.7233
n_activity=80664 dram_eff=0.8966
bk0: 868a 81673i bk1: 868a 79778i bk2: 860a 75386i bk3: 860a 73553i bk4: 824a 77853i bk5: 824a 77719i bk6: 860a 76616i bk7: 860a 76376i bk8: 832a 79228i bk9: 832a 79095i bk10: 832a 78535i bk11: 832a 76615i bk12: 864a 80760i bk13: 868a 79317i bk14: 896a 77833i bk15: 896a 76909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964269
Row_Buffer_Locality_read = 0.974188
Row_Buffer_Locality_write = 0.841054
Bank_Level_Parallism = 4.697969
Bank_Level_Parallism_Col = 4.502399
Bank_Level_Parallism_Ready = 2.061430
write_to_read_ratio_blp_rw_average = 0.365862
GrpLevelPara = 3.255430 

BW Util details:
bwutil = 0.723337 
total_CMD = 99981 
util_bw = 72320 
Wasted_Col = 6198 
Wasted_Row = 415 
Idle = 21048 

BW Util Bottlenecks: 
RCDc_limit = 1587 
RCDWRc_limit = 239 
WTRc_limit = 5729 
RTWc_limit = 9073 
CCDLc_limit = 5398 
rwq = 0 
CCDLc_limit_alone = 3694 
WTRc_limit_alone = 5229 
RTWc_limit_alone = 7869 

Commands details: 
total_CMD = 99981 
n_nop = 80899 
Read = 13676 
Write = 0 
L2_Alloc = 0 
L2_WB = 4404 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 14777 
total_req = 18080 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 18080 
Row_Bus_Util =  0.010402 
CoL_Bus_Util = 0.180834 
Either_Row_CoL_Bus_Util = 0.190856 
Issued_on_Two_Bus_Simul_Util = 0.000380 
issued_two_Eff = 0.001991 
queue_avg = 31.422550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80976 n_act=536 n_pre=520 n_ref_event=0 n_req=14722 n_rd=13632 n_rd_L2_A=0 n_write=0 n_wr_bk=4360 bw_util=0.7198
n_activity=80491 dram_eff=0.8941
bk0: 864a 79509i bk1: 868a 77976i bk2: 860a 76447i bk3: 860a 75308i bk4: 832a 77078i bk5: 828a 76603i bk6: 832a 80193i bk7: 840a 76813i bk8: 832a 80240i bk9: 832a 79901i bk10: 832a 79477i bk11: 832a 79750i bk12: 864a 82035i bk13: 864a 81198i bk14: 896a 77998i bk15: 896a 77949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963592
Row_Buffer_Locality_read = 0.973151
Row_Buffer_Locality_write = 0.844037
Bank_Level_Parallism = 4.573499
Bank_Level_Parallism_Col = 4.384706
Bank_Level_Parallism_Ready = 2.045902
write_to_read_ratio_blp_rw_average = 0.346118
GrpLevelPara = 3.223878 

BW Util details:
bwutil = 0.719817 
total_CMD = 99981 
util_bw = 71968 
Wasted_Col = 6052 
Wasted_Row = 572 
Idle = 21389 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 232 
WTRc_limit = 4905 
RTWc_limit = 7848 
CCDLc_limit = 4661 
rwq = 0 
CCDLc_limit_alone = 3646 
WTRc_limit_alone = 4684 
RTWc_limit_alone = 7054 

Commands details: 
total_CMD = 99981 
n_nop = 80976 
Read = 13632 
Write = 0 
L2_Alloc = 0 
L2_WB = 4360 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 14722 
total_req = 17992 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 17992 
Row_Bus_Util =  0.010562 
CoL_Bus_Util = 0.179954 
Either_Row_CoL_Bus_Util = 0.190086 
Issued_on_Two_Bus_Simul_Util = 0.000430 
issued_two_Eff = 0.002263 
queue_avg = 31.230734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39052 -   mf: uid=527053, sid4294967295:w4294967295, part=3, addr=0xc2bb4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38956), 
Ready @ 39065 -   mf: uid=527054, sid4294967295:w4294967295, part=3, addr=0xc2bb5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38969), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=81003 n_act=510 n_pre=494 n_ref_event=0 n_req=14741 n_rd=13652 n_rd_L2_A=0 n_write=0 n_wr_bk=4356 bw_util=0.7205
n_activity=80661 dram_eff=0.893
bk0: 868a 79898i bk1: 868a 79927i bk2: 856a 78144i bk3: 856a 76025i bk4: 828a 78562i bk5: 828a 78232i bk6: 832a 77079i bk7: 868a 77639i bk8: 832a 78563i bk9: 832a 78021i bk10: 832a 79684i bk11: 832a 77342i bk12: 864a 80188i bk13: 864a 79952i bk14: 896a 77396i bk15: 896a 76819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965403
Row_Buffer_Locality_read = 0.974582
Row_Buffer_Locality_write = 0.850321
Bank_Level_Parallism = 4.622057
Bank_Level_Parallism_Col = 4.434575
Bank_Level_Parallism_Ready = 1.996522
write_to_read_ratio_blp_rw_average = 0.354549
GrpLevelPara = 3.205151 

BW Util details:
bwutil = 0.720457 
total_CMD = 99981 
util_bw = 72032 
Wasted_Col = 6350 
Wasted_Row = 445 
Idle = 21154 

BW Util Bottlenecks: 
RCDc_limit = 1568 
RCDWRc_limit = 233 
WTRc_limit = 5133 
RTWc_limit = 8678 
CCDLc_limit = 5245 
rwq = 0 
CCDLc_limit_alone = 3774 
WTRc_limit_alone = 4813 
RTWc_limit_alone = 7527 

Commands details: 
total_CMD = 99981 
n_nop = 81003 
Read = 13652 
Write = 0 
L2_Alloc = 0 
L2_WB = 4356 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 14741 
total_req = 18008 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 18008 
Row_Bus_Util =  0.010042 
CoL_Bus_Util = 0.180114 
Either_Row_CoL_Bus_Util = 0.189816 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.001792 
queue_avg = 30.187546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80901 n_act=537 n_pre=521 n_ref_event=0 n_req=14784 n_rd=13694 n_rd_L2_A=0 n_write=0 n_wr_bk=4359 bw_util=0.7223
n_activity=80706 dram_eff=0.8948
bk0: 868a 79072i bk1: 868a 78243i bk2: 860a 75921i bk3: 858a 75508i bk4: 828a 79394i bk5: 828a 79050i bk6: 868a 78780i bk7: 868a 74022i bk8: 832a 79493i bk9: 832a 79769i bk10: 832a 79795i bk11: 832a 77740i bk12: 864a 82877i bk13: 864a 80439i bk14: 896a 76639i bk15: 896a 74371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963677
Row_Buffer_Locality_read = 0.973784
Row_Buffer_Locality_write = 0.836697
Bank_Level_Parallism = 4.650964
Bank_Level_Parallism_Col = 4.461740
Bank_Level_Parallism_Ready = 2.034490
write_to_read_ratio_blp_rw_average = 0.354389
GrpLevelPara = 3.241925 

BW Util details:
bwutil = 0.722257 
total_CMD = 99981 
util_bw = 72210 
Wasted_Col = 6131 
Wasted_Row = 548 
Idle = 21092 

BW Util Bottlenecks: 
RCDc_limit = 1500 
RCDWRc_limit = 298 
WTRc_limit = 5319 
RTWc_limit = 8899 
CCDLc_limit = 5185 
rwq = 0 
CCDLc_limit_alone = 3545 
WTRc_limit_alone = 4827 
RTWc_limit_alone = 7751 

Commands details: 
total_CMD = 99981 
n_nop = 80901 
Read = 13694 
Write = 0 
L2_Alloc = 0 
L2_WB = 4359 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 14784 
total_req = 18053 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 18053 
Row_Bus_Util =  0.010582 
CoL_Bus_Util = 0.180564 
Either_Row_CoL_Bus_Util = 0.190836 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.001625 
queue_avg = 30.233284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80920 n_act=535 n_pre=519 n_ref_event=0 n_req=14756 n_rd=13664 n_rd_L2_A=0 n_write=0 n_wr_bk=4368 bw_util=0.7214
n_activity=80275 dram_eff=0.8985
bk0: 864a 78796i bk1: 868a 77936i bk2: 852a 73312i bk3: 852a 72747i bk4: 828a 80558i bk5: 828a 77364i bk6: 868a 74564i bk7: 860a 72130i bk8: 832a 78174i bk9: 832a 78157i bk10: 832a 80871i bk11: 832a 80033i bk12: 860a 80993i bk13: 864a 79028i bk14: 896a 77718i bk15: 896a 75482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963744
Row_Buffer_Locality_read = 0.973653
Row_Buffer_Locality_write = 0.839744
Bank_Level_Parallism = 4.827791
Bank_Level_Parallism_Col = 4.641529
Bank_Level_Parallism_Ready = 2.122098
write_to_read_ratio_blp_rw_average = 0.359844
GrpLevelPara = 3.292861 

BW Util details:
bwutil = 0.721417 
total_CMD = 99981 
util_bw = 72128 
Wasted_Col = 5920 
Wasted_Row = 574 
Idle = 21359 

BW Util Bottlenecks: 
RCDc_limit = 1775 
RCDWRc_limit = 253 
WTRc_limit = 4738 
RTWc_limit = 8626 
CCDLc_limit = 4816 
rwq = 0 
CCDLc_limit_alone = 3432 
WTRc_limit_alone = 4421 
RTWc_limit_alone = 7559 

Commands details: 
total_CMD = 99981 
n_nop = 80920 
Read = 13664 
Write = 0 
L2_Alloc = 0 
L2_WB = 4368 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 14756 
total_req = 18032 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 18032 
Row_Bus_Util =  0.010542 
CoL_Bus_Util = 0.180354 
Either_Row_CoL_Bus_Util = 0.190646 
Issued_on_Two_Bus_Simul_Util = 0.000250 
issued_two_Eff = 0.001312 
queue_avg = 30.917505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=81046 n_act=503 n_pre=487 n_ref_event=0 n_req=14701 n_rd=13608 n_rd_L2_A=0 n_write=0 n_wr_bk=4372 bw_util=0.7193
n_activity=80307 dram_eff=0.8956
bk0: 864a 79597i bk1: 868a 79080i bk2: 852a 75469i bk3: 852a 73243i bk4: 828a 80299i bk5: 828a 78929i bk6: 832a 76810i bk7: 844a 76456i bk8: 832a 80030i bk9: 832a 79521i bk10: 832a 79157i bk11: 832a 78256i bk12: 856a 81332i bk13: 864a 79698i bk14: 896a 76533i bk15: 896a 74472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965785
Row_Buffer_Locality_read = 0.975382
Row_Buffer_Locality_write = 0.846295
Bank_Level_Parallism = 4.702265
Bank_Level_Parallism_Col = 4.513810
Bank_Level_Parallism_Ready = 2.082236
write_to_read_ratio_blp_rw_average = 0.354920
GrpLevelPara = 3.245390 

BW Util details:
bwutil = 0.719337 
total_CMD = 99981 
util_bw = 71920 
Wasted_Col = 6112 
Wasted_Row = 408 
Idle = 21541 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 240 
WTRc_limit = 5136 
RTWc_limit = 7502 
CCDLc_limit = 5064 
rwq = 0 
CCDLc_limit_alone = 3733 
WTRc_limit_alone = 4703 
RTWc_limit_alone = 6604 

Commands details: 
total_CMD = 99981 
n_nop = 81046 
Read = 13608 
Write = 0 
L2_Alloc = 0 
L2_WB = 4372 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 14701 
total_req = 17980 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 17980 
Row_Bus_Util =  0.009902 
CoL_Bus_Util = 0.179834 
Either_Row_CoL_Bus_Util = 0.189386 
Issued_on_Two_Bus_Simul_Util = 0.000350 
issued_two_Eff = 0.001848 
queue_avg = 31.497904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80960 n_act=531 n_pre=515 n_ref_event=0 n_req=14734 n_rd=13642 n_rd_L2_A=0 n_write=0 n_wr_bk=4368 bw_util=0.7205
n_activity=80552 dram_eff=0.8943
bk0: 868a 80252i bk1: 868a 80175i bk2: 856a 75553i bk3: 854a 74627i bk4: 828a 79439i bk5: 828a 79252i bk6: 832a 76797i bk7: 868a 77437i bk8: 832a 80668i bk9: 832a 80273i bk10: 832a 78339i bk11: 832a 77112i bk12: 856a 80864i bk13: 864a 79890i bk14: 896a 78020i bk15: 896a 75081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963961
Row_Buffer_Locality_read = 0.974271
Row_Buffer_Locality_write = 0.835165
Bank_Level_Parallism = 4.616056
Bank_Level_Parallism_Col = 4.429984
Bank_Level_Parallism_Ready = 2.062407
write_to_read_ratio_blp_rw_average = 0.345057
GrpLevelPara = 3.213182 

BW Util details:
bwutil = 0.720537 
total_CMD = 99981 
util_bw = 72040 
Wasted_Col = 6240 
Wasted_Row = 555 
Idle = 21146 

BW Util Bottlenecks: 
RCDc_limit = 1656 
RCDWRc_limit = 287 
WTRc_limit = 5188 
RTWc_limit = 8029 
CCDLc_limit = 5008 
rwq = 0 
CCDLc_limit_alone = 3708 
WTRc_limit_alone = 4733 
RTWc_limit_alone = 7184 

Commands details: 
total_CMD = 99981 
n_nop = 80960 
Read = 13642 
Write = 0 
L2_Alloc = 0 
L2_WB = 4368 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 14734 
total_req = 18010 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 18010 
Row_Bus_Util =  0.010462 
CoL_Bus_Util = 0.180134 
Either_Row_CoL_Bus_Util = 0.190246 
Issued_on_Two_Bus_Simul_Util = 0.000350 
issued_two_Eff = 0.001840 
queue_avg = 29.581470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5815
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80974 n_act=509 n_pre=493 n_ref_event=0 n_req=14755 n_rd=13660 n_rd_L2_A=0 n_write=0 n_wr_bk=4380 bw_util=0.7217
n_activity=80419 dram_eff=0.8973
bk0: 868a 80268i bk1: 868a 77606i bk2: 852a 76604i bk3: 852a 76258i bk4: 828a 80260i bk5: 828a 78919i bk6: 868a 77792i bk7: 868a 76819i bk8: 832a 78797i bk9: 832a 77593i bk10: 832a 78966i bk11: 832a 75821i bk12: 856a 81979i bk13: 852a 82011i bk14: 896a 76194i bk15: 896a 75473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965503
Row_Buffer_Locality_read = 0.975549
Row_Buffer_Locality_write = 0.840183
Bank_Level_Parallism = 4.645993
Bank_Level_Parallism_Col = 4.454700
Bank_Level_Parallism_Ready = 2.081178
write_to_read_ratio_blp_rw_average = 0.342836
GrpLevelPara = 3.237673 

BW Util details:
bwutil = 0.721737 
total_CMD = 99981 
util_bw = 72160 
Wasted_Col = 6279 
Wasted_Row = 376 
Idle = 21166 

BW Util Bottlenecks: 
RCDc_limit = 1228 
RCDWRc_limit = 257 
WTRc_limit = 6084 
RTWc_limit = 7964 
CCDLc_limit = 5386 
rwq = 0 
CCDLc_limit_alone = 3885 
WTRc_limit_alone = 5505 
RTWc_limit_alone = 7042 

Commands details: 
total_CMD = 99981 
n_nop = 80974 
Read = 13660 
Write = 0 
L2_Alloc = 0 
L2_WB = 4380 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 14755 
total_req = 18040 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 18040 
Row_Bus_Util =  0.010022 
CoL_Bus_Util = 0.180434 
Either_Row_CoL_Bus_Util = 0.190106 
Issued_on_Two_Bus_Simul_Util = 0.000350 
issued_two_Eff = 0.001841 
queue_avg = 29.244076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80924 n_act=541 n_pre=525 n_ref_event=0 n_req=14752 n_rd=13660 n_rd_L2_A=0 n_write=0 n_wr_bk=4368 bw_util=0.7213
n_activity=80637 dram_eff=0.8943
bk0: 868a 77624i bk1: 868a 77963i bk2: 852a 75582i bk3: 852a 73709i bk4: 828a 78774i bk5: 828a 77688i bk6: 868a 75791i bk7: 856a 74709i bk8: 832a 80563i bk9: 832a 80476i bk10: 832a 77371i bk11: 832a 75675i bk12: 864a 79963i bk13: 856a 80344i bk14: 896a 78052i bk15: 896a 76607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963327
Row_Buffer_Locality_read = 0.973719
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 4.772250
Bank_Level_Parallism_Col = 4.575014
Bank_Level_Parallism_Ready = 2.079632
write_to_read_ratio_blp_rw_average = 0.354308
GrpLevelPara = 3.264965 

BW Util details:
bwutil = 0.721257 
total_CMD = 99981 
util_bw = 72112 
Wasted_Col = 6355 
Wasted_Row = 490 
Idle = 21024 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 228 
WTRc_limit = 6200 
RTWc_limit = 8112 
CCDLc_limit = 4835 
rwq = 0 
CCDLc_limit_alone = 3593 
WTRc_limit_alone = 5797 
RTWc_limit_alone = 7273 

Commands details: 
total_CMD = 99981 
n_nop = 80924 
Read = 13660 
Write = 0 
L2_Alloc = 0 
L2_WB = 4368 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 14752 
total_req = 18028 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 18028 
Row_Bus_Util =  0.010662 
CoL_Bus_Util = 0.180314 
Either_Row_CoL_Bus_Util = 0.190606 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.001942 
queue_avg = 30.185255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1853
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80982 n_act=540 n_pre=524 n_ref_event=0 n_req=14697 n_rd=13604 n_rd_L2_A=0 n_write=0 n_wr_bk=4372 bw_util=0.7192
n_activity=80217 dram_eff=0.8964
bk0: 864a 78686i bk1: 868a 79061i bk2: 852a 74511i bk3: 852a 72814i bk4: 828a 78166i bk5: 828a 77496i bk6: 832a 76916i bk7: 848a 75813i bk8: 832a 79431i bk9: 832a 79217i bk10: 832a 77147i bk11: 832a 76050i bk12: 856a 80341i bk13: 856a 80145i bk14: 896a 78427i bk15: 896a 77770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963258
Row_Buffer_Locality_read = 0.973390
Row_Buffer_Locality_write = 0.837145
Bank_Level_Parallism = 4.776684
Bank_Level_Parallism_Col = 4.580323
Bank_Level_Parallism_Ready = 2.081347
write_to_read_ratio_blp_rw_average = 0.366530
GrpLevelPara = 3.252057 

BW Util details:
bwutil = 0.719177 
total_CMD = 99981 
util_bw = 71904 
Wasted_Col = 6197 
Wasted_Row = 493 
Idle = 21387 

BW Util Bottlenecks: 
RCDc_limit = 1603 
RCDWRc_limit = 253 
WTRc_limit = 5209 
RTWc_limit = 9452 
CCDLc_limit = 4767 
rwq = 0 
CCDLc_limit_alone = 3363 
WTRc_limit_alone = 4824 
RTWc_limit_alone = 8433 

Commands details: 
total_CMD = 99981 
n_nop = 80982 
Read = 13604 
Write = 0 
L2_Alloc = 0 
L2_WB = 4372 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 14697 
total_req = 17976 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 17976 
Row_Bus_Util =  0.010642 
CoL_Bus_Util = 0.179794 
Either_Row_CoL_Bus_Util = 0.190026 
Issued_on_Two_Bus_Simul_Util = 0.000410 
issued_two_Eff = 0.002158 
queue_avg = 29.595644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5956
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=99981 n_nop=80981 n_act=516 n_pre=500 n_ref_event=0 n_req=14743 n_rd=13652 n_rd_L2_A=0 n_write=0 n_wr_bk=4364 bw_util=0.7208
n_activity=80614 dram_eff=0.8939
bk0: 868a 80510i bk1: 868a 79464i bk2: 856a 76331i bk3: 852a 75839i bk4: 828a 80072i bk5: 828a 78266i bk6: 832a 76567i bk7: 872a 74854i bk8: 832a 79510i bk9: 832a 78984i bk10: 832a 79240i bk11: 832a 77352i bk12: 864a 80538i bk13: 864a 81293i bk14: 896a 78140i bk15: 896a 75477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.974436
Row_Buffer_Locality_write = 0.846929
Bank_Level_Parallism = 4.633153
Bank_Level_Parallism_Col = 4.462495
Bank_Level_Parallism_Ready = 2.028251
write_to_read_ratio_blp_rw_average = 0.355144
GrpLevelPara = 3.210232 

BW Util details:
bwutil = 0.720777 
total_CMD = 99981 
util_bw = 72064 
Wasted_Col = 6185 
Wasted_Row = 609 
Idle = 21123 

BW Util Bottlenecks: 
RCDc_limit = 1508 
RCDWRc_limit = 311 
WTRc_limit = 5065 
RTWc_limit = 7610 
CCDLc_limit = 4759 
rwq = 0 
CCDLc_limit_alone = 3523 
WTRc_limit_alone = 4663 
RTWc_limit_alone = 6776 

Commands details: 
total_CMD = 99981 
n_nop = 80981 
Read = 13652 
Write = 0 
L2_Alloc = 0 
L2_WB = 4364 
n_act = 516 
n_pre = 500 
n_ref = 0 
n_req = 14743 
total_req = 18016 

Dual Bus Interface Util: 
issued_total_row = 1016 
issued_total_col = 18016 
Row_Bus_Util =  0.010162 
CoL_Bus_Util = 0.180194 
Either_Row_CoL_Bus_Util = 0.190036 
Issued_on_Two_Bus_Simul_Util = 0.000320 
issued_two_Eff = 0.001684 
queue_avg = 30.626040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10708, Miss = 10424, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10708, Miss = 10416, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10708, Miss = 10408, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10706, Miss = 10410, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10708, Miss = 10380, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10708, Miss = 10388, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10708, Miss = 10376, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10708, Miss = 10412, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10708, Miss = 10416, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10706, Miss = 10414, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10708, Miss = 10400, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10708, Miss = 10400, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10708, Miss = 10360, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10708, Miss = 10384, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10708, Miss = 10368, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10706, Miss = 10410, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10704, Miss = 10400, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10704, Miss = 10396, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10704, Miss = 10408, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10704, Miss = 10388, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10704, Miss = 10360, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10704, Miss = 10380, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10708, Miss = 10380, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10708, Miss = 10416, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256962
L2_total_cache_misses = 249494
L2_total_cache_miss_rate = 0.9709
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 122879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 171308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 85654
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.175

icnt_total_pkts_mem_to_simt=256962
icnt_total_pkts_simt_to_mem=256962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256962
Req_Network_cycles = 38988
Req_Network_injected_packets_per_cycle =       6.5908 
Req_Network_conflicts_per_cycle =       2.5356
Req_Network_conflicts_per_cycle_util =       2.9668
Req_Bank_Level_Parallism =       7.7115
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6492
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2746

Reply_Network_injected_packets_num = 256962
Reply_Network_cycles = 38988
Reply_Network_injected_packets_per_cycle =        6.5908
Reply_Network_conflicts_per_cycle =        3.4745
Reply_Network_conflicts_per_cycle_util =       4.0853
Reply_Bank_Level_Parallism =       7.7494
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2259
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2197
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 44 sec (344 sec)
gpgpu_simulation_rate = 43825 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf5a9a8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf5a9a8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560f93c76e77 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x108 (pr_base.1.sm_75.ptx:94) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (pr_base.1.sm_75.ptx:194) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (pr_base.1.sm_75.ptx:103) @%p2 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (pr_base.1.sm_75.ptx:110) @%p3 bra $L__BB1_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (pr_base.1.sm_75.ptx:131) @%p4 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (pr_base.1.sm_75.ptx:134) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (pr_base.1.sm_75.ptx:137) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (pr_base.1.sm_75.ptx:185) @%p6 bra $L__BB1_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pr_base.1.sm_75.ptx:188) cvta.to.global.u64 %rd31, %rd9;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfS3_' to stream 0, gridDim= (2677,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfS3_'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pull_stepiPKmPKiPfS3_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 16155748
gpu_sim_insn = 76284746
gpu_ipc =       4.7218
gpu_tot_sim_cycle = 16194736
gpu_tot_sim_insn = 91360708
gpu_tot_ipc =       5.6414
gpu_tot_issued_cta = 5354
gpu_occupancy = 11.6445% 
gpu_tot_occupancy = 12.1643% 
max_total_param_size = 0
gpu_stall_dramfull = 58255
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1250
partiton_level_parallism_total  =       0.1406
partiton_level_parallism_util =       1.7768
partiton_level_parallism_util_total  =       1.9457
L2_BW  =       5.4619 GB/Sec
L2_BW_total  =       6.1418 GB/Sec
gpu_total_sim_rate=3124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 350289, Miss = 80176, Miss_rate = 0.229, Pending_hits = 9693, Reservation_fails = 30204
	L1D_cache_core[1]: Access = 436113, Miss = 75714, Miss_rate = 0.174, Pending_hits = 9807, Reservation_fails = 21089
	L1D_cache_core[2]: Access = 286352, Miss = 55597, Miss_rate = 0.194, Pending_hits = 11068, Reservation_fails = 19766
	L1D_cache_core[3]: Access = 392750, Miss = 64190, Miss_rate = 0.163, Pending_hits = 11916, Reservation_fails = 18887
	L1D_cache_core[4]: Access = 413347, Miss = 77591, Miss_rate = 0.188, Pending_hits = 10901, Reservation_fails = 20572
	L1D_cache_core[5]: Access = 358174, Miss = 112832, Miss_rate = 0.315, Pending_hits = 9958, Reservation_fails = 103180
	L1D_cache_core[6]: Access = 329062, Miss = 72649, Miss_rate = 0.221, Pending_hits = 8446, Reservation_fails = 21578
	L1D_cache_core[7]: Access = 363446, Miss = 59602, Miss_rate = 0.164, Pending_hits = 8235, Reservation_fails = 17597
	L1D_cache_core[8]: Access = 450456, Miss = 73099, Miss_rate = 0.162, Pending_hits = 10208, Reservation_fails = 20163
	L1D_cache_core[9]: Access = 336431, Miss = 77777, Miss_rate = 0.231, Pending_hits = 14718, Reservation_fails = 34849
	L1D_cache_core[10]: Access = 644325, Miss = 82051, Miss_rate = 0.127, Pending_hits = 20120, Reservation_fails = 16632
	L1D_cache_core[11]: Access = 389945, Miss = 68391, Miss_rate = 0.175, Pending_hits = 11711, Reservation_fails = 21914
	L1D_cache_core[12]: Access = 325896, Miss = 57871, Miss_rate = 0.178, Pending_hits = 7949, Reservation_fails = 16470
	L1D_cache_core[13]: Access = 452082, Miss = 69814, Miss_rate = 0.154, Pending_hits = 6725, Reservation_fails = 16792
	L1D_cache_core[14]: Access = 489104, Miss = 82603, Miss_rate = 0.169, Pending_hits = 14177, Reservation_fails = 22538
	L1D_cache_core[15]: Access = 439911, Miss = 108344, Miss_rate = 0.246, Pending_hits = 16553, Reservation_fails = 65688
	L1D_cache_core[16]: Access = 357189, Miss = 79698, Miss_rate = 0.223, Pending_hits = 10624, Reservation_fails = 30019
	L1D_cache_core[17]: Access = 307468, Miss = 57281, Miss_rate = 0.186, Pending_hits = 11691, Reservation_fails = 18285
	L1D_cache_core[18]: Access = 486092, Miss = 95254, Miss_rate = 0.196, Pending_hits = 15310, Reservation_fails = 35800
	L1D_cache_core[19]: Access = 388380, Miss = 97127, Miss_rate = 0.250, Pending_hits = 11376, Reservation_fails = 49422
	L1D_cache_core[20]: Access = 362984, Miss = 67297, Miss_rate = 0.185, Pending_hits = 10727, Reservation_fails = 20845
	L1D_cache_core[21]: Access = 405283, Miss = 72999, Miss_rate = 0.180, Pending_hits = 9688, Reservation_fails = 19500
	L1D_cache_core[22]: Access = 454561, Miss = 89520, Miss_rate = 0.197, Pending_hits = 6140, Reservation_fails = 28933
	L1D_cache_core[23]: Access = 295774, Miss = 46786, Miss_rate = 0.158, Pending_hits = 9573, Reservation_fails = 15282
	L1D_cache_core[24]: Access = 539075, Miss = 88324, Miss_rate = 0.164, Pending_hits = 11064, Reservation_fails = 18242
	L1D_cache_core[25]: Access = 339106, Miss = 54253, Miss_rate = 0.160, Pending_hits = 6153, Reservation_fails = 11829
	L1D_cache_core[26]: Access = 269068, Miss = 72954, Miss_rate = 0.271, Pending_hits = 6239, Reservation_fails = 35175
	L1D_cache_core[27]: Access = 469492, Miss = 85171, Miss_rate = 0.181, Pending_hits = 2408, Reservation_fails = 19014
	L1D_cache_core[28]: Access = 333152, Miss = 86229, Miss_rate = 0.259, Pending_hits = 10670, Reservation_fails = 47304
	L1D_cache_core[29]: Access = 356539, Miss = 65929, Miss_rate = 0.185, Pending_hits = 12176, Reservation_fails = 22510
	L1D_total_cache_accesses = 11821846
	L1D_total_cache_misses = 2277123
	L1D_total_cache_miss_rate = 0.1926
	L1D_total_cache_pending_hits = 316024
	L1D_total_cache_reservation_fails = 840079
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9228699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 316024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 805582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 838802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1300233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 316024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11650538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 171308

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 513893
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 324515
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1277
ctas_completed 5354, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13121, 11709, 9037, 5606, 30117, 8290, 8132, 17231, 22637, 13302, 9934, 11040, 18239, 12837, 13867, 8091, 3073, 15143, 3910, 42019, 40001, 3858, 5335, 2546, 26565, 9165, 11498, 7241, 8562, 5296, 12371, 12781, 
gpgpu_n_tot_thrd_icount = 593572192
gpgpu_n_tot_w_icount = 18549131
gpgpu_n_stall_shd_mem = 2431362
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2105815
gpgpu_n_mem_write_global = 171308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17942110
gpgpu_n_store_insn = 1370460
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6167808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2030424
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 400938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:593717	W0_Idle:289996602	W0_Scoreboard:305314870	W1:11082917	W2:2206999	W3:999663	W4:740768	W5:324861	W6:193284	W7:149711	W8:157450	W9:125734	W10:123923	W11:99025	W12:57088	W13:52073	W14:47411	W15:46900	W16:101222	W17:39858	W18:41115	W19:36187	W20:35191	W21:53068	W22:33943	W23:29338	W24:31854	W25:30677	W26:37112	W27:41788	W28:66641	W29:50633	W30:54247	W31:79359	W32:1379091
single_issue_nums: WS0:4677588	WS1:3925666	WS2:5891715	WS3:4054162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16846520 {8:2105815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6852320 {40:171308,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84232600 {40:2105815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1370464 {8:171308,}
maxmflatency = 3530 
max_icnt2mem_latency = 2193 
maxmrqlatency = 985 
max_icnt2sh_latency = 272 
averagemflatency = 351 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 9 
mrq_lat_table:1055396 	29764 	33218 	58732 	137071 	55305 	48634 	38226 	22267 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	541882 	1641310 	72451 	16810 	4670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2086900 	155026 	21944 	8172 	3785 	1291 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1621396 	190408 	152091 	123766 	103076 	69919 	16391 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4401 	90540 	53 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   4775748   4786457   4892455   4887173   4808173   4809025    987252   4880778   3355301   3354059   2047909   2710538   3769303   3753329   4346841   4524783 
dram[1]:   4784882   4874991   4857443   4897306   4790203   4783700    897829    881003   3441321   3346389   2042639   2039527   3751464   3750532   4523292   4293826 
dram[2]:   4791383   4845914   4873463   4871144   4776687    417652   4777023   4881564   3359415   3361450   2037039   2034238   3760464   3759220   4560100   3832463 
dram[3]:   4828936   4863617   4882104   4863153   4869998    417919   4862648   4862538   3363825   3445928   2031438   2028638   3738900   3757445   4294348   4454608 
dram[4]:   4850042   4840940   4906039   4861890    418051   4732775   4881638   4884963   3447872   3448897   2690918   2022744   3716395   3728508   4446692   4439369 
dram[5]:   4818783   4789003   4856926   4862506   4724115   4715345    916440   4849302   3348850   3348527   1798771   2017144   3743195   3714520   4432254   4423477 
dram[6]:   5792925   4802644   4837483   5711206    418503   6597798   4893831   4893317   3344896   3340858   2014344   2454323   3769219   3721452   4415742   4454303 
dram[7]:   4801764   4799547   5684938   6856925   4797589   4788819   4888522    876851   3336517   3332367   2227625   2224494   3979694   3675034   4398184   4391088 
dram[8]:   4823968   4785129   4853375   4848004    276847    276986    930278    894568   3329050   3324077   2219351   2221104   3817325   3788029   4382429   4373659 
dram[9]:   5648230   4785242   6853557   5092644    277120   4974893    851278    851800   3278631   3268376   2217934   2214765   3706114   3849270   4386443   4355690 
dram[10]:   4749189   4747952   5694797   4848961   4966957   4959022   4883874   4895134   3323454   3323049   2211928   2652876   3812468   3693649   4348786   4364149 
dram[11]:   5686169   4790566   4936459   4972520   4953452    277776    862292   4884430   3150585   3158077   2205702   2646652   2294241   3758004   4356314   4354577 
average row accesses per activate:
dram[0]:  2.301460  2.283353  2.215977  2.229095  2.312707  2.342533  2.263484  2.251242  2.140569  2.194798  2.165963  2.198742  2.217667  2.242890  2.240047  2.284439 
dram[1]:  2.274602  2.305257  2.252897  2.255753  2.353719  2.370049  2.250292  2.283165  2.201590  2.192318  2.176454  2.243086  2.307254  2.270674  2.262864  2.263343 
dram[2]:  2.308174  2.284661  2.217503  2.226047  2.376394  2.403768  2.260985  2.229832  2.199149  2.251453  2.221359  2.215026  2.236438  2.261137  2.262382  2.302068 
dram[3]:  2.249710  2.284108  2.208463  2.209104  2.395801  2.389201  2.245753  2.250218  2.209156  2.230258  2.251541  2.218795  2.221203  2.255543  2.287332  2.303748 
dram[4]:  2.263296  2.300208  2.190773  2.224671  2.331712  2.383681  2.271072  2.247891  2.171606  2.238551  2.212060  2.236321  2.232659  2.248252  2.238262  2.254262 
dram[5]:  2.299672  2.295637  2.222382  2.190907  2.423247  2.403888  2.277778  2.275362  2.191027  2.156808  2.214740  2.219908  2.253505  2.250000  2.233382  2.280749 
dram[6]:  2.330317  2.309716  2.181486  2.183558  2.395269  2.388301  2.309961  2.314698  2.163870  2.192768  2.201843  2.213276  2.248614  2.210451  2.259096  2.303094 
dram[7]:  2.318932  2.275913  2.174648  2.192089  2.336787  2.340770  2.241842  2.266119  2.198687  2.216527  2.252131  2.227708  2.205378  2.242258  2.316188  2.293608 
dram[8]:  2.243612  2.271714  2.166106  2.208286  2.335669  2.377592  2.274446  2.282673  2.179197  2.213898  2.198283  2.190301  2.203196  2.267370  2.255357  2.281640 
dram[9]:  2.263219  2.277435  2.184589  2.188385  2.356265  2.384830  2.308084  2.345027  2.189856  2.193107  2.167651  2.244166  2.264068  2.274800  2.283215  2.305706 
dram[10]:  2.272834  2.288751  2.180383  2.224048  2.391454  2.344628  2.289803  2.247811  2.175493  2.215968  2.234421  2.214018  2.230480  2.215500  2.308366  2.312462 
dram[11]:  2.275669  2.261619  2.221010  2.268735  2.334653  2.341187  2.239696  2.308084  2.166760  2.197675  2.209329  2.233925  2.187851  2.225927  2.304296  2.275423 
average row locality = 1479837/655845 = 2.256382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7502      7512      7550      7568      7438      7416      7456      7482      7527      7539      7476      7465      7458      7505      7485      7454 
dram[1]:      7496      7494      7560      7527      7435      7436      7472      7452      7530      7539      7485      7481      7473      7519      7472      7494 
dram[2]:      7513      7521      7563      7544      7447      7432      7443      7460      7528      7521      7493      7471      7485      7491      7450      7458 
dram[3]:      7524      7494      7560      7549      7421      7431      7443      7502      7497      7486      7448      7473      7528      7508      7450      7460 
dram[4]:      7522      7507      7524      7557      7445      7430      7509      7502      7470      7499      7443      7460      7501      7492      7451      7445 
dram[5]:      7497      7510      7529      7542      7448      7442      7484      7469      7541      7506      7439      7448      7492      7480      7471      7453 
dram[6]:      7501      7502      7537      7540      7473      7452      7452      7477      7514      7477      7423      7445      7482      7475      7475      7443 
dram[7]:      7506      7505      7504      7488      7444      7435      7470      7508      7478      7474      7440      7446      7486      7523      7431      7455 
dram[8]:      7504      7518      7516      7513      7444      7458      7475      7496      7486      7518      7459      7499      7496      7510      7460      7456 
dram[9]:      7523      7517      7524      7508      7448      7448      7485      7463      7504      7476      7482      7469      7501      7458      7476      7454 
dram[10]:      7515      7528      7520      7496      7443      7457      7456      7477      7499      7492      7449      7452      7489      7466      7419      7458 
dram[11]:      7512      7513      7521      7533      7444      7427      7438      7485      7533      7525      7449      7454      7557      7520      7447      7451 
total dram reads = 1437030
bank skew: 7568/7416 = 1.02
chip skew: 119865/119593 = 1.00
number of total write accesses:
dram[0]:       896       896       868       864       896       892       896       896       896       896       896       896       896       896       892       896 
dram[1]:       896       896       868       866       896       896       896       896       896       896       896       896       896       896       896       896 
dram[2]:       896       896       864       864       896       896       896       896       896       896       896       896       896       896       896       896 
dram[3]:       896       896       864       864       896       896       896       892       896       896       892       896       896       896       896       892 
dram[4]:       892       896       864       864       896       896       896       896       896       896       896       896       896       896       896       896 
dram[5]:       892       896       864       864       896       896       896       896       896       896       896       896       896       896       892       896 
dram[6]:       896       896       864       864       892       896       896       896       896       896       896       896       896       896       896       896 
dram[7]:       892       896       864       860       892       896       896       896       896       896       896       896       896       896       896       896 
dram[8]:       892       896       868       864       896       896       896       896       896       896       896       896       896       896       896       896 
dram[9]:       896       896       864       868       896       896       896       896       896       896       896       896       896       896       892       896 
dram[10]:       896       896       864       866       896       896       896       896       896       896       896       896       896       896       896       896 
dram[11]:       892       896       868       868       892       896       896       896       896       896       896       896       892       896       896       896 
total dram writes = 171224
bank skew: 896/860 = 1.04
chip skew: 14278/14260 = 1.00
average mf latency per bank:
dram[0]:        556       552       496       482       463       457       493       494       483       475       462       454       469       473       568       565
dram[1]:        543       558       479       485       458       461       495       510       471       473       454       463       466       475       554       571
dram[2]:        564       565       484       494       465       473       493       500       478       485       469       469       472       483       562       570
dram[3]:        556       542       500       489       472       469       503       507       478       469       467       463       480       478       564       557
dram[4]:        540       554       484       487       465       466       495       496       477       470       462       464       476       480       557       566
dram[5]:        546       539       489       485       464       464       495       500       470       470       457       452       466       473       553       564
dram[6]:        544       539       484       494       473       473       504       508       476       479       455       463       476       483       565       565
dram[7]:        540       537       489       484       466       469       502       499       471       471       455       468       475       477       564       564
dram[8]:        542       542       477       476       463       467       491       493       479       472       465       461       470       484       569       558
dram[9]:        538       531       485       483       469       473       502       500       470       474       462       458       487       477       565       559
dram[10]:        546       556       478       491       472       464       486       501       473       478       456       454       477       478       559       561
dram[11]:        558       539       497       484       479       476       504       499       482       475       467       458       493       479       570       560
maximum mf latency per bank:
dram[0]:       2966      2765      3400      3414      3122      2841      2910      2981      3145      2998      3245      2879      3119      2525      3353      2807
dram[1]:       2522      3214      3005      3011      2691      3188      2798      3014      2663      3102      2565      2768      2449      2531      2913      2866
dram[2]:       2876      2922      3065      3121      3010      3017      2759      3134      3005      2944      2774      2660      3070      3011      2968      2973
dram[3]:       3056      2949      3194      3020      3178      2740      3460      3468      3368      3213      3032      2682      3184      3023      3143      2988
dram[4]:       3021      3011      3142      3447      2884      3029      3434      3054      3421      3414      3002      2783      2772      3034      3074      3035
dram[5]:       2995      2921      3392      3286      3104      3043      3385      3373      3463      3058      2949      2631      2908      2916      2928      3258
dram[6]:       3024      3199      3459      3260      3298      3031      3303      3437      3365      3421      2958      2877      3330      3376      3052      3183
dram[7]:       2863      3155      3270      3304      2987      3362      3024      3047      3308      3397      2820      3248      2742      2976      3348      2832
dram[8]:       2769      2882      2693      3211      2900      3017      3054      2825      2859      2872      2884      2947      2772      2758      2943      3202
dram[9]:       2762      2798      3015      3099      2901      2865      3073      2737      2939      3159      3040      2611      3097      2849      3011      2908
dram[10]:       2735      2852      3007      2786      2975      3156      2868      2888      3095      2828      2965      2731      2810      2835      2746      3110
dram[11]:       2792      3031      3530      3229      2999      3363      3266      3236      3294      3281      3257      3096      3149      3178      3258      3071

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41288381 n_act=55054 n_pre=55038 n_ref_event=0 n_req=123400 n_rd=119833 n_rd_L2_A=0 n_write=0 n_wr_bk=14268 bw_util=0.01292
n_activity=3657523 dram_eff=0.1467
bk0: 7502a 41300098i bk1: 7512a 41298564i bk2: 7550a 41290843i bk3: 7568a 41291818i bk4: 7438a 41302908i bk5: 7416a 41303796i bk6: 7456a 41301176i bk7: 7482a 41296040i bk8: 7527a 41292582i bk9: 7539a 41296554i bk10: 7476a 41292105i bk11: 7465a 41295434i bk12: 7458a 41299506i bk13: 7505a 41300622i bk14: 7485a 41298593i bk15: 7454a 41301358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553857
Row_Buffer_Locality_read = 0.557818
Row_Buffer_Locality_write = 0.420802
Bank_Level_Parallism = 1.709208
Bank_Level_Parallism_Col = 1.590092
Bank_Level_Parallism_Ready = 1.314132
write_to_read_ratio_blp_rw_average = 0.079675
GrpLevelPara = 1.364917 

BW Util details:
bwutil = 0.012916 
total_CMD = 41530892 
util_bw = 536404 
Wasted_Col = 1057809 
Wasted_Row = 766055 
Idle = 39170624 

BW Util Bottlenecks: 
RCDc_limit = 1105389 
RCDWRc_limit = 18818 
WTRc_limit = 59031 
RTWc_limit = 55756 
CCDLc_limit = 60797 
rwq = 0 
CCDLc_limit_alone = 54368 
WTRc_limit_alone = 55723 
RTWc_limit_alone = 52635 

Commands details: 
total_CMD = 41530892 
n_nop = 41288381 
Read = 119833 
Write = 0 
L2_Alloc = 0 
L2_WB = 14268 
n_act = 55054 
n_pre = 55038 
n_ref = 0 
n_req = 123400 
total_req = 134101 

Dual Bus Interface Util: 
issued_total_row = 110092 
issued_total_col = 134101 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.003229 
Either_Row_CoL_Bus_Util = 0.005839 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.006936 
queue_avg = 0.132066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289438 n_act=54492 n_pre=54476 n_ref_event=0 n_req=123435 n_rd=119865 n_rd_L2_A=0 n_write=0 n_wr_bk=14278 bw_util=0.01292
n_activity=3628741 dram_eff=0.1479
bk0: 7496a 41303043i bk1: 7494a 41303322i bk2: 7560a 41295718i bk3: 7527a 41294473i bk4: 7435a 41306919i bk5: 7436a 41308069i bk6: 7472a 41295467i bk7: 7452a 41299612i bk8: 7530a 41296847i bk9: 7539a 41295523i bk10: 7485a 41292346i bk11: 7481a 41295634i bk12: 7473a 41306683i bk13: 7519a 41300603i bk14: 7472a 41299714i bk15: 7494a 41300008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558537
Row_Buffer_Locality_read = 0.562358
Row_Buffer_Locality_write = 0.430252
Bank_Level_Parallism = 1.712449
Bank_Level_Parallism_Col = 1.592649
Bank_Level_Parallism_Ready = 1.312009
write_to_read_ratio_blp_rw_average = 0.081461
GrpLevelPara = 1.372366 

BW Util details:
bwutil = 0.012920 
total_CMD = 41530892 
util_bw = 536572 
Wasted_Col = 1044327 
Wasted_Row = 756365 
Idle = 39193628 

BW Util Bottlenecks: 
RCDc_limit = 1091790 
RCDWRc_limit = 18771 
WTRc_limit = 57329 
RTWc_limit = 54403 
CCDLc_limit = 61271 
rwq = 0 
CCDLc_limit_alone = 54982 
WTRc_limit_alone = 54087 
RTWc_limit_alone = 51356 

Commands details: 
total_CMD = 41530892 
n_nop = 41289438 
Read = 119865 
Write = 0 
L2_Alloc = 0 
L2_WB = 14278 
n_act = 54492 
n_pre = 54476 
n_ref = 0 
n_req = 123435 
total_req = 134143 

Dual Bus Interface Util: 
issued_total_row = 108968 
issued_total_col = 134143 
Row_Bus_Util =  0.002624 
CoL_Bus_Util = 0.003230 
Either_Row_CoL_Bus_Util = 0.005814 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.006863 
queue_avg = 0.135925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289440 n_act=54487 n_pre=54471 n_ref_event=0 n_req=123388 n_rd=119820 n_rd_L2_A=0 n_write=0 n_wr_bk=14272 bw_util=0.01291
n_activity=3630328 dram_eff=0.1477
bk0: 7513a 41302999i bk1: 7521a 41298971i bk2: 7563a 41292994i bk3: 7544a 41291197i bk4: 7447a 41304672i bk5: 7432a 41308232i bk6: 7443a 41300869i bk7: 7460a 41297341i bk8: 7528a 41294348i bk9: 7521a 41298722i bk10: 7493a 41294729i bk11: 7471a 41295455i bk12: 7485a 41300304i bk13: 7491a 41303254i bk14: 7450a 41300126i bk15: 7458a 41302519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558409
Row_Buffer_Locality_read = 0.562302
Row_Buffer_Locality_write = 0.427691
Bank_Level_Parallism = 1.712052
Bank_Level_Parallism_Col = 1.593886
Bank_Level_Parallism_Ready = 1.320655
write_to_read_ratio_blp_rw_average = 0.081262
GrpLevelPara = 1.371877 

BW Util details:
bwutil = 0.012915 
total_CMD = 41530892 
util_bw = 536368 
Wasted_Col = 1045424 
Wasted_Row = 759405 
Idle = 39189695 

BW Util Bottlenecks: 
RCDc_limit = 1090918 
RCDWRc_limit = 18693 
WTRc_limit = 58488 
RTWc_limit = 55667 
CCDLc_limit = 61284 
rwq = 0 
CCDLc_limit_alone = 55206 
WTRc_limit_alone = 55362 
RTWc_limit_alone = 52715 

Commands details: 
total_CMD = 41530892 
n_nop = 41289440 
Read = 119820 
Write = 0 
L2_Alloc = 0 
L2_WB = 14272 
n_act = 54487 
n_pre = 54471 
n_ref = 0 
n_req = 123388 
total_req = 134092 

Dual Bus Interface Util: 
issued_total_row = 108958 
issued_total_col = 134092 
Row_Bus_Util =  0.002624 
CoL_Bus_Util = 0.003229 
Either_Row_CoL_Bus_Util = 0.005814 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.006618 
queue_avg = 0.137405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137405
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289371 n_act=54537 n_pre=54521 n_ref_event=0 n_req=123339 n_rd=119774 n_rd_L2_A=0 n_write=0 n_wr_bk=14260 bw_util=0.01291
n_activity=3625864 dram_eff=0.1479
bk0: 7524a 41298011i bk1: 7494a 41301223i bk2: 7560a 41290621i bk3: 7549a 41291810i bk4: 7421a 41307286i bk5: 7431a 41308180i bk6: 7443a 41296488i bk7: 7502a 41295853i bk8: 7497a 41294598i bk9: 7486a 41297656i bk10: 7448a 41299867i bk11: 7473a 41294564i bk12: 7528a 41297803i bk13: 7508a 41301214i bk14: 7450a 41302076i bk15: 7460a 41302153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557828
Row_Buffer_Locality_read = 0.561733
Row_Buffer_Locality_write = 0.426648
Bank_Level_Parallism = 1.719687
Bank_Level_Parallism_Col = 1.601572
Bank_Level_Parallism_Ready = 1.321543
write_to_read_ratio_blp_rw_average = 0.082134
GrpLevelPara = 1.372773 

BW Util details:
bwutil = 0.012909 
total_CMD = 41530892 
util_bw = 536136 
Wasted_Col = 1044871 
Wasted_Row = 755694 
Idle = 39194191 

BW Util Bottlenecks: 
RCDc_limit = 1092747 
RCDWRc_limit = 18866 
WTRc_limit = 58242 
RTWc_limit = 58540 
CCDLc_limit = 60966 
rwq = 0 
CCDLc_limit_alone = 54376 
WTRc_limit_alone = 55013 
RTWc_limit_alone = 55179 

Commands details: 
total_CMD = 41530892 
n_nop = 41289371 
Read = 119774 
Write = 0 
L2_Alloc = 0 
L2_WB = 14260 
n_act = 54537 
n_pre = 54521 
n_ref = 0 
n_req = 123339 
total_req = 134034 

Dual Bus Interface Util: 
issued_total_row = 109058 
issued_total_col = 134034 
Row_Bus_Util =  0.002626 
CoL_Bus_Util = 0.003227 
Either_Row_CoL_Bus_Util = 0.005815 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.006505 
queue_avg = 0.133566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133566
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41288984 n_act=54770 n_pre=54754 n_ref_event=0 n_req=123324 n_rd=119757 n_rd_L2_A=0 n_write=0 n_wr_bk=14268 bw_util=0.01291
n_activity=3650048 dram_eff=0.1469
bk0: 7522a 41298188i bk1: 7507a 41299226i bk2: 7524a 41288990i bk3: 7557a 41291365i bk4: 7445a 41305253i bk5: 7430a 41310081i bk6: 7509a 41302058i bk7: 7502a 41294879i bk8: 7470a 41292015i bk9: 7499a 41300454i bk10: 7443a 41298357i bk11: 7460a 41295065i bk12: 7501a 41302557i bk13: 7492a 41301719i bk14: 7451a 41294022i bk15: 7445a 41294981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555885
Row_Buffer_Locality_read = 0.559600
Row_Buffer_Locality_write = 0.431175
Bank_Level_Parallism = 1.712201
Bank_Level_Parallism_Col = 1.597102
Bank_Level_Parallism_Ready = 1.325574
write_to_read_ratio_blp_rw_average = 0.079954
GrpLevelPara = 1.369273 

BW Util details:
bwutil = 0.012908 
total_CMD = 41530892 
util_bw = 536100 
Wasted_Col = 1051717 
Wasted_Row = 764197 
Idle = 39178878 

BW Util Bottlenecks: 
RCDc_limit = 1098688 
RCDWRc_limit = 18714 
WTRc_limit = 58905 
RTWc_limit = 54875 
CCDLc_limit = 61230 
rwq = 0 
CCDLc_limit_alone = 54441 
WTRc_limit_alone = 55348 
RTWc_limit_alone = 51643 

Commands details: 
total_CMD = 41530892 
n_nop = 41288984 
Read = 119757 
Write = 0 
L2_Alloc = 0 
L2_WB = 14268 
n_act = 54770 
n_pre = 54754 
n_ref = 0 
n_req = 123324 
total_req = 134025 

Dual Bus Interface Util: 
issued_total_row = 109524 
issued_total_col = 134025 
Row_Bus_Util =  0.002637 
CoL_Bus_Util = 0.003227 
Either_Row_CoL_Bus_Util = 0.005825 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.006784 
queue_avg = 0.132871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289379 n_act=54575 n_pre=54559 n_ref_event=0 n_req=123317 n_rd=119751 n_rd_L2_A=0 n_write=0 n_wr_bk=14264 bw_util=0.01291
n_activity=3626535 dram_eff=0.1478
bk0: 7497a 41301232i bk1: 7510a 41303438i bk2: 7529a 41290486i bk3: 7542a 41284487i bk4: 7448a 41311348i bk5: 7442a 41308044i bk6: 7484a 41294745i bk7: 7469a 41293382i bk8: 7541a 41291873i bk9: 7506a 41290759i bk10: 7439a 41298693i bk11: 7448a 41297103i bk12: 7492a 41301097i bk13: 7480a 41301978i bk14: 7471a 41297015i bk15: 7453a 41298316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557441
Row_Buffer_Locality_read = 0.561340
Row_Buffer_Locality_write = 0.426528
Bank_Level_Parallism = 1.724844
Bank_Level_Parallism_Col = 1.608515
Bank_Level_Parallism_Ready = 1.333323
write_to_read_ratio_blp_rw_average = 0.081121
GrpLevelPara = 1.375287 

BW Util details:
bwutil = 0.012908 
total_CMD = 41530892 
util_bw = 536060 
Wasted_Col = 1044570 
Wasted_Row = 757329 
Idle = 39192933 

BW Util Bottlenecks: 
RCDc_limit = 1093447 
RCDWRc_limit = 18910 
WTRc_limit = 58657 
RTWc_limit = 55730 
CCDLc_limit = 61213 
rwq = 0 
CCDLc_limit_alone = 54834 
WTRc_limit_alone = 55270 
RTWc_limit_alone = 52738 

Commands details: 
total_CMD = 41530892 
n_nop = 41289379 
Read = 119751 
Write = 0 
L2_Alloc = 0 
L2_WB = 14264 
n_act = 54575 
n_pre = 54559 
n_ref = 0 
n_req = 123317 
total_req = 134015 

Dual Bus Interface Util: 
issued_total_row = 109134 
issued_total_col = 134015 
Row_Bus_Util =  0.002628 
CoL_Bus_Util = 0.003227 
Either_Row_CoL_Bus_Util = 0.005815 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006774 
queue_avg = 0.134889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134889
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289604 n_act=54516 n_pre=54500 n_ref_event=0 n_req=123235 n_rd=119668 n_rd_L2_A=0 n_write=0 n_wr_bk=14268 bw_util=0.0129
n_activity=3616663 dram_eff=0.1481
bk0: 7501a 41302929i bk1: 7502a 41303119i bk2: 7537a 41289378i bk3: 7540a 41287173i bk4: 7473a 41306851i bk5: 7452a 41309657i bk6: 7452a 41301475i bk7: 7477a 41303132i bk8: 7514a 41291556i bk9: 7477a 41295782i bk10: 7423a 41296663i bk11: 7445a 41295646i bk12: 7482a 41300978i bk13: 7475a 41295014i bk14: 7475a 41295556i bk15: 7443a 41301010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557626
Row_Buffer_Locality_read = 0.561412
Row_Buffer_Locality_write = 0.430614
Bank_Level_Parallism = 1.723298
Bank_Level_Parallism_Col = 1.604130
Bank_Level_Parallism_Ready = 1.322978
write_to_read_ratio_blp_rw_average = 0.080202
GrpLevelPara = 1.374765 

BW Util details:
bwutil = 0.012900 
total_CMD = 41530892 
util_bw = 535744 
Wasted_Col = 1043800 
Wasted_Row = 753118 
Idle = 39198230 

BW Util Bottlenecks: 
RCDc_limit = 1091601 
RCDWRc_limit = 18860 
WTRc_limit = 59525 
RTWc_limit = 54596 
CCDLc_limit = 61351 
rwq = 0 
CCDLc_limit_alone = 54879 
WTRc_limit_alone = 56050 
RTWc_limit_alone = 51599 

Commands details: 
total_CMD = 41530892 
n_nop = 41289604 
Read = 119668 
Write = 0 
L2_Alloc = 0 
L2_WB = 14268 
n_act = 54516 
n_pre = 54500 
n_ref = 0 
n_req = 123235 
total_req = 133936 

Dual Bus Interface Util: 
issued_total_row = 109016 
issued_total_col = 133936 
Row_Bus_Util =  0.002625 
CoL_Bus_Util = 0.003225 
Either_Row_CoL_Bus_Util = 0.005810 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.006896 
queue_avg = 0.137620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289435 n_act=54616 n_pre=54600 n_ref_event=0 n_req=123158 n_rd=119593 n_rd_L2_A=0 n_write=0 n_wr_bk=14260 bw_util=0.01289
n_activity=3620377 dram_eff=0.1479
bk0: 7506a 41302812i bk1: 7505a 41301403i bk2: 7504a 41288620i bk3: 7488a 41290998i bk4: 7444a 41303571i bk5: 7435a 41304377i bk6: 7470a 41294829i bk7: 7508a 41296820i bk8: 7478a 41295153i bk9: 7474a 41298023i bk10: 7440a 41300218i bk11: 7446a 41296439i bk12: 7486a 41297373i bk13: 7523a 41296930i bk14: 7431a 41305822i bk15: 7455a 41300136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556537
Row_Buffer_Locality_read = 0.560443
Row_Buffer_Locality_write = 0.425526
Bank_Level_Parallism = 1.723959
Bank_Level_Parallism_Col = 1.603907
Bank_Level_Parallism_Ready = 1.331793
write_to_read_ratio_blp_rw_average = 0.080316
GrpLevelPara = 1.372364 

BW Util details:
bwutil = 0.012892 
total_CMD = 41530892 
util_bw = 535412 
Wasted_Col = 1043260 
Wasted_Row = 755328 
Idle = 39196892 

BW Util Bottlenecks: 
RCDc_limit = 1092612 
RCDWRc_limit = 18737 
WTRc_limit = 59478 
RTWc_limit = 56525 
CCDLc_limit = 60953 
rwq = 0 
CCDLc_limit_alone = 54600 
WTRc_limit_alone = 56315 
RTWc_limit_alone = 53335 

Commands details: 
total_CMD = 41530892 
n_nop = 41289435 
Read = 119593 
Write = 0 
L2_Alloc = 0 
L2_WB = 14260 
n_act = 54616 
n_pre = 54600 
n_ref = 0 
n_req = 123158 
total_req = 133853 

Dual Bus Interface Util: 
issued_total_row = 109216 
issued_total_col = 133853 
Row_Bus_Util =  0.002630 
CoL_Bus_Util = 0.003223 
Either_Row_CoL_Bus_Util = 0.005814 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006676 
queue_avg = 0.132192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41288505 n_act=54947 n_pre=54931 n_ref_event=0 n_req=123376 n_rd=119808 n_rd_L2_A=0 n_write=0 n_wr_bk=14272 bw_util=0.01291
n_activity=3659181 dram_eff=0.1466
bk0: 7504a 41300074i bk1: 7518a 41300718i bk2: 7516a 41290731i bk3: 7513a 41291836i bk4: 7444a 41306537i bk5: 7458a 41307419i bk6: 7475a 41300490i bk7: 7496a 41298267i bk8: 7486a 41295400i bk9: 7518a 41296831i bk10: 7459a 41294144i bk11: 7499a 41288591i bk12: 7496a 41299226i bk13: 7510a 41303760i bk14: 7460a 41298604i bk15: 7456a 41298775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554638
Row_Buffer_Locality_read = 0.558293
Row_Buffer_Locality_write = 0.431895
Bank_Level_Parallism = 1.705226
Bank_Level_Parallism_Col = 1.584236
Bank_Level_Parallism_Ready = 1.317244
write_to_read_ratio_blp_rw_average = 0.080558
GrpLevelPara = 1.364736 

BW Util details:
bwutil = 0.012914 
total_CMD = 41530892 
util_bw = 536320 
Wasted_Col = 1057834 
Wasted_Row = 765281 
Idle = 39171457 

BW Util Bottlenecks: 
RCDc_limit = 1104073 
RCDWRc_limit = 18235 
WTRc_limit = 58826 
RTWc_limit = 56929 
CCDLc_limit = 60973 
rwq = 0 
CCDLc_limit_alone = 54373 
WTRc_limit_alone = 55401 
RTWc_limit_alone = 53754 

Commands details: 
total_CMD = 41530892 
n_nop = 41288505 
Read = 119808 
Write = 0 
L2_Alloc = 0 
L2_WB = 14272 
n_act = 54947 
n_pre = 54931 
n_ref = 0 
n_req = 123376 
total_req = 134080 

Dual Bus Interface Util: 
issued_total_row = 109878 
issued_total_col = 134080 
Row_Bus_Util =  0.002646 
CoL_Bus_Util = 0.003228 
Either_Row_CoL_Bus_Util = 0.005836 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.006481 
queue_avg = 0.128775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289510 n_act=54500 n_pre=54484 n_ref_event=0 n_req=123304 n_rd=119736 n_rd_L2_A=0 n_write=0 n_wr_bk=14272 bw_util=0.01291
n_activity=3629637 dram_eff=0.1477
bk0: 7523a 41296271i bk1: 7517a 41298253i bk2: 7524a 41288453i bk3: 7508a 41289918i bk4: 7448a 41303298i bk5: 7448a 41303915i bk6: 7485a 41296259i bk7: 7463a 41302245i bk8: 7504a 41297254i bk9: 7476a 41296877i bk10: 7482a 41290440i bk11: 7469a 41294879i bk12: 7501a 41301186i bk13: 7458a 41303013i bk14: 7476a 41300495i bk15: 7454a 41304047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558003
Row_Buffer_Locality_read = 0.562112
Row_Buffer_Locality_write = 0.420123
Bank_Level_Parallism = 1.725842
Bank_Level_Parallism_Col = 1.611676
Bank_Level_Parallism_Ready = 1.326586
write_to_read_ratio_blp_rw_average = 0.081758
GrpLevelPara = 1.376216 

BW Util details:
bwutil = 0.012907 
total_CMD = 41530892 
util_bw = 536032 
Wasted_Col = 1043779 
Wasted_Row = 756003 
Idle = 39195078 

BW Util Bottlenecks: 
RCDc_limit = 1091358 
RCDWRc_limit = 18677 
WTRc_limit = 59108 
RTWc_limit = 57217 
CCDLc_limit = 60842 
rwq = 0 
CCDLc_limit_alone = 54527 
WTRc_limit_alone = 55999 
RTWc_limit_alone = 54011 

Commands details: 
total_CMD = 41530892 
n_nop = 41289510 
Read = 119736 
Write = 0 
L2_Alloc = 0 
L2_WB = 14272 
n_act = 54500 
n_pre = 54484 
n_ref = 0 
n_req = 123304 
total_req = 134008 

Dual Bus Interface Util: 
issued_total_row = 108984 
issued_total_col = 134008 
Row_Bus_Util =  0.002624 
CoL_Bus_Util = 0.003227 
Either_Row_CoL_Bus_Util = 0.005812 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006670 
queue_avg = 0.133665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41289510 n_act=54565 n_pre=54549 n_ref_event=0 n_req=123185 n_rd=119616 n_rd_L2_A=0 n_write=0 n_wr_bk=14274 bw_util=0.0129
n_activity=3641021 dram_eff=0.1471
bk0: 7515a 41297656i bk1: 7528a 41300601i bk2: 7520a 41286632i bk3: 7496a 41291609i bk4: 7443a 41307633i bk5: 7457a 41305287i bk6: 7456a 41300682i bk7: 7477a 41295793i bk8: 7499a 41294056i bk9: 7492a 41298569i bk10: 7449a 41295561i bk11: 7452a 41292351i bk12: 7489a 41298155i bk13: 7466a 41299295i bk14: 7419a 41305588i bk15: 7458a 41307196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557048
Row_Buffer_Locality_read = 0.560912
Row_Buffer_Locality_write = 0.427571
Bank_Level_Parallism = 1.714219
Bank_Level_Parallism_Col = 1.603593
Bank_Level_Parallism_Ready = 1.325677
write_to_read_ratio_blp_rw_average = 0.082465
GrpLevelPara = 1.370186 

BW Util details:
bwutil = 0.012895 
total_CMD = 41530892 
util_bw = 535560 
Wasted_Col = 1048329 
Wasted_Row = 760934 
Idle = 39186069 

BW Util Bottlenecks: 
RCDc_limit = 1095034 
RCDWRc_limit = 18497 
WTRc_limit = 57200 
RTWc_limit = 58688 
CCDLc_limit = 60859 
rwq = 0 
CCDLc_limit_alone = 54203 
WTRc_limit_alone = 53927 
RTWc_limit_alone = 55305 

Commands details: 
total_CMD = 41530892 
n_nop = 41289510 
Read = 119616 
Write = 0 
L2_Alloc = 0 
L2_WB = 14274 
n_act = 54565 
n_pre = 54549 
n_ref = 0 
n_req = 123185 
total_req = 133890 

Dual Bus Interface Util: 
issued_total_row = 109114 
issued_total_col = 133890 
Row_Bus_Util =  0.002627 
CoL_Bus_Util = 0.003224 
Either_Row_CoL_Bus_Util = 0.005812 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006720 
queue_avg = 0.131247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131247
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41530892 n_nop=41288862 n_act=54786 n_pre=54770 n_ref_event=0 n_req=123376 n_rd=119809 n_rd_L2_A=0 n_write=0 n_wr_bk=14268 bw_util=0.01291
n_activity=3647357 dram_eff=0.147
bk0: 7512a 41301557i bk1: 7513a 41299687i bk2: 7521a 41292737i bk3: 7533a 41297059i bk4: 7444a 41302980i bk5: 7427a 41302249i bk6: 7438a 41295168i bk7: 7485a 41296292i bk8: 7533a 41291341i bk9: 7525a 41294337i bk10: 7449a 41295448i bk11: 7454a 41296408i bk12: 7557a 41295357i bk13: 7520a 41297642i bk14: 7447a 41300606i bk15: 7451a 41297583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555943
Row_Buffer_Locality_read = 0.559925
Row_Buffer_Locality_write = 0.422204
Bank_Level_Parallism = 1.719876
Bank_Level_Parallism_Col = 1.605307
Bank_Level_Parallism_Ready = 1.318164
write_to_read_ratio_blp_rw_average = 0.082224
GrpLevelPara = 1.370130 

BW Util details:
bwutil = 0.012913 
total_CMD = 41530892 
util_bw = 536308 
Wasted_Col = 1050241 
Wasted_Row = 762938 
Idle = 39181405 

BW Util Bottlenecks: 
RCDc_limit = 1097335 
RCDWRc_limit = 18870 
WTRc_limit = 54912 
RTWc_limit = 58174 
CCDLc_limit = 60428 
rwq = 0 
CCDLc_limit_alone = 53883 
WTRc_limit_alone = 51798 
RTWc_limit_alone = 54743 

Commands details: 
total_CMD = 41530892 
n_nop = 41288862 
Read = 119809 
Write = 0 
L2_Alloc = 0 
L2_WB = 14268 
n_act = 54786 
n_pre = 54770 
n_ref = 0 
n_req = 123376 
total_req = 134077 

Dual Bus Interface Util: 
issued_total_row = 109556 
issued_total_col = 134077 
Row_Bus_Util =  0.002638 
CoL_Bus_Util = 0.003228 
Either_Row_CoL_Bus_Util = 0.005828 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006623 
queue_avg = 0.135808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95025, Miss = 67032, Miss_rate = 0.705, Pending_hits = 1722, Reservation_fails = 4404
L2_cache_bank[1]: Access = 94493, Miss = 67081, Miss_rate = 0.710, Pending_hits = 1404, Reservation_fails = 4480
L2_cache_bank[2]: Access = 94124, Miss = 67063, Miss_rate = 0.712, Pending_hits = 1417, Reservation_fails = 4510
L2_cache_bank[3]: Access = 94833, Miss = 67080, Miss_rate = 0.707, Pending_hits = 1422, Reservation_fails = 4596
L2_cache_bank[4]: Access = 95044, Miss = 67058, Miss_rate = 0.706, Pending_hits = 1476, Reservation_fails = 4593
L2_cache_bank[5]: Access = 95618, Miss = 67034, Miss_rate = 0.701, Pending_hits = 1584, Reservation_fails = 4481
L2_cache_bank[6]: Access = 96113, Miss = 67007, Miss_rate = 0.697, Pending_hits = 1488, Reservation_fails = 4424
L2_cache_bank[7]: Access = 94565, Miss = 67039, Miss_rate = 0.709, Pending_hits = 1427, Reservation_fails = 4592
L2_cache_bank[8]: Access = 95222, Miss = 67001, Miss_rate = 0.704, Pending_hits = 1722, Reservation_fails = 4864
L2_cache_bank[9]: Access = 94651, Miss = 67028, Miss_rate = 0.708, Pending_hits = 1373, Reservation_fails = 4449
L2_cache_bank[10]: Access = 94160, Miss = 67037, Miss_rate = 0.712, Pending_hits = 1395, Reservation_fails = 4223
L2_cache_bank[11]: Access = 94012, Miss = 66986, Miss_rate = 0.713, Pending_hits = 1410, Reservation_fails = 4247
L2_cache_bank[12]: Access = 94407, Miss = 66993, Miss_rate = 0.710, Pending_hits = 1424, Reservation_fails = 4803
L2_cache_bank[13]: Access = 95333, Miss = 66947, Miss_rate = 0.702, Pending_hits = 1579, Reservation_fails = 4607
L2_cache_bank[14]: Access = 95048, Miss = 66895, Miss_rate = 0.704, Pending_hits = 1523, Reservation_fails = 4486
L2_cache_bank[15]: Access = 94374, Miss = 66970, Miss_rate = 0.710, Pending_hits = 1389, Reservation_fails = 5401
L2_cache_bank[16]: Access = 95177, Miss = 66980, Miss_rate = 0.704, Pending_hits = 1724, Reservation_fails = 4358
L2_cache_bank[17]: Access = 94835, Miss = 67108, Miss_rate = 0.708, Pending_hits = 1416, Reservation_fails = 4402
L2_cache_bank[18]: Access = 95037, Miss = 67083, Miss_rate = 0.706, Pending_hits = 1417, Reservation_fails = 4478
L2_cache_bank[19]: Access = 94388, Miss = 66933, Miss_rate = 0.709, Pending_hits = 1410, Reservation_fails = 4338
L2_cache_bank[20]: Access = 94377, Miss = 66930, Miss_rate = 0.709, Pending_hits = 1454, Reservation_fails = 4586
L2_cache_bank[21]: Access = 95471, Miss = 66964, Miss_rate = 0.701, Pending_hits = 1615, Reservation_fails = 5010
L2_cache_bank[22]: Access = 96009, Miss = 67041, Miss_rate = 0.698, Pending_hits = 1536, Reservation_fails = 5089
L2_cache_bank[23]: Access = 94807, Miss = 67048, Miss_rate = 0.707, Pending_hits = 1439, Reservation_fails = 4912
L2_total_cache_accesses = 2277123
L2_total_cache_misses = 1608338
L2_total_cache_miss_rate = 0.7063
L2_total_cache_pending_hits = 35766
L2_total_cache_reservation_fails = 110333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 633019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1069997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 35766
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2105815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 171308
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 110241
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2277123
icnt_total_pkts_simt_to_mem=2277123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2277123
Req_Network_cycles = 16194736
Req_Network_injected_packets_per_cycle =       0.1406 
Req_Network_conflicts_per_cycle =       0.0137
Req_Network_conflicts_per_cycle_util =       0.1900
Req_Bank_Level_Parallism =       1.9446
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0080
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0136

Reply_Network_injected_packets_num = 2277123
Reply_Network_cycles = 16194736
Reply_Network_injected_packets_per_cycle =        0.1406
Reply_Network_conflicts_per_cycle =        0.1202
Reply_Network_conflicts_per_cycle_util =       1.6681
Reply_Bank_Level_Parallism =       1.9509
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0455
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0047
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 7 min, 17 sec (29237 sec)
gpgpu_simulation_rate = 3124 (inst/sec)
gpgpu_simulation_rate = 553 (cycle/sec)
gpgpu_silicon_slowdown = 2468354x
