
*** Running vivado
    with args -log matrix_sa_plus_e_mm_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix_sa_plus_e_mm_ip_v1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source matrix_sa_plus_e_mm_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/projects/frodo-fpga/frodo-fpga.tmp/matrix_sa_plus_e_mm_ip_v1_0_project/matrix_sa_plus_e_mm_ip_v1_0_project.cache/ip 
Command: synth_design -top matrix_sa_plus_e_mm_ip_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 820 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 482.598 ; gain = 189.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:98]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S02_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S02_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'matrix_sa_plus_e_mm_ip_v1_0_S00_AXI' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:6' bound to instance 'matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst' of component 'matrix_sa_plus_e_mm_ip_v1_0_S00_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:286]
INFO: [Synth 8-638] synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S00_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'axi_araddr' is read in the process but is not in the sensitivity list [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_write_reg[7] was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_write_reg[6] was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_write_reg[5] was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_write_reg[4] was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:392]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:410]
WARNING: [Synth 8-3848] Net axi_rdata in module/entity matrix_sa_plus_e_mm_ip_v1_0_S00_AXI does not have driver. [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S00_AXI' (1#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:6' bound to instance 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI_inst' of component 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'axi_araddr' is read in the process but is not in the sensitivity list [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:372]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:390]
WARNING: [Synth 8-3848] Net axi_rdata in module/entity matrix_sa_plus_e_mm_ip_v1_0_S01_AXI does not have driver. [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI' (2#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'matrix_sa_plus_e_mm_ip_v1_0_S02_AXI' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:8' bound to instance 'matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst' of component 'matrix_sa_plus_e_mm_ip_v1_0_S02_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:360]
INFO: [Synth 8-638] synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S02_AXI' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
INFO: [Synth 8-638] synthesizing module 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:57]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'true_dual_bram' (3#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:57]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter WORD_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_line_inst' of component 'true_dual_bram' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:526]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0_S02_AXI' (4#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:99]
INFO: [Synth 8-3491] module 'controller' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/controller.vhd:34' bound to instance 'controller_inst' of component 'controller' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:400]
INFO: [Synth 8-638] synthesizing module 'controller' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/controller.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/controller.vhd:50]
INFO: [Synth 8-3491] module 'multiplicator' declared at 'c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/multiplicator.vhd:34' bound to instance 'multiplicator_inst' of component 'multiplicator' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:415]
INFO: [Synth 8-638] synthesizing module 'multiplicator' [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/multiplicator.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'multiplicator' (6#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/src/multiplicator.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'matrix_sa_plus_e_mm_ip_v1_0' (7#1) [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0.vhd:98]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S02_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[31]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[30]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[29]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[28]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[27]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[26]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[25]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[24]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[23]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[22]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[21]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[20]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[19]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[18]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[17]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[16]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[15]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[14]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[13]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[12]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[11]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[10]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[9]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[8]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[7]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[6]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[5]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[4]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[3]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_RDATA[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[7]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[6]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design matrix_sa_plus_e_mm_ip_v1_0_S01_AXI has unconnected port S_AXI_ARADDR[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 675.793 ; gain = 383.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.793 ; gain = 383.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.793 ; gain = 383.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-3971] The signal "true_dual_bram:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 801.297 ; gain = 508.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB0 |           1|     36364|
|2     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB1 |           1|     11616|
|3     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB2 |           1|     14496|
|4     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB3 |           1|     16685|
|5     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB4 |           1|     16767|
|6     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB5 |           1|     20674|
|7     |matrix_sa_plus_e_mm_ip_v1_0__GC0         |           1|      1905|
+------+-----------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 517   
	               16 Bit    Registers := 41    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---RAMs : 
	              10K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 516   
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2077  
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_sa_plus_e_mm_ip_v1_0_S01_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 512   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 512   
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2057  
	   2 Input      1 Bit        Muxes := 5     
Module matrix_sa_plus_e_mm_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
Module true_dual_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module true_dual_bram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module matrix_sa_plus_e_mm_ip_v1_0_S02_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplicator_inst/data_out_7_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_7_reg is absorbed into DSP multiplicator_inst/data_out_7_reg.
DSP Report: register multiplicator_inst/data_out_7_reg is absorbed into DSP multiplicator_inst/data_out_7_reg.
DSP Report: operator multiplicator_inst/data_out_70 is absorbed into DSP multiplicator_inst/data_out_7_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_6_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_6_reg is absorbed into DSP multiplicator_inst/data_out_6_reg.
DSP Report: register multiplicator_inst/data_out_6_reg is absorbed into DSP multiplicator_inst/data_out_6_reg.
DSP Report: operator multiplicator_inst/data_out_60 is absorbed into DSP multiplicator_inst/data_out_6_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_5_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_5_reg is absorbed into DSP multiplicator_inst/data_out_5_reg.
DSP Report: register multiplicator_inst/data_out_5_reg is absorbed into DSP multiplicator_inst/data_out_5_reg.
DSP Report: operator multiplicator_inst/data_out_50 is absorbed into DSP multiplicator_inst/data_out_5_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_4_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_4_reg is absorbed into DSP multiplicator_inst/data_out_4_reg.
DSP Report: register multiplicator_inst/data_out_4_reg is absorbed into DSP multiplicator_inst/data_out_4_reg.
DSP Report: operator multiplicator_inst/data_out_40 is absorbed into DSP multiplicator_inst/data_out_4_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_3_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_3_reg is absorbed into DSP multiplicator_inst/data_out_3_reg.
DSP Report: register multiplicator_inst/data_out_3_reg is absorbed into DSP multiplicator_inst/data_out_3_reg.
DSP Report: operator multiplicator_inst/data_out_30 is absorbed into DSP multiplicator_inst/data_out_3_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_2_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_2_reg is absorbed into DSP multiplicator_inst/data_out_2_reg.
DSP Report: register multiplicator_inst/data_out_2_reg is absorbed into DSP multiplicator_inst/data_out_2_reg.
DSP Report: operator multiplicator_inst/data_out_20 is absorbed into DSP multiplicator_inst/data_out_2_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_1_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_1_reg is absorbed into DSP multiplicator_inst/data_out_1_reg.
DSP Report: register multiplicator_inst/data_out_1_reg is absorbed into DSP multiplicator_inst/data_out_1_reg.
DSP Report: operator multiplicator_inst/data_out_10 is absorbed into DSP multiplicator_inst/data_out_1_reg.
DSP Report: Generating DSP multiplicator_inst/data_out_0_reg, operation Mode is: (A2*B)'.
DSP Report: register matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/s_data_0_reg is absorbed into DSP multiplicator_inst/data_out_0_reg.
DSP Report: register multiplicator_inst/data_out_0_reg is absorbed into DSP multiplicator_inst/data_out_0_reg.
DSP Report: operator multiplicator_inst/data_out_00 is absorbed into DSP multiplicator_inst/data_out_0_reg.
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'i_0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 824.250 ; gain = 531.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matrix_sa_plus_e_mm_ip_v1_0 | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_3/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_3/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_4/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_4/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_5/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_5/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_6/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_6/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_7/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_7/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB0 |           1|     27565|
|2     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB1 |           1|     11616|
|3     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB2 |           1|     14496|
|4     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB3 |           1|      7522|
|5     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB4 |           1|       401|
|6     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB5 |           1|       369|
|7     |matrix_sa_plus_e_mm_ip_v1_0__GC0         |           1|      1128|
+------+-----------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 830.160 ; gain = 537.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|true_dual_bram: | RAM_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB0 |           1|     21181|
|2     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB1 |           1|      4840|
|3     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB2 |           1|      6040|
|4     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB3 |           1|      4498|
|5     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB4 |           1|       401|
|6     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB5 |           1|       369|
|7     |matrix_sa_plus_e_mm_ip_v1_0__GC0         |           1|      1128|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[9] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[9] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[8] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[8] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[7] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[7] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[6] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[6] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[5] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[5] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[4] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[4] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[3] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[3] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[2] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[2] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[1] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[1] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:421]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_addrb_line_reg[0] ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_addrb_line_reg[0] ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:467]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[0].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[1].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[2].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[3].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[4].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[5].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-4765] Removing register instance (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[6].s_web_line_reg ) from module (matrix_sa_plus_e_mm_ip_v1_0__GC0) as it is equivalent to (\matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_process[7].s_web_line_reg ) and driving same net [c:/Projects/ip_repo/matrix_sa_plus_e_mm_ip_1.0/hdl/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd:469]
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 830.160 ; gain = 537.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB0 |           1|     11925|
|2     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB1 |           1|      4356|
|3     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB2 |           1|      5436|
|4     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB3 |           1|      4424|
|5     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB4 |           1|       265|
|6     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI__GB5 |           1|       266|
|7     |matrix_sa_plus_e_mm_ip_v1_0__GC0         |           1|       831|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[4].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[5].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[6].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[7].true_dual_bram_line_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:36 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    38|
|3     |DSP48E1  |     8|
|4     |LUT1     |     8|
|5     |LUT2     |   197|
|6     |LUT3     |  1886|
|7     |LUT4     |    69|
|8     |LUT5     |   482|
|9     |LUT6     |  4699|
|10    |MUXF7    |  2192|
|11    |MUXF8    |  1088|
|12    |RAMB18E1 |     8|
|13    |FDRE     | 16991|
|14    |FDSE     |    29|
|15    |IBUF     |   118|
|16    |OBUF     |    92|
|17    |OBUFT    |    32|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------+------+
|      |Instance                                       |Module                              |Cells |
+------+-----------------------------------------------+------------------------------------+------+
|1     |top                                            |                                    | 27940|
|2     |  controller_inst                              |controller                          |   255|
|3     |  matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst     |matrix_sa_plus_e_mm_ip_v1_0_S00_AXI |   169|
|4     |  matrix_sa_plus_e_mm_ip_v1_0_S01_AXI_inst     |matrix_sa_plus_e_mm_ip_v1_0_S01_AXI | 26664|
|5     |  matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst     |matrix_sa_plus_e_mm_ip_v1_0_S02_AXI |   599|
|6     |    \generate_ram[0].true_dual_bram_line_inst  |true_dual_bram                      |     1|
|7     |    \generate_ram[1].true_dual_bram_line_inst  |true_dual_bram_0                    |     1|
|8     |    \generate_ram[2].true_dual_bram_line_inst  |true_dual_bram_1                    |     1|
|9     |    \generate_ram[3].true_dual_bram_line_inst  |true_dual_bram_2                    |     1|
|10    |    \generate_ram[4].true_dual_bram_line_inst  |true_dual_bram_3                    |     1|
|11    |    \generate_ram[5].true_dual_bram_line_inst  |true_dual_bram_4                    |     1|
|12    |    \generate_ram[6].true_dual_bram_line_inst  |true_dual_bram_5                    |     1|
|13    |    \generate_ram[7].true_dual_bram_line_inst  |true_dual_bram_6                    |    12|
|14    |  multiplicator_inst                           |multiplicator                       |     8|
+------+-----------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 225 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 831.008 ; gain = 538.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'matrix_sa_plus_e_mm_ip_v1_0' is not ideal for floorplanning, since the cellview 'matrix_sa_plus_e_mm_ip_v1_0_S01_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 923.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 923.320 ; gain = 632.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 923.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Projects/frodo-fpga/frodo-fpga.tmp/matrix_sa_plus_e_mm_ip_v1_0_project/matrix_sa_plus_e_mm_ip_v1_0_project.runs/synth_1/matrix_sa_plus_e_mm_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrix_sa_plus_e_mm_ip_v1_0_utilization_synth.rpt -pb matrix_sa_plus_e_mm_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 18:56:56 2020...
