# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z010clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/arm_techcon/arm_techcon.cache/wt [current_project]
set_property parent.project_path C:/arm_techcon/arm_techcon.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
add_files C:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/base_block_design.bd
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_0/base_block_design_axi_timer_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_timer_0_0/base_block_design_axi_timer_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_xbar_0/base_block_design_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/ip/base_block_design_auto_pc_0/base_block_design_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all C:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/base_block_design_ooc.xdc]
set_property is_locked true [get_files C:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/base_block_design.bd]

read_verilog -library xil_defaultlib C:/arm_techcon/arm_techcon.srcs/sources_1/bd/base_block_design/hdl/base_block_design_wrapper.v
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/arm_techcon/arm_techcon.srcs/constrs_1/new/snickerdoodle_constraints.xdc
set_property used_in_implementation false [get_files C:/arm_techcon/arm_techcon.srcs/constrs_1/new/snickerdoodle_constraints.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top base_block_design_wrapper -part xc7z010clg400-1


write_checkpoint -force -noxdef base_block_design_wrapper.dcp

catch { report_utilization -file base_block_design_wrapper_utilization_synth.rpt -pb base_block_design_wrapper_utilization_synth.pb }
