# Simple Cache-Coherence Simulator
4 Cores, each with a single L1Cache which is 64 Bytes Cache-Line and fully connected.

### Cache-Block Status List
+ **M**odified
+ **S**hared
+ **I**nvalid

### Input
traceX.txt, indicating CPU-X's L/S ops.
