# Breakout

This is a Verilog breakout game.

The project can be built in either Xilinx ISE or Vivado.

It will need an FPGA and an external VGA display.

## Files

`*.v`: verilog source files

`Top.bit`: output binary file

`image.coe`: background image

`k.xdc`: Vivado constraint file

## Demo

<img src="breakout.png" alt="demo" height="200pt"/>

Press `SPACE` to start the game.

Use `←` `→` to move.
