0000              1   
                 -1   $MODDE0CV
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              3   
0000              4   org 0h
0000 020036       5   ljmp start
0003              6   
0003              7   ;interrupt dictionary
0003              8   org 3h ;external interrupt 0
0003 32           9   reti
000B             10   org 0bh ; timer 0 interrupt
000B 02006B      11   ljmp COUNT
0013             12   org 13h ;ex interrupt 1
0013 32          13   reti
001B             14   org 1bh ;t1 interrupt
001B 32          15   reti
0023             16   org 23h ;serial port interrupt
0023 32          17   reti
002B             18   org 2bh ;t2 interrupt
002B 32          19   reti
002C             20            
002C             21   ;lookup tables
002C             22   T_7SEG:
002C 40792430    23            DB 40H, 79H, 24H, 30H, 19H
     19
0031 12027800    24            DB 12H, 02H, 78H, 00H, 10H 
     10
0036             25            
0036             26   start:
0036             27   ;initalize the registers in bank 1 that will count
0036 7A00        28   mov r2, #0
0038 75817F      29   mov sp, #7fh ;!!!!remember to initalize stack pointer!!
003B 90002C      30   mov dptr, #T_7SEG
003E E9          31   mov a, r1
003F 93          32   movc a, @dptr+a
0040 F591        33   mov HEX0, a
0042 EA          34   mov a, r2
0043 93          35   movc a, @dptr+a 
0044 F592        36   mov HEX1, a
0046             37   
0046 C0D0        38   push psw
0048 75D008      39   mov psw, #00001000b
004B 7800        40   mov R0, #0
004D 7900        41   mov R1, #0
004F D0D0        42   pop psw
0051             43   
0051             44   ;enable timer 0
0051             45   
0051 E589        46   mov a, TMOD
0053 54F0        47   anl a, #11110000B ;1111 0000 which clears timer 0 without affecting timer 1
0055 4401        48   orl a, #00000001b; mode 1
0057 F589        49   mov TMOD, A
0059 C28C        50   clr TR0;reset timer
005B 758C26      51   mov TH0, #high(9981); THIS IS THE INTERUPT RATE!
005E 758AFD      52   mov TL0, #low(9981)
0061 C28D        53   clr TF0;clear timer flag
0063 D28C        54   setb TR0; enable timer0
0065 D2A9        55   setb ET0 ;enable timer 0 interrupt
0067 D2AF        56   setb EA; enable all interrupts
0069             57   
0069             58   forever:
0069 80FE        59   jmp forever
006B             60   
006B             61   ;the counting ISR
006B             62   count:
006B C0D0        63   push psw
006D C0E0        64   push acc
006F 75D008      65   mov psw, #00001000b ; select bank 1
0072 0A          66   inc r2
0073 BA321D      67   cjne r2, #50, wait
0076 7A00        68   mov r2, #0 ; reset r2
0078             69   
0078             70   ;if the number in register 1 is 9, then make it zero and increment high
0078 B9090C      71   cjne R1, #9, inclow
007B 7900        72   mov r1, #0
007D B80904      73   cjne R0, #9, inchigh;check if it is 99, if so make high 0 as well
0080 7800        74   mov r0, #0
0082 8004        75   sjmp display
0084             76   inchigh:
0084 08          77   inc r0
0085 8001        78   sjmp display
0087             79   inclow:
0087 09          80   inc r1
0088             81   
0088             82   display:
0088 90002C      83   mov dptr, #T_7SEG
008B E9          84   mov a, r1
008C 93          85   movc a, @dptr+a
008D F591        86   mov HEX0, a
008F E8          87   mov a, r0
0090 93          88   movc a, @dptr+a 
0091 F592        89   mov HEX1, a
0093             90   
0093             91   wait:
0093 D0E0        92   pop acc
0095 D0D0        93   pop psw ;pulls the original psw from the previous push
0097 32          94   reti
0098             95   
0098             96   
0098             97   
0098             98   
0098             99   
0098            100   
0098            101   
0098            102   
0098            103   
0098            104   
0098            105   
0098            106   
0098            107   
0098            108   
0098            109   
0098            110   
0098            111   
0098            112   
0098            113   
0098            114   
0098            115   
0098            116   
0098            117   
0098            118   
0098            119   
0098            120   
0098            121   
0098            122   
0098            123   
0098            124   
0098            125   
0098            126   
0098            127   
0098            128   
0098            129   
0098            130   
0098            131   
0098            132   
0098            133   
0098            134   
0098            135   
0098            136   
0098            137   
0098            138   
0098            139   
0098            140   
0098            141   
0098            142   
0098            143   
0098            144   
0098            145   
0098            146   
0098            147   
0098            148   
0098            149   
0098            150   
0098            151   
0098            152   
0098            153   
0098            154   
0098            155   
0098            156   
0098            157   
0098            158   
0098            159   
0098            160   
0098            161   
0098            162   
0098            163   
0098            164   
0098            165   
0098            166   
0098            167   
0098            168   
0098            169   
0098            170   
0098            171   
0098            172   
0098            173   
0098            174   
0098            175   
0098            176   
0098            177   
0098            178   
0098            179   
0098            180   
0098            181   
0098            182   
0098            183   
0098            184   
0098            185   
0098            186   
0098            187   
0098            188   
0098            189   
0098            190   
0098            191   
0098            192   
0098            193   
0098            194   
0098            195   
0098            196   
0098            197   
0098            198   
0098            199   
0098            200   
0098            201   
0098            202   
0098            203   
0098            204   
0098            205   
0098            206   
0098            207   
0098            208   
0098            209   
0098            210   
0098            211   
0098            212   
0098            213   
0098            214   
0098            215   
0098            216   
0098            217   
0098            218   
0098            219   
0098            220   
0098            221   
0098            222   
