#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 13 13:41:10 2018
# Process ID: 8608
# Current directory: U:/CS2022/CS2022/assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10052 U:\CS2022\CS2022\assignment_2\assignment_2.xpr
# Log file: U:/CS2022/CS2022/assignment_2/vivado.log
# Journal file: U:/CS2022/CS2022/assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/CS2022/CS2022/assignment_2/assignment_2.xpr
INFO: [Project 1-313] Project file moved from 'U:/CS2022/assignment_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: entirety
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 911.555 ; gain = 85.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:117]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ALU' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-637] synthesizing blackbox instance 'mx' of component 'mux4' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Shifter' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:41]
WARNING: [Synth 8-3848] Net h_out in module/entity Shifter does not have driver. [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:84]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:39]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 1 wide [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:119]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [U:/CS2022/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[15]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[14]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[13]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[12]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[11]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[10]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[9]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[8]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[7]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[6]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[5]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[4]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[3]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[2]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[0]
WARNING: [Synth 8-3331] design Shifter has unconnected port Hselect[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port Hselect[0]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[15]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[14]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[13]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[12]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[11]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[10]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[9]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[8]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[7]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[6]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[5]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[4]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[3]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[2]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[0]
WARNING: [Synth 8-3331] design LogicUnit16bit has unconnected port output[11]
WARNING: [Synth 8-3331] design ALU has unconnected port Gselect[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 945.219 ; gain = 119.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 945.219 ; gain = 119.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1310.094 ; gain = 483.879
110 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1310.094 ; gain = 483.879
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 13 13:54:02 2018...
