verilog work "ipcore_dir/clk_100MHZ_to_25M_24M.v"
