================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Jun 23 07:21:03 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         spam
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2220
FF:               3508
DSP:              12
BRAM:             2
URAM:             0
SRL:              124


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 3.936       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 2220 | 3508 | 12  | 2    |      |     |        |      |         |          |        |
|   (inst)                                  | 19   | 289  |     |      |      |     |        |      |         |          |        |
|   faddfsub_32ns_32ns_32_10_full_dsp_1_U16 | 193  | 362  | 2   |      |      |     |        |      |         |          |        |
|   fdiv_32ns_32ns_32_30_no_dsp_1_U17       | 773  | 1412 |     |      |      |     |        |      |         |          |        |
|   fexp_32ns_32ns_32_31_full_dsp_1_U19     | 693  | 669  | 7   |      |      |     |        |      |         |          |        |
|   fmul_32ns_32ns_32_8_max_dsp_1_U20       | 84   | 223  | 3   |      |      |     |        |      |         |          |        |
|     (fmul_32ns_32ns_32_8_max_dsp_1_U20)   | 1    | 96   |     |      |      |     |        |      |         |          |        |
|   gradient_U                              |      |      |     | 2    |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_DOT_fu_93            | 188  | 206  |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_DOT_fu_93)        | 156  | 204  |     |      |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_GRAD_fu_103          | 67   | 76   |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_GRAD_fu_103)      | 48   | 74   |     |      |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_UPDATE_fu_112        | 78   | 82   |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_UPDATE_fu_112)    | 31   | 80   |     |      |      |     |        |      |         |          |        |
|   sitofp_32ns_32_7_no_dsp_1_U18           | 125  | 189  |     |      |      |     |        |      |         |          |        |
|     (sitofp_32ns_32_7_no_dsp_1_U18)       |      | 8    |     |      |      |     |        |      |         |          |        |
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 4.17%  | OK     |
| FD                                                        | 50%       | 3.30%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.71%  | OK     |
| MUXF7                                                     | 15%       | 0.74%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.08%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 37     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.22   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                          | ENDPOINT PIN                                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                         |                                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.064 | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/C | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D |            3 |         99 |          3.929 |          1.061 |        2.868 |
| Path2 | 1.219 | training_id_fu_64_reg[4]/C                                                                                              | select_ln60_reg_256_reg[0]/R                                                |            2 |          7 |          3.173 |          0.937 |        2.236 |
| Path3 | 1.219 | training_id_fu_64_reg[4]/C                                                                                              | select_ln60_reg_256_reg[1]/R                                                |            2 |          7 |          3.173 |          0.937 |        2.236 |
| Path4 | 1.219 | training_id_fu_64_reg[4]/C                                                                                              | select_ln60_reg_256_reg[2]/R                                                |            2 |          7 |          3.173 |          0.937 |        2.236 |
| Path5 | 1.219 | training_id_fu_64_reg[4]/C                                                                                              | select_ln60_reg_256_reg[3]/R                                                |            2 |          7 |          3.173 |          0.937 |        2.236 |
+-------+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                           | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1 | FLOP_LATCH.flop.FDRE |
    | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g10_b21                            | LUT.others.LUT6      |
    | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_3       | LUT.others.LUT6      |
    | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_1       | LUT.others.LUT6      |
    | i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]                                             | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------+----------------------+
    | Path2 Cells                | Primitive Type       |
    +----------------------------+----------------------+
    | training_id_fu_64_reg[4]   | FLOP_LATCH.flop.FDRE |
    | select_ln60_reg_256[6]_i_2 | LUT.others.LUT6      |
    | select_ln60_reg_256[6]_i_1 | LUT.others.LUT3      |
    | select_ln60_reg_256_reg[0] | FLOP_LATCH.flop.FDRE |
    +----------------------------+----------------------+

    +----------------------------+----------------------+
    | Path3 Cells                | Primitive Type       |
    +----------------------------+----------------------+
    | training_id_fu_64_reg[4]   | FLOP_LATCH.flop.FDRE |
    | select_ln60_reg_256[6]_i_2 | LUT.others.LUT6      |
    | select_ln60_reg_256[6]_i_1 | LUT.others.LUT3      |
    | select_ln60_reg_256_reg[1] | FLOP_LATCH.flop.FDRE |
    +----------------------------+----------------------+

    +----------------------------+----------------------+
    | Path4 Cells                | Primitive Type       |
    +----------------------------+----------------------+
    | training_id_fu_64_reg[4]   | FLOP_LATCH.flop.FDRE |
    | select_ln60_reg_256[6]_i_2 | LUT.others.LUT6      |
    | select_ln60_reg_256[6]_i_1 | LUT.others.LUT3      |
    | select_ln60_reg_256_reg[2] | FLOP_LATCH.flop.FDRE |
    +----------------------------+----------------------+

    +----------------------------+----------------------+
    | Path5 Cells                | Primitive Type       |
    +----------------------------+----------------------+
    | training_id_fu_64_reg[4]   | FLOP_LATCH.flop.FDRE |
    | select_ln60_reg_256[6]_i_2 | LUT.others.LUT6      |
    | select_ln60_reg_256[6]_i_1 | LUT.others.LUT3      |
    | select_ln60_reg_256_reg[3] | FLOP_LATCH.flop.FDRE |
    +----------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/verilog/report/SgdLR_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/SgdLR_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/SgdLR_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/SgdLR_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/SgdLR_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/SgdLR_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------+


