INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/Branch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Branch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/MEM_WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_WB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echat/ECE449/449_Project.srcs/sim_1/new/format_B_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity format_B_testbench
