# 8Ã—8 SRAM Memory System | VLSI Final Project âš™ï¸ğŸ”¬

This repository hosts the final project for the Introduction to VLSI Design course at Braude Academic College of Engineering. It features the complete custom design and simulation of an 8Ã—8 Static Random-Access Memory (SRAM) using Cadence Virtuoso, built with transistor-level CMOS components, full custom layout, and digital simulation.

## ğŸ“š Project Overview
- 6T SRAM cells in 8Ã—8 array (64 bits)
- Custom logic gates, decoder, read/write controls
- Cadence Virtuoso design, DRC/LVS clean
- Simulations for verification

## ğŸ› ï¸ Design Flow
1. Gate-Level Design (custom logic gates)
2. Row Decoder (3-to-8 decoder)
3. 6T SRAM Cell (layout, simulation)
4. SRAM Array Integration (8Ã—8 grid)
5. Read/Write Interface

## ğŸ“Š Performance Highlights

| Feature        | Specification      |
| -------------- | ----------------- |
| Cell Type      | 6T CMOS           |
| Array Size     | 8Ã—8 (64 bits)     |
| Max Frequency  | 1.58 GHz (sim.)   |
| Layout Area    | 240 Âµm Ã— 315 Âµm   |
| Verification   | DRC, LVS, Sim.    |

## ğŸ–¼ï¸ Visual Artifacts

- **Block Diagram:** ![Block Diagram](docs/System_Block_Diagram_Scematic.png)
- **Layout Previews:** ![SRAM Layout](docs/Whole_System_Layout.png)
- **Simulation Waveforms:** ![Waveform](docs/Transient_Simulations.png)

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ docs/
â”œâ”€â”€ schematics/
â”œâ”€â”€ layout/
â”œâ”€â”€ simulations/
```

## ğŸ“œ Documentation

- [`Final_Project_SRAM.pdf`](docs/Final_Project_SRAM.pdf): Full report.
- Stimulus files & waveforms in `/simulations/`, `/docs/`.
- Schematic/layout snapshots in `/schematics/`, `/layout/`.

## ğŸ”­ Future Work

- Add sense amplifiers
- Implement column decoder
- Expand to 16Ã—16 array
- Explore low-power techniques

## ğŸ‘¨â€ğŸ’» Authors
- Maria Nakhle
- Bshara Habib
- Francis Aboud
- Noor Zakour
