<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_adc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_adc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__adc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a06132fc9629bcf0ac46cec661b73452f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a06132fc9629bcf0ac46cec661b73452f">REG_ADC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0000U)</td></tr>
<tr class="memdesc:a06132fc9629bcf0ac46cec661b73452f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Control Register  <a href="#a06132fc9629bcf0ac46cec661b73452f">More...</a><br /></td></tr>
<tr class="separator:a06132fc9629bcf0ac46cec661b73452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eda1acb468833b43216b7807d13d002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a3eda1acb468833b43216b7807d13d002">REG_ADC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0004U)</td></tr>
<tr class="memdesc:a3eda1acb468833b43216b7807d13d002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Mode Register  <a href="#a3eda1acb468833b43216b7807d13d002">More...</a><br /></td></tr>
<tr class="separator:a3eda1acb468833b43216b7807d13d002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a30f97cb19ae9d98d1e778c3ba9790b0a">REG_ADC_SEQR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0008U)</td></tr>
<tr class="memdesc:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Sequence Register 1  <a href="#a30f97cb19ae9d98d1e778c3ba9790b0a">More...</a><br /></td></tr>
<tr class="separator:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa090c56a05ef43e7b02c5461687d493e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#aa090c56a05ef43e7b02c5461687d493e">REG_ADC_SEQR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C000CU)</td></tr>
<tr class="memdesc:aa090c56a05ef43e7b02c5461687d493e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Sequence Register 2  <a href="#aa090c56a05ef43e7b02c5461687d493e">More...</a><br /></td></tr>
<tr class="separator:aa090c56a05ef43e7b02c5461687d493e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea677c7b67347f68f831f073f20a5bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#aea677c7b67347f68f831f073f20a5bb9">REG_ADC_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0010U)</td></tr>
<tr class="memdesc:aea677c7b67347f68f831f073f20a5bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Enable Register  <a href="#aea677c7b67347f68f831f073f20a5bb9">More...</a><br /></td></tr>
<tr class="separator:aea677c7b67347f68f831f073f20a5bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e391d8cd7f912683342b25e8046ac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a1e391d8cd7f912683342b25e8046ac2e">REG_ADC_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0014U)</td></tr>
<tr class="memdesc:a1e391d8cd7f912683342b25e8046ac2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Disable Register  <a href="#a1e391d8cd7f912683342b25e8046ac2e">More...</a><br /></td></tr>
<tr class="separator:a1e391d8cd7f912683342b25e8046ac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e4f794f9f6e785001fa7c69d014836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a82e4f794f9f6e785001fa7c69d014836">REG_ADC_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0018U)</td></tr>
<tr class="memdesc:a82e4f794f9f6e785001fa7c69d014836"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Status Register  <a href="#a82e4f794f9f6e785001fa7c69d014836">More...</a><br /></td></tr>
<tr class="separator:a82e4f794f9f6e785001fa7c69d014836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab150e82eb2768a7c68ba9536c578f145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#ab150e82eb2768a7c68ba9536c578f145">REG_ADC_LCDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0020U)</td></tr>
<tr class="memdesc:ab150e82eb2768a7c68ba9536c578f145"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Last Converted Data Register  <a href="#ab150e82eb2768a7c68ba9536c578f145">More...</a><br /></td></tr>
<tr class="separator:ab150e82eb2768a7c68ba9536c578f145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0b0b74969367efb94cbab6a80b482d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#aef0b0b74969367efb94cbab6a80b482d">REG_ADC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0024U)</td></tr>
<tr class="memdesc:aef0b0b74969367efb94cbab6a80b482d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Enable Register  <a href="#aef0b0b74969367efb94cbab6a80b482d">More...</a><br /></td></tr>
<tr class="separator:aef0b0b74969367efb94cbab6a80b482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c7e6bf1812cbd101b23bc597620563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a04c7e6bf1812cbd101b23bc597620563">REG_ADC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0028U)</td></tr>
<tr class="memdesc:a04c7e6bf1812cbd101b23bc597620563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Disable Register  <a href="#a04c7e6bf1812cbd101b23bc597620563">More...</a><br /></td></tr>
<tr class="separator:a04c7e6bf1812cbd101b23bc597620563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab190f8e7b96510d26e088e3404ca4bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#ab190f8e7b96510d26e088e3404ca4bea">REG_ADC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C002CU)</td></tr>
<tr class="memdesc:ab190f8e7b96510d26e088e3404ca4bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Mask Register  <a href="#ab190f8e7b96510d26e088e3404ca4bea">More...</a><br /></td></tr>
<tr class="separator:ab190f8e7b96510d26e088e3404ca4bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d52326ec7d2085a6d8063b30652a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a7d52326ec7d2085a6d8063b30652a9f4">REG_ADC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0030U)</td></tr>
<tr class="memdesc:a7d52326ec7d2085a6d8063b30652a9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Status Register  <a href="#a7d52326ec7d2085a6d8063b30652a9f4">More...</a><br /></td></tr>
<tr class="separator:a7d52326ec7d2085a6d8063b30652a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15f8aec99da3b304f680ccfaf6fff5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#af15f8aec99da3b304f680ccfaf6fff5b">REG_ADC_OVER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C003CU)</td></tr>
<tr class="memdesc:af15f8aec99da3b304f680ccfaf6fff5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Overrun Status Register  <a href="#af15f8aec99da3b304f680ccfaf6fff5b">More...</a><br /></td></tr>
<tr class="separator:af15f8aec99da3b304f680ccfaf6fff5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed228f47a47183bd8477145a59fbb96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#aed228f47a47183bd8477145a59fbb96f">REG_ADC_EMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0040U)</td></tr>
<tr class="memdesc:aed228f47a47183bd8477145a59fbb96f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Extended Mode Register  <a href="#aed228f47a47183bd8477145a59fbb96f">More...</a><br /></td></tr>
<tr class="separator:aed228f47a47183bd8477145a59fbb96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5259af8c25e4a85dbeea5bd5a187f132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a5259af8c25e4a85dbeea5bd5a187f132">REG_ADC_CWR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0044U)</td></tr>
<tr class="memdesc:a5259af8c25e4a85dbeea5bd5a187f132"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Compare Window Register  <a href="#a5259af8c25e4a85dbeea5bd5a187f132">More...</a><br /></td></tr>
<tr class="separator:a5259af8c25e4a85dbeea5bd5a187f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c94c3285d9eead92f778c053daa3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#ad8c94c3285d9eead92f778c053daa3fc">REG_ADC_CGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0048U)</td></tr>
<tr class="memdesc:ad8c94c3285d9eead92f778c053daa3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Gain Register  <a href="#ad8c94c3285d9eead92f778c053daa3fc">More...</a><br /></td></tr>
<tr class="separator:ad8c94c3285d9eead92f778c053daa3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03798ce154fa714b823aff2b4f4eecd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a03798ce154fa714b823aff2b4f4eecd5">REG_ADC_COR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C004CU)</td></tr>
<tr class="memdesc:a03798ce154fa714b823aff2b4f4eecd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Offset Register  <a href="#a03798ce154fa714b823aff2b4f4eecd5">More...</a><br /></td></tr>
<tr class="separator:a03798ce154fa714b823aff2b4f4eecd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf05d788c19721d4d00c3d11f27fa79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#abf05d788c19721d4d00c3d11f27fa79c">REG_ADC_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0050U)</td></tr>
<tr class="memdesc:abf05d788c19721d4d00c3d11f27fa79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Data Register  <a href="#abf05d788c19721d4d00c3d11f27fa79c">More...</a><br /></td></tr>
<tr class="separator:abf05d788c19721d4d00c3d11f27fa79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d180865b6ef4814561c2f03f74b1b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a2d180865b6ef4814561c2f03f74b1b50">REG_ADC_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0094U)</td></tr>
<tr class="memdesc:a2d180865b6ef4814561c2f03f74b1b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Analog Control Register  <a href="#a2d180865b6ef4814561c2f03f74b1b50">More...</a><br /></td></tr>
<tr class="separator:a2d180865b6ef4814561c2f03f74b1b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374fbf1755c652e2c94b8bcdcd401f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a374fbf1755c652e2c94b8bcdcd401f29">REG_ADC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C00E4U)</td></tr>
<tr class="memdesc:a374fbf1755c652e2c94b8bcdcd401f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Write Protect Mode Register  <a href="#a374fbf1755c652e2c94b8bcdcd401f29">More...</a><br /></td></tr>
<tr class="separator:a374fbf1755c652e2c94b8bcdcd401f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f1758ed47fa56380250b7acad5c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a40f1758ed47fa56380250b7acad5c20c">REG_ADC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C00E8U)</td></tr>
<tr class="memdesc:a40f1758ed47fa56380250b7acad5c20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Write Protect Status Register  <a href="#a40f1758ed47fa56380250b7acad5c20c">More...</a><br /></td></tr>
<tr class="separator:a40f1758ed47fa56380250b7acad5c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93657af816747bd53c3c94c865167db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#ac93657af816747bd53c3c94c865167db">REG_ADC_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0100U)</td></tr>
<tr class="memdesc:ac93657af816747bd53c3c94c865167db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Pointer Register  <a href="#ac93657af816747bd53c3c94c865167db">More...</a><br /></td></tr>
<tr class="separator:ac93657af816747bd53c3c94c865167db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9906fc83d61a380f48d680813e75d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#ad9906fc83d61a380f48d680813e75d68">REG_ADC_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0104U)</td></tr>
<tr class="memdesc:ad9906fc83d61a380f48d680813e75d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Counter Register  <a href="#ad9906fc83d61a380f48d680813e75d68">More...</a><br /></td></tr>
<tr class="separator:ad9906fc83d61a380f48d680813e75d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a94c9424d522341a29a5cd36b939a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a47a94c9424d522341a29a5cd36b939a0">REG_ADC_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0110U)</td></tr>
<tr class="memdesc:a47a94c9424d522341a29a5cd36b939a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Next Pointer Register  <a href="#a47a94c9424d522341a29a5cd36b939a0">More...</a><br /></td></tr>
<tr class="separator:a47a94c9424d522341a29a5cd36b939a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab87142a7f1336a6f996ed510428f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a6ab87142a7f1336a6f996ed510428f49">REG_ADC_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0114U)</td></tr>
<tr class="memdesc:a6ab87142a7f1336a6f996ed510428f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Next Counter Register  <a href="#a6ab87142a7f1336a6f996ed510428f49">More...</a><br /></td></tr>
<tr class="separator:a6ab87142a7f1336a6f996ed510428f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c903c675d56b345e541c9b10179682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a82c903c675d56b345e541c9b10179682">REG_ADC_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0120U)</td></tr>
<tr class="memdesc:a82c903c675d56b345e541c9b10179682"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Transfer Control Register  <a href="#a82c903c675d56b345e541c9b10179682">More...</a><br /></td></tr>
<tr class="separator:a82c903c675d56b345e541c9b10179682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520aedfae12ee35fe5be541e6e6f116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__adc_8h.html#a520aedfae12ee35fe5be541e6e6f116c">REG_ADC_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0124U)</td></tr>
<tr class="memdesc:a520aedfae12ee35fe5be541e6e6f116c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Transfer Status Register  <a href="#a520aedfae12ee35fe5be541e6e6f116c">More...</a><br /></td></tr>
<tr class="separator:a520aedfae12ee35fe5be541e6e6f116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2d180865b6ef4814561c2f03f74b1b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d180865b6ef4814561c2f03f74b1b50">&#9670;&nbsp;</a></span>REG_ADC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_ACR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Analog Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00085">85</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="abf05d788c19721d4d00c3d11f27fa79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf05d788c19721d4d00c3d11f27fa79c">&#9670;&nbsp;</a></span>REG_ADC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00084">84</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="ad8c94c3285d9eead92f778c053daa3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c94c3285d9eead92f778c053daa3fc">&#9670;&nbsp;</a></span>REG_ADC_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Gain Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00082">82</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a1e391d8cd7f912683342b25e8046ac2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e391d8cd7f912683342b25e8046ac2e">&#9670;&nbsp;</a></span>REG_ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00072">72</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="aea677c7b67347f68f831f073f20a5bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea677c7b67347f68f831f073f20a5bb9">&#9670;&nbsp;</a></span>REG_ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00071">71</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a82e4f794f9f6e785001fa7c69d014836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e4f794f9f6e785001fa7c69d014836">&#9670;&nbsp;</a></span>REG_ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00073">73</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a03798ce154fa714b823aff2b4f4eecd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03798ce154fa714b823aff2b4f4eecd5">&#9670;&nbsp;</a></span>REG_ADC_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_COR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C004CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Offset Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00083">83</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a06132fc9629bcf0ac46cec661b73452f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06132fc9629bcf0ac46cec661b73452f">&#9670;&nbsp;</a></span>REG_ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00067">67</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a5259af8c25e4a85dbeea5bd5a187f132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5259af8c25e4a85dbeea5bd5a187f132">&#9670;&nbsp;</a></span>REG_ADC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CWR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00081">81</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="aed228f47a47183bd8477145a59fbb96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed228f47a47183bd8477145a59fbb96f">&#9670;&nbsp;</a></span>REG_ADC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_EMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00080">80</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a04c7e6bf1812cbd101b23bc597620563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c7e6bf1812cbd101b23bc597620563">&#9670;&nbsp;</a></span>REG_ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00076">76</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="aef0b0b74969367efb94cbab6a80b482d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0b0b74969367efb94cbab6a80b482d">&#9670;&nbsp;</a></span>REG_ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00075">75</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="ab190f8e7b96510d26e088e3404ca4bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab190f8e7b96510d26e088e3404ca4bea">&#9670;&nbsp;</a></span>REG_ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00077">77</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a7d52326ec7d2085a6d8063b30652a9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d52326ec7d2085a6d8063b30652a9f4">&#9670;&nbsp;</a></span>REG_ADC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_ISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00078">78</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="ab150e82eb2768a7c68ba9536c578f145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab150e82eb2768a7c68ba9536c578f145">&#9670;&nbsp;</a></span>REG_ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_LCDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Last Converted Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00074">74</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a3eda1acb468833b43216b7807d13d002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eda1acb468833b43216b7807d13d002">&#9670;&nbsp;</a></span>REG_ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00068">68</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="af15f8aec99da3b304f680ccfaf6fff5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15f8aec99da3b304f680ccfaf6fff5b">&#9670;&nbsp;</a></span>REG_ADC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_OVER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C003CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Overrun Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00079">79</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a82c903c675d56b345e541c9b10179682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c903c675d56b345e541c9b10179682">&#9670;&nbsp;</a></span>REG_ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C0120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00092">92</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a520aedfae12ee35fe5be541e6e6f116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520aedfae12ee35fe5be541e6e6f116c">&#9670;&nbsp;</a></span>REG_ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C0124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00093">93</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="ad9906fc83d61a380f48d680813e75d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9906fc83d61a380f48d680813e75d68">&#9670;&nbsp;</a></span>REG_ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00089">89</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a6ab87142a7f1336a6f996ed510428f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab87142a7f1336a6f996ed510428f49">&#9670;&nbsp;</a></span>REG_ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00091">91</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a47a94c9424d522341a29a5cd36b939a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a94c9424d522341a29a5cd36b939a0">&#9670;&nbsp;</a></span>REG_ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00090">90</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="ac93657af816747bd53c3c94c865167db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93657af816747bd53c3c94c865167db">&#9670;&nbsp;</a></span>REG_ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00088">88</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a30f97cb19ae9d98d1e778c3ba9790b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f97cb19ae9d98d1e778c3ba9790b0a">&#9670;&nbsp;</a></span>REG_ADC_SEQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SEQR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C0008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Sequence Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00069">69</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="aa090c56a05ef43e7b02c5461687d493e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa090c56a05ef43e7b02c5461687d493e">&#9670;&nbsp;</a></span>REG_ADC_SEQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SEQR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Sequence Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00070">70</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a374fbf1755c652e2c94b8bcdcd401f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374fbf1755c652e2c94b8bcdcd401f29">&#9670;&nbsp;</a></span>REG_ADC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C00E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00086">86</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
<a id="a40f1758ed47fa56380250b7acad5c20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f1758ed47fa56380250b7acad5c20c">&#9670;&nbsp;</a></span>REG_ADC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C00E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__adc_8h_source.html#l00087">87</a> of file <a class="el" href="instance__adc_8h_source.html">instance_adc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
