// Seed: 2041670309
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 'h0 : -1  ==  1] id_5;
  ;
  assign id_1 = 1;
  wire  id_6;
  logic id_7;
  wor   _id_8 = 1'b0 != id_7[id_8];
endmodule
