{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 20 00:23:35 2010 " "Info: Processing started: Fri Aug 20 00:23:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO -c RABBIT_DDS_FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO -c RABBIT_DDS_FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RABBIT_CLOK " "Info: Assuming node \"RABBIT_CLOK\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "RABBIT_CLOK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[3\] register SDIO~reg0 80.01 MHz 12.499 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 80.01 MHz between source register \"N\[3\]\" and destination register \"SDIO~reg0\" (period= 12.499 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.278 ns + Longest register register " "Info: + Longest register to register delay is 12.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[3\] 1 REG LCFF_X41_Y17_N13 575 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N13; Fanout = 575; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(0.271 ns) 2.590 ns Mux0~30350 2 COMB LCCOMB_X62_Y10_N26 1 " "Info: 2: + IC(2.319 ns) + CELL(0.271 ns) = 2.590 ns; Loc. = LCCOMB_X62_Y10_N26; Fanout = 1; COMB Node = 'Mux0~30350'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { N[3] Mux0~30350 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.984 ns Mux0~30351 3 COMB LCCOMB_X62_Y10_N12 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.984 ns; Loc. = LCCOMB_X62_Y10_N12; Fanout = 1; COMB Node = 'Mux0~30351'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Mux0~30350 Mux0~30351 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.419 ns) 4.372 ns Mux0~30352 4 COMB LCCOMB_X58_Y8_N0 1 " "Info: 4: + IC(0.969 ns) + CELL(0.419 ns) = 4.372 ns; Loc. = LCCOMB_X58_Y8_N0; Fanout = 1; COMB Node = 'Mux0~30352'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { Mux0~30351 Mux0~30352 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.769 ns Mux0~30355 5 COMB LCCOMB_X58_Y8_N16 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.769 ns; Loc. = LCCOMB_X58_Y8_N16; Fanout = 1; COMB Node = 'Mux0~30355'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux0~30352 Mux0~30355 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 5.294 ns Mux0~30356 6 COMB LCCOMB_X58_Y8_N4 1 " "Info: 6: + IC(0.250 ns) + CELL(0.275 ns) = 5.294 ns; Loc. = LCCOMB_X58_Y8_N4; Fanout = 1; COMB Node = 'Mux0~30356'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Mux0~30355 Mux0~30356 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 5.819 ns Mux0~30367 7 COMB LCCOMB_X58_Y8_N6 1 " "Info: 7: + IC(0.254 ns) + CELL(0.271 ns) = 5.819 ns; Loc. = LCCOMB_X58_Y8_N6; Fanout = 1; COMB Node = 'Mux0~30367'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Mux0~30356 Mux0~30367 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.419 ns) 8.010 ns Mux0~30368 8 COMB LCCOMB_X31_Y13_N0 1 " "Info: 8: + IC(1.772 ns) + CELL(0.419 ns) = 8.010 ns; Loc. = LCCOMB_X31_Y13_N0; Fanout = 1; COMB Node = 'Mux0~30368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { Mux0~30367 Mux0~30368 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.416 ns) 8.676 ns Mux0~30411 9 COMB LCCOMB_X31_Y13_N12 1 " "Info: 9: + IC(0.250 ns) + CELL(0.416 ns) = 8.676 ns; Loc. = LCCOMB_X31_Y13_N12; Fanout = 1; COMB Node = 'Mux0~30411'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Mux0~30368 Mux0~30411 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.275 ns) 10.021 ns Mux0~30412 10 COMB LCCOMB_X31_Y21_N30 1 " "Info: 10: + IC(1.070 ns) + CELL(0.275 ns) = 10.021 ns; Loc. = LCCOMB_X31_Y21_N30; Fanout = 1; COMB Node = 'Mux0~30412'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Mux0~30411 Mux0~30412 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.438 ns) 10.878 ns Mux0~30583 11 COMB LCCOMB_X32_Y21_N8 1 " "Info: 11: + IC(0.419 ns) + CELL(0.438 ns) = 10.878 ns; Loc. = LCCOMB_X32_Y21_N8; Fanout = 1; COMB Node = 'Mux0~30583'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { Mux0~30412 Mux0~30583 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 11.403 ns Mux0~30584 12 COMB LCCOMB_X32_Y21_N6 1 " "Info: 12: + IC(0.254 ns) + CELL(0.271 ns) = 11.403 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 1; COMB Node = 'Mux0~30584'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Mux0~30583 Mux0~30584 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 11.798 ns SDIO~1713 13 COMB LCCOMB_X32_Y21_N22 1 " "Info: 13: + IC(0.245 ns) + CELL(0.150 ns) = 11.798 ns; Loc. = LCCOMB_X32_Y21_N22; Fanout = 1; COMB Node = 'SDIO~1713'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux0~30584 SDIO~1713 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 12.194 ns SDIO~1715 14 COMB LCCOMB_X32_Y21_N26 1 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 12.194 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 1; COMB Node = 'SDIO~1715'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { SDIO~1713 SDIO~1715 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.278 ns SDIO~reg0 15 REG LCFF_X32_Y21_N27 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.278 ns; Loc. = LCFF_X32_Y21_N27; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.739 ns ( 30.45 % ) " "Info: Total cell delay = 3.739 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.539 ns ( 69.55 % ) " "Info: Total interconnect delay = 8.539 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.278 ns" { N[3] Mux0~30350 Mux0~30351 Mux0~30352 Mux0~30355 Mux0~30356 Mux0~30367 Mux0~30368 Mux0~30411 Mux0~30412 Mux0~30583 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.278 ns" { N[3] Mux0~30350 Mux0~30351 Mux0~30352 Mux0~30355 Mux0~30356 Mux0~30367 Mux0~30368 Mux0~30411 Mux0~30412 Mux0~30583 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } { 0.000ns 2.319ns 0.244ns 0.969ns 0.247ns 0.250ns 0.254ns 1.772ns 0.250ns 1.070ns 0.419ns 0.254ns 0.245ns 0.246ns 0.000ns } { 0.000ns 0.271ns 0.150ns 0.419ns 0.150ns 0.275ns 0.271ns 0.419ns 0.416ns 0.275ns 0.438ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.674 ns SDIO~reg0 3 REG LCFF_X32_Y21_N27 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X32_Y21_N27; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.681 ns N\[3\] 3 REG LCFF_X41_Y17_N13 575 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X41_Y17_N13; Fanout = 575; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.278 ns" { N[3] Mux0~30350 Mux0~30351 Mux0~30352 Mux0~30355 Mux0~30356 Mux0~30367 Mux0~30368 Mux0~30411 Mux0~30412 Mux0~30583 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.278 ns" { N[3] Mux0~30350 Mux0~30351 Mux0~30352 Mux0~30355 Mux0~30356 Mux0~30367 Mux0~30368 Mux0~30411 Mux0~30412 Mux0~30583 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } { 0.000ns 2.319ns 0.244ns 0.969ns 0.247ns 0.250ns 0.254ns 1.772ns 0.250ns 1.070ns 0.419ns 0.254ns 0.245ns 0.246ns 0.000ns } { 0.000ns 0.271ns 0.150ns 0.419ns 0.150ns 0.275ns 0.271ns 0.419ns 0.416ns 0.275ns 0.438ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RABBIT_CLOK register i\[10\] register memory_reg\[3375\] 125.16 MHz 7.99 ns Internal " "Info: Clock \"RABBIT_CLOK\" has Internal fmax of 125.16 MHz between source register \"i\[10\]\" and destination register \"memory_reg\[3375\]\" (period= 7.99 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.633 ns + Longest register register " "Info: + Longest register to register delay is 7.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[10\] 1 REG LCFF_X37_Y19_N25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y19_N25; Fanout = 20; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[10] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.389 ns) 1.425 ns Decoder2~25026 2 COMB LCCOMB_X36_Y20_N12 49 " "Info: 2: + IC(1.036 ns) + CELL(0.389 ns) = 1.425 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 49; COMB Node = 'Decoder2~25026'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { i[10] Decoder2~25026 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1066 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.826 ns memory_reg~674261 3 COMB LCCOMB_X36_Y20_N20 208 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 208; COMB Node = 'memory_reg~674261'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Decoder2~25026 memory_reg~674261 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.190 ns) + CELL(0.150 ns) 5.166 ns memory_reg~676072 4 COMB LCCOMB_X64_Y16_N12 1 " "Info: 4: + IC(3.190 ns) + CELL(0.150 ns) = 5.166 ns; Loc. = LCCOMB_X64_Y16_N12; Fanout = 1; COMB Node = 'memory_reg~676072'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { memory_reg~674261 memory_reg~676072 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.150 ns) 7.549 ns memory_reg~676073 5 COMB LCCOMB_X29_Y10_N10 1 " "Info: 5: + IC(2.233 ns) + CELL(0.150 ns) = 7.549 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = 'memory_reg~676073'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { memory_reg~676072 memory_reg~676073 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.633 ns memory_reg\[3375\] 6 REG LCFF_X29_Y10_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.633 ns; Loc. = LCFF_X29_Y10_N11; Fanout = 2; REG Node = 'memory_reg\[3375\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~676073 memory_reg[3375] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 12.09 % ) " "Info: Total cell delay = 0.923 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.710 ns ( 87.91 % ) " "Info: Total interconnect delay = 6.710 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.633 ns" { i[10] Decoder2~25026 memory_reg~674261 memory_reg~676072 memory_reg~676073 memory_reg[3375] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.633 ns" { i[10] Decoder2~25026 memory_reg~674261 memory_reg~676072 memory_reg~676073 memory_reg[3375] } { 0.000ns 1.036ns 0.251ns 3.190ns 2.233ns 0.000ns } { 0.000ns 0.389ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.143 ns - Smallest " "Info: - Smallest clock skew is -0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.922 ns + Shortest register " "Info: + Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.537 ns) 3.922 ns memory_reg\[3375\] 2 REG LCFF_X29_Y10_N11 2 " "Info: 2: + IC(2.563 ns) + CELL(0.537 ns) = 3.922 ns; Loc. = LCFF_X29_Y10_N11; Fanout = 2; REG Node = 'memory_reg\[3375\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { RABBIT_CLOK memory_reg[3375] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.65 % ) " "Info: Total cell delay = 1.359 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.563 ns ( 65.35 % ) " "Info: Total interconnect delay = 2.563 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { RABBIT_CLOK memory_reg[3375] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3375] } { 0.000ns 0.000ns 2.563ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK source 4.065 ns - Longest register " "Info: - Longest clock path from clock \"RABBIT_CLOK\" to source register is 4.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.537 ns) 4.065 ns i\[10\] 2 REG LCFF_X37_Y19_N25 20 " "Info: 2: + IC(2.706 ns) + CELL(0.537 ns) = 4.065 ns; Loc. = LCFF_X37_Y19_N25; Fanout = 20; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { RABBIT_CLOK i[10] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.43 % ) " "Info: Total cell delay = 1.359 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 66.57 % ) " "Info: Total interconnect delay = 2.706 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { RABBIT_CLOK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[10] } { 0.000ns 0.000ns 2.706ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { RABBIT_CLOK memory_reg[3375] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3375] } { 0.000ns 0.000ns 2.563ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { RABBIT_CLOK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[10] } { 0.000ns 0.000ns 2.706ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.633 ns" { i[10] Decoder2~25026 memory_reg~674261 memory_reg~676072 memory_reg~676073 memory_reg[3375] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.633 ns" { i[10] Decoder2~25026 memory_reg~674261 memory_reg~676072 memory_reg~676073 memory_reg[3375] } { 0.000ns 1.036ns 0.251ns 3.190ns 2.233ns 0.000ns } { 0.000ns 0.389ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { RABBIT_CLOK memory_reg[3375] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3375] } { 0.000ns 0.000ns 2.563ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { RABBIT_CLOK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[10] } { 0.000ns 0.000ns 2.706ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[2024\] RABBIT_DATA RABBIT_CLOK 6.544 ns register " "Info: tsu for register \"memory_reg\[2024\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is 6.544 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.454 ns + Longest pin register " "Info: + Longest pin to register delay is 10.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.090 ns) + CELL(0.438 ns) 10.370 ns memory_reg~674615 2 COMB LCCOMB_X37_Y16_N30 1 " "Info: 2: + IC(9.090 ns) + CELL(0.438 ns) = 10.370 ns; Loc. = LCCOMB_X37_Y16_N30; Fanout = 1; COMB Node = 'memory_reg~674615'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { RABBIT_DATA memory_reg~674615 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.454 ns memory_reg\[2024\] 3 REG LCFF_X37_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.454 ns; Loc. = LCFF_X37_Y16_N31; Fanout = 2; REG Node = 'memory_reg\[2024\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~674615 memory_reg[2024] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 13.05 % ) " "Info: Total cell delay = 1.364 ns ( 13.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.090 ns ( 86.95 % ) " "Info: Total interconnect delay = 9.090 ns ( 86.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.454 ns" { RABBIT_DATA memory_reg~674615 memory_reg[2024] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.454 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~674615 memory_reg[2024] } { 0.000ns 0.000ns 9.090ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.874 ns - Shortest register " "Info: - Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 3.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(0.537 ns) 3.874 ns memory_reg\[2024\] 2 REG LCFF_X37_Y16_N31 2 " "Info: 2: + IC(2.515 ns) + CELL(0.537 ns) = 3.874 ns; Loc. = LCFF_X37_Y16_N31; Fanout = 2; REG Node = 'memory_reg\[2024\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { RABBIT_CLOK memory_reg[2024] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.08 % ) " "Info: Total cell delay = 1.359 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.515 ns ( 64.92 % ) " "Info: Total interconnect delay = 2.515 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.874 ns" { RABBIT_CLOK memory_reg[2024] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.874 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[2024] } { 0.000ns 0.000ns 2.515ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.454 ns" { RABBIT_DATA memory_reg~674615 memory_reg[2024] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.454 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~674615 memory_reg[2024] } { 0.000ns 0.000ns 9.090ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.874 ns" { RABBIT_CLOK memory_reg[2024] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.874 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[2024] } { 0.000ns 0.000ns 2.515ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext reset_flag reset_flag~reg0 11.653 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"reset_flag\" through register \"reset_flag~reg0\" is 11.653 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.647 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.647 ns reset_flag~reg0 3 REG LCFF_X19_Y24_N17 5529 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X19_Y24_N17; Fanout = 5529; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.03 % ) " "Info: Total cell delay = 1.536 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 41.97 % ) " "Info: Total interconnect delay = 1.111 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.756 ns + Longest register pin " "Info: + Longest register to pin delay is 8.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_flag~reg0 1 REG LCFF_X19_Y24_N17 5529 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y24_N17; Fanout = 5529; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 424 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.948 ns) + CELL(2.808 ns) 8.756 ns reset_flag 2 PIN PIN_AA20 0 " "Info: 2: + IC(5.948 ns) + CELL(2.808 ns) = 8.756 ns; Loc. = PIN_AA20; Fanout = 0; PIN Node = 'reset_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.756 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 377 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 32.07 % ) " "Info: Total cell delay = 2.808 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.948 ns ( 67.93 % ) " "Info: Total interconnect delay = 5.948 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.756 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.756 ns" { reset_flag~reg0 reset_flag } { 0.000ns 5.948ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.756 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.756 ns" { reset_flag~reg0 reset_flag } { 0.000ns 5.948ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ten_MHz_ext DDS_clock 4.958 ns Longest " "Info: Longest tpd from source pin \"ten_MHz_ext\" to destination pin \"DDS_clock\" is 4.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(2.652 ns) 4.958 ns DDS_clock 2 PIN PIN_W25 0 " "Info: 2: + IC(1.307 ns) + CELL(2.652 ns) = 4.958 ns; Loc. = PIN_W25; Fanout = 0; PIN Node = 'DDS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { ten_MHz_ext DDS_clock } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.651 ns ( 73.64 % ) " "Info: Total cell delay = 3.651 ns ( 73.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 26.36 % ) " "Info: Total interconnect delay = 1.307 ns ( 26.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { ten_MHz_ext DDS_clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { ten_MHz_ext ten_MHz_ext~combout DDS_clock } { 0.000ns 0.000ns 1.307ns } { 0.000ns 0.999ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3514\] RABBIT_DATA RABBIT_CLOK -1.689 ns register " "Info: th for register \"memory_reg\[3514\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is -1.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 4.070 ns + Longest register " "Info: + Longest clock path from clock \"RABBIT_CLOK\" to destination register is 4.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.537 ns) 4.070 ns memory_reg\[3514\] 2 REG LCFF_X64_Y20_N19 2 " "Info: 2: + IC(2.711 ns) + CELL(0.537 ns) = 4.070 ns; Loc. = LCFF_X64_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3514\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { RABBIT_CLOK memory_reg[3514] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.39 % ) " "Info: Total cell delay = 1.359 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns ( 66.61 % ) " "Info: Total interconnect delay = 2.711 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { RABBIT_CLOK memory_reg[3514] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3514] } { 0.000ns 0.000ns 2.711ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.025 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.415 ns) 5.941 ns memory_reg~681001 2 COMB LCCOMB_X64_Y20_N18 1 " "Info: 2: + IC(4.684 ns) + CELL(0.415 ns) = 5.941 ns; Loc. = LCCOMB_X64_Y20_N18; Fanout = 1; COMB Node = 'memory_reg~681001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.099 ns" { RABBIT_DATA memory_reg~681001 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.025 ns memory_reg\[3514\] 3 REG LCFF_X64_Y20_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.025 ns; Loc. = LCFF_X64_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3514\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~681001 memory_reg[3514] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 22.26 % ) " "Info: Total cell delay = 1.341 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 77.74 % ) " "Info: Total interconnect delay = 4.684 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { RABBIT_DATA memory_reg~681001 memory_reg[3514] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~681001 memory_reg[3514] } { 0.000ns 0.000ns 4.684ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { RABBIT_CLOK memory_reg[3514] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[3514] } { 0.000ns 0.000ns 2.711ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { RABBIT_DATA memory_reg~681001 memory_reg[3514] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~681001 memory_reg[3514] } { 0.000ns 0.000ns 4.684ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Allocated 204 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 20 00:23:43 2010 " "Info: Processing ended: Fri Aug 20 00:23:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
