/*
 * Copyright (c) 2023 RIT Launch Initiative
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/f4/stm32f446Xe.dtsi>
#include <st/f4/stm32f446r(c-e)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>



/ {
    model = "Control Freak";
    compatible = "st,stm32f446re-nucleo";

    zephyr,user {
        io-channels = <&adc 0>;
    };

    chosen {
        zephyr,console = &usart2;
        zephyr,shell-uart = &usart2;
        zephyr,sram = &sram0;
        zephyr,flash = &flash0;
    };
    aliases {
        storage = &w25q512;
        logfs = &lfs1;
        debug-serial = &uart4;
    };


    leds: leds {
        compatible = "gpio-leds";
        led1: led1{
            gpios = <&gpiob 0 GPIO_ACTIVE_HIGH>;
            label = "D1 on board";
        };
        led2: led2{
            gpios = <&gpiob 1 GPIO_ACTIVE_HIGH>;
            label = "D2 on board";
        };
        buzzer: buzzer{
            gpios = <&gpiob 4 (GPIO_ACTIVE_HIGH )>;
            label = "buzzer pin";
        };
        ldo_enable: ldo-enable{
            gpios = <&gpioc 8 GPIO_ACTIVE_HIGH>;
            label = "Enable pin for LDO";
        };
        cam_enable: cam-enable{
            gpios = <&gpioc 11 GPIO_ACTIVE_HIGH>;
            label = "Enable pin for Cameras";

        };
    };

    fstab {
        compatible = "zephyr,fstab";
        lfs1: lfs1 {
            compatible = "zephyr,fstab,littlefs";
            mount-point = "/lfs";
            partition = <&external_storage_partition>;
            automount;

            // the binding reccomends defaults for these
            read-size = <16>;
            prog-size = <16>;
            cache-size = <4096>; // may need to grow for optimization
            lookahead-size = <128>;
            block-cycles = <(90 * 1000)>;
            // the datasheet gives 100K P-E cycles
            // NOTE: this seems to default to 512 for the mounted filesystem
            // anyway
        };
    };
};


&uart4 {
    status = "okay";
    pinctrl-0 = <&uart4_tx_pa0 &uart4_rx_pa1>;
    pinctrl-names = "default";
    current-speed = <115200>;
};


&clk_lsi {
    status = "okay";
};

&clk_hsi {
    clock-frequency = <DT_FREQ_M(16)>;
    status = "okay";
};


&pll {
    div-m = <16>; // must be set to 16 to match clk_hsi 16mz
    mul-n = <180>;
    div-p = <2>;
    clocks = <&clk_hsi>;
    status = "okay";
};

// SystemCoreClock = ((INPUT_CLOCK (HSE_OR_HSI_IN_HZ) / PLL_M) * PLL_N) / PLL_P
// https: //stm32f4-discovery.net/2015/01/properly-set-clock-speed-stm32f4xx-devices/
&rcc {
    clocks = <&pll>;
    clock-frequency = <DT_FREQ_M(45)>; // (16MHz / 16) * 180 / 2
    ahb-prescaler = <2>;
    apb1-prescaler = <2>;
    apb2-prescaler = <1>;
};

&usart2 {
    pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3>;
    pinctrl-names = "default";
    current-speed = <115200>;
    status = "okay";
};

&i2c1 {
    pinctrl-0 = <&i2c1_scl_pb6 &i2c1_sda_pb7>;
    pinctrl-names = "default";
    status = "okay";
    clock-frequency = <I2C_BITRATE_STANDARD>;

    bme280: bme280@77 {
        status = "okay";
        compatible = "bosch,bme280";
        reg = <0x77>;
    };

    lsm6dsl: lsm6dsl@6b {
        status = "okay";
        compatible = "st,lsm6dsl";
        reg = <0x6b>;
        irq-gpios = <&gpiob 9 GPIO_ACTIVE_LOW>, <&gpiob 8 GPIO_ACTIVE_LOW>;

    };
    ina260_ldo: ina260-ldo@40 {// LDO Load Cell Power - expect 5v
        status = "okay";
        compatible = "ti,ina260";
        reg = <0x40>;
        average = "AVG_1";
        v-conv-time = "CONV_TIME_1100US";
        i-conv-time = "CONV_TIME_1100US";

    };
    ina260_3v3: ina260-3v3@41 {// Grim Logic level - expect 3.3v
        status = "okay";
        compatible = "ti,ina260";
        reg = <0x41>;
        average = "AVG_1";
        v-conv-time = "CONV_TIME_1100US";
        i-conv-time = "CONV_TIME_1100US";

    };
    ina260_battery: ina260-battery@44 {// Battery level - expect 7.4v
        status = "okay";
        compatible = "ti,ina260";
        reg = <0x44>;
        average = "AVG_1";
        v-conv-time = "CONV_TIME_1100US";
        i-conv-time = "CONV_TIME_1100US";

    };

};

&dma2 {
    status = "okay";
};

&spi1 {
    pinctrl-0 = <&spi1_sck_pa5 &spi1_miso_pa6 &spi1_mosi_pa7>;
    cs-gpios = <&gpioc 4 GPIO_ACTIVE_LOW>;
    pinctrl-names = "default";
    status = "okay";


    dmas = <&dma2 5 3 0x28440 0x03>,
           <&dma2 2 3 0x28480 0x03>;
    dma-names = "tx", "rx";


    w25q512: w25q512jv@0 {
        compatible = "jedec,spi-nor"; // conforms to JEDEC SFDP
        reg = <0>;

        size = <DT_SIZE_M(512)>; // w25q512 - 512 MBit (S 9.4, p.92)
        jedec-id = [ ef 40 20  ]; // 0xef4020 (Table 8.1.1, p.25)
        spi-max-frequency = <DT_FREQ_M(50)>; // fR = 50 MHz (Table 9.6, p.86)

        has-dpd;
        // Power-down 0xB9 (S 8.2.21)
        t-enter-dpd = <(3 * 1000)>; // tDP = 3 us (Table 9.6, p.87)
        // Release Power-down 0xAB (S 8.2.22)
        t-exit-dpd = <(3 * 1000)>; // tRES1 = 3 us (Table 9.6, p.87)

        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;

            external_storage_partition: partition@0 {
                label = "w25q-storage";
                reg = <0 DT_SIZE_M(64)>; // takes up the whole flash
            };
        };
    };

};

&spi2 {
    pinctrl-0 = <&spi2_sck_pb13 &spi2_miso_pc2 &spi2_mosi_pc1>;
    cs-gpios = <&gpioc 0 GPIO_ACTIVE_LOW>;
    pinctrl-names = "default";
    status = "okay";
    // ADC
    adc: mcp3561@0 {
        #io-channel-cells = <1>;
        #address-cells = <1>;
        #size-cells = <0>;

        status = "okay";
        compatible = "microchip,mcp356x";
        reg = <0>;
        device-address = <1>;
        clock-selection = "CLK_INTERNAL";
        prescale = "PRE_1";
        spi-max-frequency = <DT_FREQ_M(10)>; // pg. 12, Table 1.1 MAX 20MHz


        channel@0 {
            reg = <0>;
            zephyr,gain = "ADC_GAIN_8";
            zephyr,reference = "ADC_REF_INTERNAL";
            zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;

            zephyr,resolution = <24>;

            zephyr,input-positive = <0x1>;
            zephyr,input-negative = <0x0>;

        };
    };
};


&rtc {
    clocks = <&rcc STM32_CLOCK_BUS_APB1 0x10000000>,
             <&rcc STM32_SRC_LSI RTC_SEL(2)>;
    status = "okay";
};

&backup_sram {
    status = "okay";
};

&flash0 {

    partitions {
        compatible = "fixed-partitions";
        #address-cells = <1>;
        #size-cells = <1>;

        boot_partition: partition@0 {
            label = "mcuboot";
            reg = <0x00000000 DT_SIZE_K(64)>;
            read-only;
        };

        /*
         * The flash starting at 0x00010000 and ending at
         * 0x0001ffff (sectors 16-31) is reserved for use
         * by the application.
         */
        storage_partition: partition@10000 {
            label = "storage";
            reg = <0x00010000 DT_SIZE_K(64)>;
        };

        slot0_partition: partition@20000 {
            label = "image-0";
            reg = <0x00020000 DT_SIZE_K(128)>;
        };
        slot1_partition: partition@40000 {
            label = "image-1";
            reg = <0x00040000 DT_SIZE_K(128)>;
        };
        scratch_partition: partition@60000 {
            label = "image-scratch";
            reg = <0x00060000 DT_SIZE_K(128)>;
        };
    };
};
