
BLE_P2P_SERVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000774c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ab4  08007ab4  00008ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007abc  08007abc  00008abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007ac0  08007ac0  00008ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  20000008  08007ac4  00009008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000034  08007af0  00009034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000006c  08007b25  0000906c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  20000080  08007b36  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  08007b36  000095b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000a000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0000a000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08007b36  000091e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0002816e  00000000  00000000  00009a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000058f1  00000000  00000000  00031c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002758  00000000  00000000  000374f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001e06  00000000  00000000  00039c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002ba68  00000000  00000000  0003ba56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002812b  00000000  00000000  000674be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000fb9db  00000000  00000000  0008f5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0018afc4  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000a490  00000000  00000000  0018b008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000079  00000000  00000000  00195498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	08007870 	.word	0x08007870

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	08007870 	.word	0x08007870

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 800018c:	b5b0      	push	{r4, r5, r7, lr}
 800018e:	b088      	sub	sp, #32
 8000190:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000192:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <APPD_EnableCPU2+0x34>)
 8000194:	1d3c      	adds	r4, r7, #4
 8000196:	461d      	mov	r5, r3
 8000198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a0:	c403      	stmia	r4!, {r0, r1}
 80001a2:	8022      	strh	r2, [r4, #0]
 80001a4:	3402      	adds	r4, #2
 80001a6:	0c13      	lsrs	r3, r2, #16
 80001a8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80001aa:	f005 fe5f 	bl	8005e6c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80001ae:	1d3b      	adds	r3, r7, #4
 80001b0:	4618      	mov	r0, r3
 80001b2:	f005 f8ec 	bl	800538e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80001b6:	bf00      	nop
}
 80001b8:	3720      	adds	r7, #32
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bdb0      	pop	{r4, r5, r7, pc}
 80001be:	bf00      	nop
 80001c0:	08007888 	.word	0x08007888

080001c4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80001cc:	4b07      	ldr	r3, [pc, #28]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80001d2:	f023 0207 	bic.w	r2, r3, #7
 80001d6:	4905      	ldr	r1, [pc, #20]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4313      	orrs	r3, r2
 80001dc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80001e0:	bf00      	nop
 80001e2:	370c      	adds	r7, #12
 80001e4:	46bd      	mov	sp, r7
 80001e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ea:	4770      	bx	lr
 80001ec:	58000400 	.word	0x58000400

080001f0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b083      	sub	sp, #12
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80001f8:	4b06      	ldr	r3, [pc, #24]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 80001fa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80001fe:	4905      	ldr	r1, [pc, #20]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4313      	orrs	r3, r2
 8000204:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	58000800 	.word	0x58000800

08000218 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000224:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000226:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800022a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800022e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000232:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	021b      	lsls	r3, r3, #8
 800023a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800023e:	4313      	orrs	r3, r2
 8000240:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	cafecafe 	.word	0xcafecafe

08000254 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800025c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000266:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4313      	orrs	r3, r2
 800026e:	608b      	str	r3, [r1, #8]
}
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr

0800027c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000280:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <LL_DBGMCU_GetDeviceID+0x18>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000288:	4618      	mov	r0, r3
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	e0042000 	.word	0xe0042000

08000298 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800029c:	4b04      	ldr	r3, [pc, #16]	@ (80002b0 <LL_DBGMCU_GetRevisionID+0x18>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	0c1b      	lsrs	r3, r3, #16
 80002a2:	b29b      	uxth	r3, r3
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e0042000 	.word	0xe0042000

080002b4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	22ff      	movs	r2, #255	@ 0xff
 80002c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr

080002ce <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80002ce:	b480      	push	{r7}
 80002d0:	b083      	sub	sp, #12
 80002d2:	af00      	add	r7, sp, #0
 80002d4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	22ca      	movs	r2, #202	@ 0xca
 80002da:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2253      	movs	r2, #83	@ 0x53
 80002e0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr

080002ee <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80002ee:	b480      	push	{r7}
 80002f0:	b083      	sub	sp, #12
 80002f2:	af00      	add	r7, sp, #0
 80002f4:	6078      	str	r0, [r7, #4]
 80002f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	f023 0207 	bic.w	r2, r3, #7
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	431a      	orrs	r2, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	609a      	str	r2, [r3, #8]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr

08000314 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000318:	4b04      	ldr	r3, [pc, #16]	@ (800032c <MX_APPE_Config+0x18>)
 800031a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800031e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000320:	f000 f824 	bl	800036c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000324:	f000 f829 	bl	800037a <Config_HSE>

  return;
 8000328:	bf00      	nop
}
 800032a:	bd80      	pop	{r7, pc}
 800032c:	58004000 	.word	0x58004000

08000330 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000334:	f000 f835 	bl	80003a2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000338:	f000 f84e 	bl	80003d8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800033c:	4903      	ldr	r1, [pc, #12]	@ (800034c <MX_APPE_Init+0x1c>)
 800033e:	2000      	movs	r0, #0
 8000340:	f000 f98c 	bl	800065c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000344:	f000 f856 	bl	80003f4 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000348:	bf00      	nop
}
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000178 	.word	0x20000178

08000350 <Init_Smps>:

void Init_Smps(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000354:	bf00      	nop
}
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr

0800035e <Init_Exti>:

void Init_Exti(void)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000362:	2050      	movs	r0, #80	@ 0x50
 8000364:	f7ff ff44 	bl	80001f0 <LL_EXTI_EnableIT_32_63>

  return;
 8000368:	bf00      	nop
}
 800036a:	bd80      	pop	{r7, pc}

0800036c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000370:	bf00      	nop
}
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr

0800037a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800037a:	b580      	push	{r7, lr}
 800037c:	b082      	sub	sp, #8
 800037e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000380:	2000      	movs	r0, #0
 8000382:	f005 fe07 	bl	8005f94 <OTP_Read>
 8000386:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d005      	beq.n	800039a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	799b      	ldrb	r3, [r3, #6]
 8000392:	4618      	mov	r0, r3
 8000394:	f7ff ff40 	bl	8000218 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000398:	bf00      	nop
 800039a:	bf00      	nop
}
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}

080003a2 <System_Init>:

static void System_Init(void)
{
 80003a2:	b580      	push	{r7, lr}
 80003a4:	af00      	add	r7, sp, #0
  Init_Smps();
 80003a6:	f7ff ffd3 	bl	8000350 <Init_Smps>

  Init_Exti();
 80003aa:	f7ff ffd8 	bl	800035e <Init_Exti>

  Init_Rtc();
 80003ae:	f000 f803 	bl	80003b8 <Init_Rtc>

  return;
 80003b2:	bf00      	nop
}
 80003b4:	bd80      	pop	{r7, pc}
	...

080003b8 <Init_Rtc>:

static void Init_Rtc(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80003bc:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <Init_Rtc+0x1c>)
 80003be:	f7ff ff86 	bl	80002ce <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80003c2:	2100      	movs	r1, #0
 80003c4:	4803      	ldr	r0, [pc, #12]	@ (80003d4 <Init_Rtc+0x1c>)
 80003c6:	f7ff ff92 	bl	80002ee <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80003ca:	4802      	ldr	r0, [pc, #8]	@ (80003d4 <Init_Rtc+0x1c>)
 80003cc:	f7ff ff72 	bl	80002b4 <LL_RTC_EnableWriteProtection>

  return;
 80003d0:	bf00      	nop
}
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	40002800 	.word	0x40002800

080003d8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80003dc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80003e0:	f7ff ff38 	bl	8000254 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80003e4:	f006 fefa 	bl	80071dc <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80003e8:	2004      	movs	r0, #4
 80003ea:	f7ff feeb 	bl	80001c4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80003ee:	bf00      	nop
}
 80003f0:	bd80      	pop	{r7, pc}
	...

080003f4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80003fa:	f005 fb7d 	bl	8005af8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80003fe:	4a11      	ldr	r2, [pc, #68]	@ (8000444 <appe_Tl_Init+0x50>)
 8000400:	2100      	movs	r1, #0
 8000402:	2008      	movs	r0, #8
 8000404:	f007 f8ae 	bl	8007564 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000408:	4b0f      	ldr	r3, [pc, #60]	@ (8000448 <appe_Tl_Init+0x54>)
 800040a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 800040c:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <appe_Tl_Init+0x58>)
 800040e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000410:	463b      	mov	r3, r7
 8000412:	4619      	mov	r1, r3
 8000414:	480e      	ldr	r0, [pc, #56]	@ (8000450 <appe_Tl_Init+0x5c>)
 8000416:	f005 fa31 	bl	800587c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800041a:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <appe_Tl_Init+0x60>)
 800041c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <appe_Tl_Init+0x64>)
 8000420:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000422:	4b0e      	ldr	r3, [pc, #56]	@ (800045c <appe_Tl_Init+0x68>)
 8000424:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000426:	f240 533c 	movw	r3, #1340	@ 0x53c
 800042a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 800042c:	f107 0308 	add.w	r3, r7, #8
 8000430:	4618      	mov	r0, r3
 8000432:	f005 fca7 	bl	8005d84 <TL_MM_Init>

  TL_Enable();
 8000436:	f005 fb59 	bl	8005aec <TL_Enable>

  return;
 800043a:	bf00      	nop
}
 800043c:	3720      	adds	r7, #32
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	080058b5 	.word	0x080058b5
 8000448:	20030734 	.word	0x20030734
 800044c:	08000461 	.word	0x08000461
 8000450:	08000479 	.word	0x08000479
 8000454:	2003094c 	.word	0x2003094c
 8000458:	20030840 	.word	0x20030840
 800045c:	200301f8 	.word	0x200301f8

08000460 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	4603      	mov	r3, r0
 8000468:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800046a:	bf00      	nop
}
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	330b      	adds	r3, #11
 8000486:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000488:	69fb      	ldr	r3, [r7, #28]
 800048a:	881b      	ldrh	r3, [r3, #0]
 800048c:	b29b      	uxth	r3, r3
 800048e:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000492:	2b07      	cmp	r3, #7
 8000494:	d81f      	bhi.n	80004d6 <APPE_SysUserEvtRx+0x5e>
 8000496:	a201      	add	r2, pc, #4	@ (adr r2, 800049c <APPE_SysUserEvtRx+0x24>)
 8000498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049c:	080004bd 	.word	0x080004bd
 80004a0:	080004cf 	.word	0x080004cf
 80004a4:	080004d7 	.word	0x080004d7
 80004a8:	080004d7 	.word	0x080004d7
 80004ac:	080004d7 	.word	0x080004d7
 80004b0:	080004d7 	.word	0x080004d7
 80004b4:	080004d7 	.word	0x080004d7
 80004b8:	080004d7 	.word	0x080004d7
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80004bc:	f107 030c 	add.w	r3, r7, #12
 80004c0:	4618      	mov	r0, r3
 80004c2:	f004 ff91 	bl	80053e8 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	f000 f81b 	bl	8000502 <APPE_SysEvtReadyProcessing>
    break;
 80004cc:	e004      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 80004ce:	6878      	ldr	r0, [r7, #4]
 80004d0:	f000 f806 	bl	80004e0 <APPE_SysEvtError>
    break;
 80004d4:	e000      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 80004d6:	bf00      	nop
  }

  return;
 80004d8:	bf00      	nop
}
 80004da:	3720      	adds	r7, #32
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}

080004e0 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	330b      	adds	r3, #11
 80004ee:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	3302      	adds	r3, #2
 80004f4:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80004f6:	bf00      	nop
}
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	b08a      	sub	sp, #40	@ 0x28
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800050a:	f107 0308 	add.w	r3, r7, #8
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000518:	2300      	movs	r3, #0
 800051a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	330b      	adds	r3, #11
 8000526:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000528:	69fb      	ldr	r3, [r7, #28]
 800052a:	3302      	adds	r3, #2
 800052c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800052e:	69bb      	ldr	r3, [r7, #24]
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d11d      	bne.n	8000572 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000536:	f7ff fe29 	bl	800018c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800053a:	230f      	movs	r3, #15
 800053c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800053e:	237f      	movs	r3, #127	@ 0x7f
 8000540:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000542:	f7ff fea9 	bl	8000298 <LL_DBGMCU_GetRevisionID>
 8000546:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800054a:	b29b      	uxth	r3, r3
 800054c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800054e:	f7ff fe95 	bl	800027c <LL_DBGMCU_GetDeviceID>
 8000552:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000554:	6a3b      	ldr	r3, [r7, #32]
 8000556:	b29b      	uxth	r3, r3
 8000558:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800055a:	f107 0308 	add.w	r3, r7, #8
 800055e:	4618      	mov	r0, r3
 8000560:	f004 ff2c 	bl	80053bc <SHCI_C2_Config>

    APP_BLE_Init();
 8000564:	f005 fe20 	bl	80061a8 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000568:	2100      	movs	r1, #0
 800056a:	2001      	movs	r0, #1
 800056c:	f006 fe48 	bl	8007200 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000570:	e007      	b.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000572:	69bb      	ldr	r3, [r7, #24]
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d103      	bne.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
  return;
 8000580:	bf00      	nop
 8000582:	bf00      	nop
}
 8000584:	3728      	adds	r7, #40	@ 0x28
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800058e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000592:	f006 fe65 	bl	8007260 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}

0800059a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800059e:	bf00      	nop
}
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005b0:	2100      	movs	r1, #0
 80005b2:	2008      	movs	r0, #8
 80005b4:	f006 fff8 	bl	80075a8 <UTIL_SEQ_SetTask>
  return;
 80005b8:	bf00      	nop
}
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005c8:	2002      	movs	r0, #2
 80005ca:	f007 f859 	bl	8007680 <UTIL_SEQ_SetEvt>
  return;
 80005ce:	bf00      	nop
}
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b082      	sub	sp, #8
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005de:	2002      	movs	r0, #2
 80005e0:	f007 f86e 	bl	80076c0 <UTIL_SEQ_WaitEvt>
  return;
 80005e4:	bf00      	nop
}
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80005fc:	d102      	bne.n	8000604 <HAL_GPIO_EXTI_Callback+0x18>
	{
		case BTN1_Pin:
			APP_BLE_Key_Button1_Action();
 80005fe:	f006 f885 	bl	800670c <APP_BLE_Key_Button1_Action>
			break;
 8000602:	e000      	b.n	8000606 <HAL_GPIO_EXTI_Callback+0x1a>
		default:
			break;
 8000604:	bf00      	nop
	}
	return;
 8000606:	bf00      	nop
}
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <LL_EXTI_EnableIT_0_31>:
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <LL_EXTI_EnableIT_0_31+0x24>)
 800061a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800061e:	4905      	ldr	r1, [pc, #20]	@ (8000634 <LL_EXTI_EnableIT_0_31+0x24>)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4313      	orrs	r3, r2
 8000624:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	58000800 	.word	0x58000800

08000638 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000640:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	4904      	ldr	r1, [pc, #16]	@ (8000658 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	4313      	orrs	r3, r2
 800064a:	600b      	str	r3, [r1, #0]

}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	58000800 	.word	0x58000800

0800065c <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b088      	sub	sp, #32
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	6039      	str	r1, [r7, #0]
 8000666:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000668:	4b5e      	ldr	r3, [pc, #376]	@ (80007e4 <HW_TS_Init+0x188>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	22ca      	movs	r2, #202	@ 0xca
 800066e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000670:	4b5c      	ldr	r3, [pc, #368]	@ (80007e4 <HW_TS_Init+0x188>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2253      	movs	r2, #83	@ 0x53
 8000676:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000678:	4b5b      	ldr	r3, [pc, #364]	@ (80007e8 <HW_TS_Init+0x18c>)
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	4a5a      	ldr	r2, [pc, #360]	@ (80007e8 <HW_TS_Init+0x18c>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000684:	4b58      	ldr	r3, [pc, #352]	@ (80007e8 <HW_TS_Init+0x18c>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	b2db      	uxtb	r3, r3
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	b2db      	uxtb	r3, r3
 8000690:	f1c3 0304 	rsb	r3, r3, #4
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4b55      	ldr	r3, [pc, #340]	@ (80007ec <HW_TS_Init+0x190>)
 8000698:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800069a:	4b53      	ldr	r3, [pc, #332]	@ (80007e8 <HW_TS_Init+0x18c>)
 800069c:	691b      	ldr	r3, [r3, #16]
 800069e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80006a2:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80006a6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006a8:	693a      	ldr	r2, [r7, #16]
 80006aa:	fa92 f2a2 	rbit	r2, r2
 80006ae:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d101      	bne.n	80006be <HW_TS_Init+0x62>
  {
    return 32U;
 80006ba:	2220      	movs	r2, #32
 80006bc:	e003      	b.n	80006c6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	fab2 f282 	clz	r2, r2
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	40d3      	lsrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	3301      	adds	r3, #1
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	4b48      	ldr	r3, [pc, #288]	@ (80007f0 <HW_TS_Init+0x194>)
 80006d0:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80006d2:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <HW_TS_Init+0x18c>)
 80006d4:	691b      	ldr	r3, [r3, #16]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80006dc:	b29b      	uxth	r3, r3
 80006de:	3301      	adds	r3, #1
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	4b44      	ldr	r3, [pc, #272]	@ (80007f4 <HW_TS_Init+0x198>)
 80006e4:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80006e6:	4b43      	ldr	r3, [pc, #268]	@ (80007f4 <HW_TS_Init+0x198>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	4a40      	ldr	r2, [pc, #256]	@ (80007f0 <HW_TS_Init+0x194>)
 80006ee:	7812      	ldrb	r2, [r2, #0]
 80006f0:	fb02 f303 	mul.w	r3, r2, r3
 80006f4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80006f8:	4a3c      	ldr	r2, [pc, #240]	@ (80007ec <HW_TS_Init+0x190>)
 80006fa:	7812      	ldrb	r2, [r2, #0]
 80006fc:	40d3      	lsrs	r3, r2
 80006fe:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000700:	69bb      	ldr	r3, [r7, #24]
 8000702:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000706:	4293      	cmp	r3, r2
 8000708:	d904      	bls.n	8000714 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800070a:	4b3b      	ldr	r3, [pc, #236]	@ (80007f8 <HW_TS_Init+0x19c>)
 800070c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000710:	801a      	strh	r2, [r3, #0]
 8000712:	e003      	b.n	800071c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	b29a      	uxth	r2, r3
 8000718:	4b37      	ldr	r3, [pc, #220]	@ (80007f8 <HW_TS_Init+0x19c>)
 800071a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800071c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000720:	f7ff ff8a 	bl	8000638 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000724:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000728:	f7ff ff72 	bl	8000610 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d13d      	bne.n	80007ae <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000732:	4b32      	ldr	r3, [pc, #200]	@ (80007fc <HW_TS_Init+0x1a0>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000738:	4b31      	ldr	r3, [pc, #196]	@ (8000800 <HW_TS_Init+0x1a4>)
 800073a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800073e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000740:	2300      	movs	r3, #0
 8000742:	77fb      	strb	r3, [r7, #31]
 8000744:	e00c      	b.n	8000760 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000746:	7ffa      	ldrb	r2, [r7, #31]
 8000748:	492e      	ldr	r1, [pc, #184]	@ (8000804 <HW_TS_Init+0x1a8>)
 800074a:	4613      	mov	r3, r2
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	4413      	add	r3, r2
 8000750:	00db      	lsls	r3, r3, #3
 8000752:	440b      	add	r3, r1
 8000754:	330c      	adds	r3, #12
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800075a:	7ffb      	ldrb	r3, [r7, #31]
 800075c:	3301      	adds	r3, #1
 800075e:	77fb      	strb	r3, [r7, #31]
 8000760:	7ffb      	ldrb	r3, [r7, #31]
 8000762:	2b05      	cmp	r3, #5
 8000764:	d9ef      	bls.n	8000746 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000766:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <HW_TS_Init+0x1ac>)
 8000768:	2206      	movs	r2, #6
 800076a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 800076c:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <HW_TS_Init+0x188>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	689a      	ldr	r2, [r3, #8]
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <HW_TS_Init+0x188>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800077a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 800077c:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <HW_TS_Init+0x188>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	68db      	ldr	r3, [r3, #12]
 8000782:	b2da      	uxtb	r2, r3
 8000784:	4b17      	ldr	r3, [pc, #92]	@ (80007e4 <HW_TS_Init+0x188>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800078c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800078e:	4b1f      	ldr	r3, [pc, #124]	@ (800080c <HW_TS_Init+0x1b0>)
 8000790:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000794:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000796:	2003      	movs	r0, #3
 8000798:	f001 f8b9 	bl	800190e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 800079c:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <HW_TS_Init+0x188>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	689a      	ldr	r2, [r3, #8]
 80007a2:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <HW_TS_Init+0x188>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	e009      	b.n	80007c2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <HW_TS_Init+0x188>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d002      	beq.n	80007c2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80007bc:	2003      	movs	r0, #3
 80007be:	f001 f898 	bl	80018f2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <HW_TS_Init+0x188>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	22ff      	movs	r2, #255	@ 0xff
 80007c8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80007ca:	2200      	movs	r2, #0
 80007cc:	2103      	movs	r1, #3
 80007ce:	2003      	movs	r0, #3
 80007d0:	f001 f85b 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80007d4:	2003      	movs	r0, #3
 80007d6:	f001 f872 	bl	80018be <HAL_NVIC_EnableIRQ>

  return;
 80007da:	bf00      	nop
}
 80007dc:	3720      	adds	r7, #32
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	20000178 	.word	0x20000178
 80007e8:	40002800 	.word	0x40002800
 80007ec:	20000135 	.word	0x20000135
 80007f0:	20000136 	.word	0x20000136
 80007f4:	20000138 	.word	0x20000138
 80007f8:	2000013a 	.word	0x2000013a
 80007fc:	20000134 	.word	0x20000134
 8000800:	20000130 	.word	0x20000130
 8000804:	2000009c 	.word	0x2000009c
 8000808:	2000012c 	.word	0x2000012c
 800080c:	58000800 	.word	0x58000800

08000810 <LL_RCC_LSE_SetDriveCapability>:
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000818:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800081c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000820:	f023 0218 	bic.w	r2, r3, #24
 8000824:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4313      	orrs	r3, r2
 800082c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000844:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000848:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800084a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4313      	orrs	r3, r2
 8000852:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000858:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4013      	ands	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000860:	68fb      	ldr	r3, [r7, #12]
}
 8000862:	bf00      	nop
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
	...

08000870 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000876:	f000 fe6b 	bl	8001550 <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 800087a:	f7ff fd4b 	bl	8000314 <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800087e:	f000 f823 	bl	80008c8 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000882:	f000 f883 	bl	800098c <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 8000886:	f000 f8a1 	bl	80009cc <MX_IPCC_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800088a:	f000 f915 	bl	8000ab8 <MX_GPIO_Init>
	MX_RTC_Init();
 800088e:	f000 f8b9 	bl	8000a04 <MX_RTC_Init>
	MX_TIM17_Init();
 8000892:	f000 f8eb 	bl	8000a6c <MX_TIM17_Init>
	MX_RF_Init();
 8000896:	f000 f8ad 	bl	80009f4 <MX_RF_Init>
	/* USER CODE BEGIN 2 */
	TLC59731_Init(RBG_LED_PWM_GPIO_Port, RBG_LED_PWM_Pin, RBG_LED_SELECT_GPIO_Port, RBG_LED_SELECT_Pin, &htim17);
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <main+0x50>)
 800089c:	9300      	str	r3, [sp, #0]
 800089e:	2302      	movs	r3, #2
 80008a0:	4a08      	ldr	r2, [pc, #32]	@ (80008c4 <main+0x54>)
 80008a2:	2180      	movs	r1, #128	@ 0x80
 80008a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a8:	f000 fd1e 	bl	80012e8 <TLC59731_Init>
	TLC59731_SetRGB(0x00, 0x10, 0x00);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2110      	movs	r1, #16
 80008b0:	2000      	movs	r0, #0
 80008b2:	f000 fd43 	bl	800133c <TLC59731_SetRGB>
//	int delay = 500;
	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 80008b6:	f7ff fd3b 	bl	8000330 <MX_APPE_Init>
//		HAL_Delay(delay);
//		RGB_LED_Off();
//		HAL_Delay(delay);
//		RGB_LED_On();
		/* USER CODE END WHILE */
		MX_APPE_Process();
 80008ba:	f7ff fe66 	bl	800058a <MX_APPE_Process>
 80008be:	e7fc      	b.n	80008ba <main+0x4a>
 80008c0:	2000019c 	.word	0x2000019c
 80008c4:	48001c00 	.word	0x48001c00

080008c8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b09a      	sub	sp, #104	@ 0x68
 80008cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80008ce:	f107 0320 	add.w	r3, r7, #32
 80008d2:	2248      	movs	r2, #72	@ 0x48
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f006 ff8f 	bl	80077fa <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
 80008ea:	615a      	str	r2, [r3, #20]
 80008ec:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80008ee:	f001 fa67 	bl	8001dc0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80008f2:	2010      	movs	r0, #16
 80008f4:	f7ff ff8c 	bl	8000810 <LL_RCC_LSE_SetDriveCapability>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f8:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <SystemClock_Config+0xc0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000900:	4a21      	ldr	r2, [pc, #132]	@ (8000988 <SystemClock_Config+0xc0>)
 8000902:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <SystemClock_Config+0xc0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE
 8000914:	2327      	movs	r3, #39	@ 0x27
 8000916:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000918:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800091e:	2301      	movs	r3, #1
 8000920:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000922:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000926:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000928:	2301      	movs	r3, #1
 800092a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800092c:	2340      	movs	r3, #64	@ 0x40
 800092e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000930:	2300      	movs	r3, #0
 8000932:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000934:	23a0      	movs	r3, #160	@ 0xa0
 8000936:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000938:	2300      	movs	r3, #0
 800093a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093c:	f107 0320 	add.w	r3, r7, #32
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fdb9 	bl	80024b8 <HAL_RCC_OscConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0x88>
	{
		Error_Handler();
 800094c:	f000 fb20 	bl	8000f90 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000950:	236f      	movs	r3, #111	@ 0x6f
 8000952:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000954:	2300      	movs	r3, #0
 8000956:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2101      	movs	r1, #1
 8000970:	4618      	mov	r0, r3
 8000972:	f002 f915 	bl	8002ba0 <HAL_RCC_ClockConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <SystemClock_Config+0xb8>
	{
		Error_Handler();
 800097c:	f000 fb08 	bl	8000f90 <Error_Handler>
	}
}
 8000980:	bf00      	nop
 8000982:	3768      	adds	r7, #104	@ 0x68
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	58000400 	.word	0x58000400

0800098c <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b094      	sub	sp, #80	@ 0x50
 8000990:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8000992:	463b      	mov	r3, r7
 8000994:	2250      	movs	r2, #80	@ 0x50
 8000996:	2100      	movs	r1, #0
 8000998:	4618      	mov	r0, r3
 800099a:	f006 ff2e 	bl	80077fa <memset>
	{ 0 };

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS | RCC_PERIPHCLK_RFWAKEUP;
 800099e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80009a2:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80009a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009a8:	647b      	str	r3, [r7, #68]	@ 0x44
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80009aa:	2300      	movs	r3, #0
 80009ac:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80009ae:	2310      	movs	r3, #16
 80009b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009b2:	463b      	mov	r3, r7
 80009b4:	4618      	mov	r0, r3
 80009b6:	f002 fd04 	bl	80033c2 <HAL_RCCEx_PeriphCLKConfig>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <PeriphCommonClock_Config+0x38>
	{
		Error_Handler();
 80009c0:	f000 fae6 	bl	8000f90 <Error_Handler>
	}
	/* USER CODE BEGIN Smps */

	/* USER CODE END Smps */
}
 80009c4:	bf00      	nop
 80009c6:	3750      	adds	r7, #80	@ 0x50
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <MX_IPCC_Init>:
 * @brief IPCC Initialization Function
 * @param None
 * @retval None
 */
static void MX_IPCC_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_IPCC_Init+0x20>)
 80009d2:	4a07      	ldr	r2, [pc, #28]	@ (80009f0 <MX_IPCC_Init+0x24>)
 80009d4:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_IPCC_Init+0x20>)
 80009d8:	f001 f96c 	bl	8001cb4 <HAL_IPCC_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_IPCC_Init+0x1a>
	{
		Error_Handler();
 80009e2:	f000 fad5 	bl	8000f90 <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	2000013c 	.word	0x2000013c
 80009f0:	58000c00 	.word	0x58000c00

080009f4 <MX_RF_Init>:
 * @brief RF Initialization Function
 * @param None
 * @retval None
 */
static void MX_RF_Init(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
	/* USER CODE END RF_Init 1 */
	/* USER CODE BEGIN RF_Init 2 */

	/* USER CODE END RF_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8000a08:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a0a:	4a17      	ldr	r2, [pc, #92]	@ (8000a68 <MX_RTC_Init+0x64>)
 8000a0c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a0e:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a16:	220f      	movs	r2, #15
 8000a18:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a1c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000a20:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a22:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a34:	4b0b      	ldr	r3, [pc, #44]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a3a:	480a      	ldr	r0, [pc, #40]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a3c:	f002 ff48 	bl	80038d0 <HAL_RTC_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_RTC_Init+0x46>
	{
		Error_Handler();
 8000a46:	f000 faa3 	bl	8000f90 <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_RTC_Init+0x60>)
 8000a50:	f003 f84a 	bl	8003ae8 <HAL_RTCEx_SetWakeUpTimer>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_RTC_Init+0x5a>
	{
		Error_Handler();
 8000a5a:	f000 fa99 	bl	8000f90 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000178 	.word	0x20000178
 8000a68:	40002800 	.word	0x40002800

08000a6c <MX_TIM17_Init>:
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	/* USER CODE END TIM17_Init 0 */

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a72:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <MX_TIM17_Init+0x48>)
 8000a74:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 0;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 65535;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a88:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 8000a90:	4b07      	ldr	r3, [pc, #28]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a9c:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <MX_TIM17_Init+0x44>)
 8000a9e:	f003 f8c9 	bl	8003c34 <HAL_TIM_Base_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM17_Init+0x40>
	{
		Error_Handler();
 8000aa8:	f000 fa72 	bl	8000f90 <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	2000019c 	.word	0x2000019c
 8000ab4:	40014800 	.word	0x40014800

08000ab8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	2001      	movs	r0, #1
 8000ace:	f7ff feb5 	bl	800083c <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad2:	2004      	movs	r0, #4
 8000ad4:	f7ff feb2 	bl	800083c <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad8:	2002      	movs	r0, #2
 8000ada:	f7ff feaf 	bl	800083c <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ade:	2008      	movs	r0, #8
 8000ae0:	f7ff feac 	bl	800083c <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ae4:	2010      	movs	r0, #16
 8000ae6:	f7ff fea9 	bl	800083c <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000aea:	2080      	movs	r0, #128	@ 0x80
 8000aec:	f7ff fea6 	bl	800083c <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_NUCLEO_GPIO_Port, LED_NUCLEO_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2104      	movs	r1, #4
 8000af4:	48be      	ldr	r0, [pc, #760]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000af6:	f001 f889 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RBG_LED_PWM_GPIO_Port, RBG_LED_PWM_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2180      	movs	r1, #128	@ 0x80
 8000afe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b02:	f001 f883 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin | RBG_LED_SELECT_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2103      	movs	r1, #3
 8000b0a:	48ba      	ldr	r0, [pc, #744]	@ (8000df4 <MX_GPIO_Init+0x33c>)
 8000b0c:	f001 f87e 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin | RST_DISP_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000b16:	48b8      	ldr	r0, [pc, #736]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000b18:	f001 f878 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b22:	48b6      	ldr	r0, [pc, #728]	@ (8000dfc <MX_GPIO_Init+0x344>)
 8000b24:	f001 f872 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2104      	movs	r1, #4
 8000b2c:	48b4      	ldr	r0, [pc, #720]	@ (8000e00 <MX_GPIO_Init+0x348>)
 8000b2e:	f001 f86d 	bl	8001c0c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA2 PA0 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_5;
 8000b32:	2325      	movs	r3, #37	@ 0x25
 8000b34:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b36:	2303      	movs	r3, #3
 8000b38:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	4619      	mov	r1, r3
 8000b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b46:	f000 fef1 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4;
 8000b4a:	2312      	movs	r3, #18
 8000b4c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2300      	movs	r3, #0
 8000b58:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b5a:	2305      	movs	r3, #5
 8000b5c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b66:	f000 fee1 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC3 PC1 PC5 PC4 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_1 | GPIO_PIN_5 | GPIO_PIN_4;
 8000b6a:	233a      	movs	r3, #58	@ 0x3a
 8000b6c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	4619      	mov	r1, r3
 8000b7a:	489f      	ldr	r0, [pc, #636]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000b7c:	f000 fed6 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC2 PC10 PC11 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_11;
 8000b80:	f640 4304 	movw	r3, #3076	@ 0xc04
 8000b84:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4899      	ldr	r0, [pc, #612]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000b94:	f000 feca 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_IO0_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8000b98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b9c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000baa:	230a      	movs	r3, #10
 8000bac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	488f      	ldr	r0, [pc, #572]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000bb4:	f000 feba 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : LPUART1_RX_MCU_Pin */
	GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000bc8:	2308      	movs	r3, #8
 8000bca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4889      	ldr	r0, [pc, #548]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000bd2:	f000 feab 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bda:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bdc:	2312      	movs	r3, #18
 8000bde:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000be8:	2304      	movs	r3, #4
 8000bea:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	4619      	mov	r1, r3
 8000bf0:	487f      	ldr	r0, [pc, #508]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000bf2:	f000 fe9b 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : VCP_RX_Pin VCP_TX_Pin */
	GPIO_InitStruct.Pin = VCP_RX_Pin | VCP_TX_Pin;
 8000bf6:	23c0      	movs	r3, #192	@ 0xc0
 8000bf8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c06:	2307      	movs	r3, #7
 8000c08:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4878      	ldr	r0, [pc, #480]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000c10:	f000 fe8c 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
	GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin | GPIO_PIN_12;
 8000c14:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8000c18:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000c26:	2308      	movs	r3, #8
 8000c28:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4870      	ldr	r0, [pc, #448]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000c30:	f000 fe7c 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c34:	2310      	movs	r3, #16
 8000c36:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c44:	2305      	movs	r3, #5
 8000c46:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4868      	ldr	r0, [pc, #416]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000c4e:	f000 fe6d 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : BTN1_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin;
 8000c52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c56:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c58:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c5c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	4619      	mov	r1, r3
 8000c66:	4864      	ldr	r0, [pc, #400]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000c68:	f000 fe60 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c70:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c8a:	f000 fe4f 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c92:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c94:	2312      	movs	r3, #18
 8000c96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cac:	f000 fe3e 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_P_Pin USB_N_Pin */
	GPIO_InitStruct.Pin = USB_P_Pin | USB_N_Pin;
 8000cb0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000cb4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000cc2:	230a      	movs	r3, #10
 8000cc4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	4619      	mov	r1, r3
 8000cca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cce:	f000 fe2d 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD0 PD1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce2:	2305      	movs	r3, #5
 8000ce4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4844      	ldr	r0, [pc, #272]	@ (8000dfc <MX_GPIO_Init+0x344>)
 8000cec:	f000 fe1e 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : I2C3_SCL_Pin I2C3_SDA_Pin */
	GPIO_InitStruct.Pin = I2C3_SCL_Pin | I2C3_SDA_Pin;
 8000cf0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000cf4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cf6:	2312      	movs	r3, #18
 8000cf8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d02:	2304      	movs	r3, #4
 8000d04:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4839      	ldr	r0, [pc, #228]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000d0c:	f000 fe0e 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : TSC_G4_IO1_Pin TSC_G4_IO2_Pin */
	GPIO_InitStruct.Pin = TSC_G4_IO1_Pin | TSC_G4_IO2_Pin;
 8000d10:	23c0      	movs	r3, #192	@ 0xc0
 8000d12:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8000d20:	2309      	movs	r3, #9
 8000d22:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	4619      	mov	r1, r3
 8000d28:	4833      	ldr	r0, [pc, #204]	@ (8000df8 <MX_GPIO_Init+0x340>)
 8000d2a:	f000 fdff 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB14 PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8000d2e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d32:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d40:	2305      	movs	r3, #5
 8000d42:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4829      	ldr	r0, [pc, #164]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000d4a:	f000 fdef 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PE4 DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | DRDY_Pin;
 8000d4e:	2312      	movs	r3, #18
 8000d50:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4828      	ldr	r0, [pc, #160]	@ (8000e00 <MX_GPIO_Init+0x348>)
 8000d60:	f000 fde4 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d68:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d76:	2301      	movs	r3, #1
 8000d78:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	481c      	ldr	r0, [pc, #112]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000d80:	f000 fdd4 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_NUCLEO_Pin */
	GPIO_InitStruct.Pin = LED_NUCLEO_Pin;
 8000d84:	2304      	movs	r3, #4
 8000d86:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d90:	2300      	movs	r3, #0
 8000d92:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_NUCLEO_GPIO_Port, &GPIO_InitStruct);
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	4619      	mov	r1, r3
 8000d98:	4815      	ldr	r0, [pc, #84]	@ (8000df0 <MX_GPIO_Init+0x338>)
 8000d9a:	f000 fdc7 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
	GPIO_InitStruct.Pin = SAI1_CK2_Pin | SAI1_D2_Pin;
 8000d9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000da2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8000db0:	2303      	movs	r3, #3
 8000db2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dbc:	f000 fdb6 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : RBG_LED_PWM_Pin */
	GPIO_InitStruct.Pin = RBG_LED_PWM_Pin;
 8000dc0:	2380      	movs	r3, #128	@ 0x80
 8000dc2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(RBG_LED_PWM_GPIO_Port, &GPIO_InitStruct);
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd8:	f000 fda8 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ddc:	2340      	movs	r3, #64	@ 0x40
 8000dde:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	e00a      	b.n	8000e04 <MX_GPIO_Init+0x34c>
 8000dee:	bf00      	nop
 8000df0:	48000400 	.word	0x48000400
 8000df4:	48001c00 	.word	0x48001c00
 8000df8:	48000800 	.word	0x48000800
 8000dfc:	48000c00 	.word	0x48000c00
 8000e00:	48001000 	.word	0x48001000
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000e04:	2308      	movs	r3, #8
 8000e06:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e10:	f000 fd8c 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_SCK_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8000e14:	2308      	movs	r3, #8
 8000e16:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e24:	230a      	movs	r3, #10
 8000e26:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e30:	f000 fd7c 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_DISP_Pin RBG_LED_SELECT_Pin */
	GPIO_InitStruct.Pin = CS_DISP_Pin | RBG_LED_SELECT_Pin;
 8000e34:	2303      	movs	r3, #3
 8000e36:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	4619      	mov	r1, r3
 8000e48:	484d      	ldr	r0, [pc, #308]	@ (8000f80 <MX_GPIO_Init+0x4c8>)
 8000e4a:	f000 fd6f 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD14 PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8000e4e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e52:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000e60:	2301      	movs	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	4619      	mov	r1, r3
 8000e68:	4846      	ldr	r0, [pc, #280]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000e6a:	f000 fd5f 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD13 PD12 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_12 | GPIO_PIN_4;
 8000e6e:	f243 0310 	movw	r3, #12304	@ 0x3010
 8000e72:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4840      	ldr	r0, [pc, #256]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000e82:	f000 fd53 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : INT1_Pin INT2_Pin */
	GPIO_InitStruct.Pin = INT1_Pin | INT2_Pin;
 8000e86:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8000e8a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e8c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e90:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	4619      	mov	r1, r3
 8000e9a:	483a      	ldr	r0, [pc, #232]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000e9c:	f000 fd46 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
	GPIO_InitStruct.Pin = D_C_DISP_Pin | RST_DISP_Pin;
 8000ea0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ea4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4834      	ldr	r0, [pc, #208]	@ (8000f88 <MX_GPIO_Init+0x4d0>)
 8000eb8:	f000 fd38 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin | QSPI_BK_IO1_Pin | QSPI_BK_IO2_Pin;
 8000ebc:	2368      	movs	r3, #104	@ 0x68
 8000ebe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000ecc:	230a      	movs	r3, #10
 8000ece:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	482b      	ldr	r0, [pc, #172]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000ed6:	f000 fd29 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000eda:	2308      	movs	r3, #8
 8000edc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ede:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ee2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	4619      	mov	r1, r3
 8000eec:	4827      	ldr	r0, [pc, #156]	@ (8000f8c <MX_GPIO_Init+0x4d4>)
 8000eee:	f000 fd1d 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PD8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ef2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ef6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	481e      	ldr	r0, [pc, #120]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000f0a:	f000 fd0f 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
	GPIO_InitStruct.Pin = TSC_G6_IO1_Pin | TSC_G6_IO2_Pin;
 8000f0e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f12:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8000f20:	2309      	movs	r3, #9
 8000f22:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f24:	1d3b      	adds	r3, r7, #4
 8000f26:	4619      	mov	r1, r3
 8000f28:	4816      	ldr	r0, [pc, #88]	@ (8000f84 <MX_GPIO_Init+0x4cc>)
 8000f2a:	f000 fcff 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : GPIO_SELECT1_Pin */
	GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f32:	2301      	movs	r3, #1
 8000f34:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <MX_GPIO_Init+0x4d4>)
 8000f44:	f000 fcf2 	bl	800192c <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8000f58:	230e      	movs	r3, #14
 8000f5a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	4619      	mov	r1, r3
 8000f60:	480a      	ldr	r0, [pc, #40]	@ (8000f8c <MX_GPIO_Init+0x4d4>)
 8000f62:	f000 fce3 	bl	800192c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2028      	movs	r0, #40	@ 0x28
 8000f6c:	f000 fc8d 	bl	800188a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f70:	2028      	movs	r0, #40	@ 0x28
 8000f72:	f000 fca4 	bl	80018be <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	48001c00 	.word	0x48001c00
 8000f84:	48000c00 	.word	0x48000c00
 8000f88:	48000800 	.word	0x48000800
 8000f8c:	48001000 	.word	0x48001000

08000f90 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f94:	b672      	cpsid	i
}
 8000f96:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <Error_Handler+0x8>

08000f9c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8000fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000fcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8000fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	bf00      	nop
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000ffe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4313      	orrs	r3, r2
 8001006:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800100c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4013      	ands	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001014:	68fb      	ldr	r3, [r7, #12]
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800102a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4313      	orrs	r3, r2
 8001038:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800103a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800103e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4013      	ands	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001058:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800105c:	f7ff ffaf 	bl	8000fbe <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8001060:	2200      	movs	r2, #0
 8001062:	2100      	movs	r1, #0
 8001064:	202e      	movs	r0, #46	@ 0x2e
 8001066:	f000 fc10 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800106a:	202e      	movs	r0, #46	@ 0x2e
 800106c:	f000 fc27 	bl	80018be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a0d      	ldr	r2, [pc, #52]	@ (80010b8 <HAL_IPCC_MspInit+0x44>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d113      	bne.n	80010ae <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001086:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800108a:	f7ff ff98 	bl	8000fbe <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	202c      	movs	r0, #44	@ 0x2c
 8001094:	f000 fbf9 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001098:	202c      	movs	r0, #44	@ 0x2c
 800109a:	f000 fc10 	bl	80018be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	202d      	movs	r0, #45	@ 0x2d
 80010a4:	f000 fbf1 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80010a8:	202d      	movs	r0, #45	@ 0x2d
 80010aa:	f000 fc08 	bl	80018be <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	58000c00 	.word	0x58000c00

080010bc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b096      	sub	sp, #88	@ 0x58
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	2250      	movs	r2, #80	@ 0x50
 80010ca:	2100      	movs	r1, #0
 80010cc:	4618      	mov	r0, r3
 80010ce:	f006 fb94 	bl	80077fa <memset>
  if(hrtc->Instance==RTC)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001110 <HAL_RTC_MspInit+0x54>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d115      	bne.n	8001108 <HAL_RTC_MspInit+0x4c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010e0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80010e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4618      	mov	r0, r3
 80010ee:	f002 f968 	bl	80033c2 <HAL_RCCEx_PeriphCLKConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80010f8:	f7ff ff4a 	bl	8000f90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80010fc:	f7ff ff4e 	bl	8000f9c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001100:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001104:	f7ff ff74 	bl	8000ff0 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001108:	bf00      	nop
 800110a:	3758      	adds	r7, #88	@ 0x58
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40002800 	.word	0x40002800

08001114 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a05      	ldr	r2, [pc, #20]	@ (8001138 <HAL_TIM_Base_MspInit+0x24>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d103      	bne.n	800112e <HAL_TIM_Base_MspInit+0x1a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001126:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800112a:	f7ff ff7a 	bl	8001022 <LL_APB2_GRP1_EnableClock>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40014800 	.word	0x40014800

0800113c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <NMI_Handler+0x4>

08001144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <HardFault_Handler+0x4>

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <MemManage_Handler+0x4>

08001154 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <BusFault_Handler+0x4>

0800115c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <UsageFault_Handler+0x4>

08001164 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001192:	f000 fa37 	bl	8001604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}

0800119a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 800119e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80011a2:	f000 fd4b 	bl	8001c3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}

080011aa <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80011ae:	f005 fe5b 	bl	8006e68 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80011ba:	f005 fe8b 	bl	8006ed4 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80011c6:	f000 fd51 	bl	8001c6c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80011d4:	4b24      	ldr	r3, [pc, #144]	@ (8001268 <SystemInit+0x98>)
 80011d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011da:	4a23      	ldr	r2, [pc, #140]	@ (8001268 <SystemInit+0x98>)
 80011dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80011e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80011f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011f8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80011fc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80011fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <SystemInit+0x9c>)
 800120a:	4013      	ands	r3, r2
 800120c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800120e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001212:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800121a:	f023 0305 	bic.w	r3, r3, #5
 800121e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001226:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800122a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800122e:	f023 0301 	bic.w	r3, r3, #1
 8001232:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001236:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800123a:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <SystemInit+0xa0>)
 800123c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800123e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001242:	4a0b      	ldr	r2, [pc, #44]	@ (8001270 <SystemInit+0xa0>)
 8001244:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001250:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001254:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001256:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800125a:	2200      	movs	r2, #0
 800125c:	619a      	str	r2, [r3, #24]
}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000ed00 	.word	0xe000ed00
 800126c:	faf6fefb 	.word	0xfaf6fefb
 8001270:	22041000 	.word	0x22041000

08001274 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001274:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001276:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001278:	3304      	adds	r3, #4

0800127a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800127a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800127e:	d3f9      	bcc.n	8001274 <CopyDataInit>
  bx lr
 8001280:	4770      	bx	lr

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001282:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001284:	3004      	adds	r0, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001286:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>
  bx lr
 800128a:	4770      	bx	lr

0800128c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800128e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001290:	f7ff ff9e 	bl	80011d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001294:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <LoopForever+0x6>)
 8001296:	490c      	ldr	r1, [pc, #48]	@ (80012c8 <LoopForever+0xa>)
 8001298:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <LoopForever+0xe>)
 800129a:	2300      	movs	r3, #0
 800129c:	f7ff ffed 	bl	800127a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80012a0:	480b      	ldr	r0, [pc, #44]	@ (80012d0 <LoopForever+0x12>)
 80012a2:	490c      	ldr	r1, [pc, #48]	@ (80012d4 <LoopForever+0x16>)
 80012a4:	4a0c      	ldr	r2, [pc, #48]	@ (80012d8 <LoopForever+0x1a>)
 80012a6:	2300      	movs	r3, #0
 80012a8:	f7ff ffe7 	bl	800127a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80012ac:	480b      	ldr	r0, [pc, #44]	@ (80012dc <LoopForever+0x1e>)
 80012ae:	490c      	ldr	r1, [pc, #48]	@ (80012e0 <LoopForever+0x22>)
 80012b0:	2300      	movs	r3, #0
 80012b2:	f7ff ffe8 	bl	8001286 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012b6:	f006 faa9 	bl	800780c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012ba:	f7ff fad9 	bl	8000870 <main>

080012be <LoopForever>:

LoopForever:
  b LoopForever
 80012be:	e7fe      	b.n	80012be <LoopForever>
  ldr   r0, =_estack
 80012c0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80012c4:	20000008 	.word	0x20000008
 80012c8:	20000034 	.word	0x20000034
 80012cc:	08007ac4 	.word	0x08007ac4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80012d0:	200301e4 	.word	0x200301e4
 80012d4:	20030a67 	.word	0x20030a67
 80012d8:	08007b36 	.word	0x08007b36
  INIT_BSS _sbss, _ebss
 80012dc:	20000080 	.word	0x20000080
 80012e0:	200005b0 	.word	0x200005b0

080012e4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_IRQHandler>
	...

080012e8 <TLC59731_Init>:

struct RGB_LED_TypeDef led;

uint8_t TLC59731_Init(GPIO_TypeDef *led_pwm_port, uint16_t led_pwm_pin, GPIO_TypeDef *led_select_port,
		uint16_t led_select_pin, TIM_HandleTypeDef *tim)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	607a      	str	r2, [r7, #4]
 80012f2:	461a      	mov	r2, r3
 80012f4:	460b      	mov	r3, r1
 80012f6:	817b      	strh	r3, [r7, #10]
 80012f8:	4613      	mov	r3, r2
 80012fa:	813b      	strh	r3, [r7, #8]
	led.pwm_port = led_pwm_port;
 80012fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001338 <TLC59731_Init+0x50>)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	6013      	str	r3, [r2, #0]
	led.pwm_pin = led_pwm_pin;
 8001302:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <TLC59731_Init+0x50>)
 8001304:	897b      	ldrh	r3, [r7, #10]
 8001306:	8093      	strh	r3, [r2, #4]
	led.select_port = led_select_port;
 8001308:	4a0b      	ldr	r2, [pc, #44]	@ (8001338 <TLC59731_Init+0x50>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6093      	str	r3, [r2, #8]
	led.select_pin = led_select_pin;
 800130e:	4a0a      	ldr	r2, [pc, #40]	@ (8001338 <TLC59731_Init+0x50>)
 8001310:	893b      	ldrh	r3, [r7, #8]
 8001312:	8193      	strh	r3, [r2, #12]
	led.tim = tim;
 8001314:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <TLC59731_Init+0x50>)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	6113      	str	r3, [r2, #16]
	led.state = RGB_LED_STATE_OFF;
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <TLC59731_Init+0x50>)
 800131c:	2201      	movs	r2, #1
 800131e:	75da      	strb	r2, [r3, #23]
	TLC59731_SetRGB(0x00, 0x00, 0x00);
 8001320:	2200      	movs	r2, #0
 8001322:	2100      	movs	r1, #0
 8001324:	2000      	movs	r0, #0
 8001326:	f000 f809 	bl	800133c <TLC59731_SetRGB>
	TLC59731_Off();
 800132a:	f000 f833 	bl	8001394 <TLC59731_Off>
	return 0;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200001e8 	.word	0x200001e8

0800133c <TLC59731_SetRGB>:
	TLC59731_On();
	return 0;
}

uint8_t TLC59731_SetRGB(uint8_t red, uint8_t green, uint8_t blue)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
 8001346:	460b      	mov	r3, r1
 8001348:	71bb      	strb	r3, [r7, #6]
 800134a:	4613      	mov	r3, r2
 800134c:	717b      	strb	r3, [r7, #5]
	led.RGB_value[RGB_LED_RED] = red;
 800134e:	4a08      	ldr	r2, [pc, #32]	@ (8001370 <TLC59731_SetRGB+0x34>)
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	7513      	strb	r3, [r2, #20]
	led.RGB_value[RGB_LED_GREEN] = green;
 8001354:	4a06      	ldr	r2, [pc, #24]	@ (8001370 <TLC59731_SetRGB+0x34>)
 8001356:	79bb      	ldrb	r3, [r7, #6]
 8001358:	7553      	strb	r3, [r2, #21]
	led.RGB_value[RGB_LED_BLUE] = blue;
 800135a:	4a05      	ldr	r2, [pc, #20]	@ (8001370 <TLC59731_SetRGB+0x34>)
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	7593      	strb	r3, [r2, #22]
	return 0;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	200001e8 	.word	0x200001e8

08001374 <TLC59731_On>:

uint8_t TLC59731_On()
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	led.state = RGB_LED_STATE_ON;
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <TLC59731_On+0x18>)
 800137a:	2200      	movs	r2, #0
 800137c:	75da      	strb	r2, [r3, #23]
	return writeData(led.RGB_value);
 800137e:	4804      	ldr	r0, [pc, #16]	@ (8001390 <TLC59731_On+0x1c>)
 8001380:	f000 f820 	bl	80013c4 <writeData>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200001e8 	.word	0x200001e8
 8001390:	200001fc 	.word	0x200001fc

08001394 <TLC59731_Off>:

uint8_t TLC59731_Off()
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	uint8_t rgb[] =
 800139a:	1d3b      	adds	r3, r7, #4
 800139c:	2100      	movs	r1, #0
 800139e:	460a      	mov	r2, r1
 80013a0:	801a      	strh	r2, [r3, #0]
 80013a2:	460a      	mov	r2, r1
 80013a4:	709a      	strb	r2, [r3, #2]
	{ 0x00, 0x00, 0x00 };
	led.state = RGB_LED_STATE_OFF;
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <TLC59731_Off+0x2c>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	75da      	strb	r2, [r3, #23]
	return writeData(rgb);
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f808 	bl	80013c4 <writeData>
 80013b4:	4603      	mov	r3, r0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200001e8 	.word	0x200001e8

080013c4 <writeData>:

/**
 * RGB array lungo RGB_LED_NUM_COLOR
 */
uint8_t writeData(uint8_t *RGB)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led.select_port, led.select_pin, GPIO_PIN_SET);
 80013cc:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <writeData+0x60>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	4a14      	ldr	r2, [pc, #80]	@ (8001424 <writeData+0x60>)
 80013d2:	8991      	ldrh	r1, [r2, #12]
 80013d4:	2201      	movs	r2, #1
 80013d6:	4618      	mov	r0, r3
 80013d8:	f000 fc18 	bl	8001c0c <HAL_GPIO_WritePin>

	startTimer();
 80013dc:	f000 f880 	bl	80014e0 <startTimer>

	writeCommand();
 80013e0:	f000 f846 	bl	8001470 <writeCommand>

	// Scrittura dei colori
	for (uint8_t i = 0; i < RGB_LED_NUM_COLOUR; i++)
 80013e4:	2300      	movs	r3, #0
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	e009      	b.n	80013fe <writeData+0x3a>
	{
		writeByte(RGB[i]);
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f818 	bl	8001428 <writeByte>
	for (uint8_t i = 0; i < RGB_LED_NUM_COLOUR; i++)
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	3301      	adds	r3, #1
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	2b02      	cmp	r3, #2
 8001402:	d9f2      	bls.n	80013ea <writeData+0x26>
	}

//	writeEOS();
//	writeGSLAT();

	stopTimer();
 8001404:	f000 f878 	bl	80014f8 <stopTimer>

	HAL_GPIO_WritePin(led.select_port, led.select_pin, GPIO_PIN_RESET);
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <writeData+0x60>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	4a05      	ldr	r2, [pc, #20]	@ (8001424 <writeData+0x60>)
 800140e:	8991      	ldrh	r1, [r2, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f000 fbfa 	bl	8001c0c <HAL_GPIO_WritePin>

	return 0;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200001e8 	.word	0x200001e8

08001428 <writeByte>:

/**
 * Il primo bite scritto deve essere il MSB
 */
void writeByte(uint8_t byte)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]
	uint8_t data = byte;
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 8001436:	2300      	movs	r3, #0
 8001438:	73bb      	strb	r3, [r7, #14]
 800143a:	e011      	b.n	8001460 <writeByte+0x38>
	{
		uint8_t val = data & TLC59731_MSB_MASK;
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001442:	737b      	strb	r3, [r7, #13]
		if (val == 0)
 8001444:	7b7b      	ldrb	r3, [r7, #13]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d102      	bne.n	8001450 <writeByte+0x28>
		{
			writeBit_0();
 800144a:	f000 f818 	bl	800147e <writeBit_0>
 800144e:	e001      	b.n	8001454 <writeByte+0x2c>
		}
		else
		{
			writeBit_1();
 8001450:	f000 f81e 	bl	8001490 <writeBit_1>
		}
		data = data << 1;
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	3301      	adds	r3, #1
 800145e:	73bb      	strb	r3, [r7, #14]
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	2b07      	cmp	r3, #7
 8001464:	d9ea      	bls.n	800143c <writeByte+0x14>
	}
}
 8001466:	bf00      	nop
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <writeCommand>:

void writeCommand()
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	writeByte(TLC59731_WRITE_COMMAND);
 8001474:	203a      	movs	r0, #58	@ 0x3a
 8001476:	f7ff ffd7 	bl	8001428 <writeByte>
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}

0800147e <writeBit_0>:
	delayMicro(TLC59731_T_CYCLE * 4);
	pulsePin();
}

void writeBit_0()
{
 800147e:	b580      	push	{r7, lr}
 8001480:	af00      	add	r7, sp, #0
	pulsePin();
 8001482:	f000 f813 	bl	80014ac <pulsePin>
	delayMicro(TLC59731_T_CYCLE);
 8001486:	2019      	movs	r0, #25
 8001488:	f000 f842 	bl	8001510 <delayMicro>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}

08001490 <writeBit_1>:
void writeBit_1()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	pulsePin();
 8001494:	f000 f80a 	bl	80014ac <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 8001498:	200c      	movs	r0, #12
 800149a:	f000 f839 	bl	8001510 <delayMicro>
	pulsePin();
 800149e:	f000 f805 	bl	80014ac <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 80014a2:	200c      	movs	r0, #12
 80014a4:	f000 f834 	bl	8001510 <delayMicro>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <pulsePin>:

void pulsePin()
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led.pwm_port, led.pwm_pin, GPIO_PIN_SET);
 80014b0:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <pulsePin+0x30>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a09      	ldr	r2, [pc, #36]	@ (80014dc <pulsePin+0x30>)
 80014b6:	8891      	ldrh	r1, [r2, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fba6 	bl	8001c0c <HAL_GPIO_WritePin>
	delayMicro(TLC59731_PULSE_CYCLE);
 80014c0:	2005      	movs	r0, #5
 80014c2:	f000 f825 	bl	8001510 <delayMicro>
	HAL_GPIO_WritePin(led.pwm_port, led.pwm_pin, GPIO_PIN_RESET);
 80014c6:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <pulsePin+0x30>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a04      	ldr	r2, [pc, #16]	@ (80014dc <pulsePin+0x30>)
 80014cc:	8891      	ldrh	r1, [r2, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 fb9b 	bl	8001c0c <HAL_GPIO_WritePin>
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200001e8 	.word	0x200001e8

080014e0 <startTimer>:

void startTimer()
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Start(led.tim);
 80014e4:	4b03      	ldr	r3, [pc, #12]	@ (80014f4 <startTimer+0x14>)
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f002 fbfb 	bl	8003ce4 <HAL_TIM_Base_Start>
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200001e8 	.word	0x200001e8

080014f8 <stopTimer>:

void stopTimer()
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(led.tim);
 80014fc:	4b03      	ldr	r3, [pc, #12]	@ (800150c <stopTimer+0x14>)
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	4618      	mov	r0, r3
 8001502:	f002 fc35 	bl	8003d70 <HAL_TIM_Base_Stop>
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200001e8 	.word	0x200001e8

08001510 <delayMicro>:

/**
 * Ipotesi Il timer va a 32MHz
 */
void delayMicro(uint32_t delay)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	delay *= 32;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	015b      	lsls	r3, r3, #5
 800151c:	607b      	str	r3, [r7, #4]
	uint16_t start = __HAL_TIM_GET_COUNTER(led.tim);
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <delayMicro+0x3c>)
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	81fb      	strh	r3, [r7, #14]
	while (__HAL_TIM_GET_COUNTER(led.tim) - start < delay)
 8001528:	bf00      	nop
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <delayMicro+0x3c>)
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	d8f6      	bhi.n	800152a <delayMicro+0x1a>
	{
	}
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3714      	adds	r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	200001e8 	.word	0x200001e8

08001550 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <HAL_Init+0x3c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a0b      	ldr	r2, [pc, #44]	@ (800158c <HAL_Init+0x3c>)
 8001560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001564:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001566:	2003      	movs	r0, #3
 8001568:	f000 f984 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800156c:	2000      	movs	r0, #0
 800156e:	f000 f80f 	bl	8001590 <HAL_InitTick>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d002      	beq.n	800157e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	71fb      	strb	r3, [r7, #7]
 800157c:	e001      	b.n	8001582 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800157e:	f7ff fd69 	bl	8001054 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001582:	79fb      	ldrb	r3, [r7, #7]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	58004000 	.word	0x58004000

08001590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <HAL_InitTick+0x6c>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d024      	beq.n	80015ee <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015a4:	f001 fca8 	bl	8002ef8 <HAL_RCC_GetHCLKFreq>
 80015a8:	4602      	mov	r2, r0
 80015aa:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <HAL_InitTick+0x6c>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015bc:	4618      	mov	r0, r3
 80015be:	f000 f98c 	bl	80018da <HAL_SYSTICK_Config>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d10f      	bne.n	80015e8 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b0f      	cmp	r3, #15
 80015cc:	d809      	bhi.n	80015e2 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ce:	2200      	movs	r2, #0
 80015d0:	6879      	ldr	r1, [r7, #4]
 80015d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015d6:	f000 f958 	bl	800188a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015da:	4a09      	ldr	r2, [pc, #36]	@ (8001600 <HAL_InitTick+0x70>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	e007      	b.n	80015f2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	73fb      	strb	r3, [r7, #15]
 80015e6:	e004      	b.n	80015f2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	73fb      	strb	r3, [r7, #15]
 80015ec:	e001      	b.n	80015f2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000010 	.word	0x20000010
 8001600:	2000000c 	.word	0x2000000c

08001604 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_IncTick+0x20>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_IncTick+0x24>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4413      	add	r3, r2
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <HAL_IncTick+0x24>)
 8001616:	6013      	str	r3, [r2, #0]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000010 	.word	0x20000010
 8001628:	20000200 	.word	0x20000200

0800162c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return uwTick;
 8001630:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <HAL_GetTick+0x14>)
 8001632:	681b      	ldr	r3, [r3, #0]
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20000200 	.word	0x20000200

08001644 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <HAL_GetTickPrio+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	2000000c 	.word	0x2000000c

0800165c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001684:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800168c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168e:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	60d3      	str	r3, [r2, #12]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a8:	4b04      	ldr	r3, [pc, #16]	@ (80016bc <__NVIC_GetPriorityGrouping+0x18>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	0a1b      	lsrs	r3, r3, #8
 80016ae:	f003 0307 	and.w	r3, r3, #7
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	db0b      	blt.n	80016ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	f003 021f 	and.w	r2, r3, #31
 80016d8:	4907      	ldr	r1, [pc, #28]	@ (80016f8 <__NVIC_EnableIRQ+0x38>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	095b      	lsrs	r3, r3, #5
 80016e0:	2001      	movs	r0, #1
 80016e2:	fa00 f202 	lsl.w	r2, r0, r2
 80016e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000e100 	.word	0xe000e100

080016fc <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	2b00      	cmp	r3, #0
 800170c:	db0c      	blt.n	8001728 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	f003 021f 	and.w	r2, r3, #31
 8001714:	4907      	ldr	r1, [pc, #28]	@ (8001734 <__NVIC_SetPendingIRQ+0x38>)
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	095b      	lsrs	r3, r3, #5
 800171c:	2001      	movs	r0, #1
 800171e:	fa00 f202 	lsl.w	r2, r0, r2
 8001722:	3340      	adds	r3, #64	@ 0x40
 8001724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100

08001738 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0c      	blt.n	8001764 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4907      	ldr	r1, [pc, #28]	@ (8001770 <__NVIC_ClearPendingIRQ+0x38>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	3360      	adds	r3, #96	@ 0x60
 8001760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db0a      	blt.n	800179e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	490c      	ldr	r1, [pc, #48]	@ (80017c0 <__NVIC_SetPriority+0x4c>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800179c:	e00a      	b.n	80017b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4908      	ldr	r1, [pc, #32]	@ (80017c4 <__NVIC_SetPriority+0x50>)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	3b04      	subs	r3, #4
 80017ac:	0112      	lsls	r2, r2, #4
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	440b      	add	r3, r1
 80017b2:	761a      	strb	r2, [r3, #24]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	@ 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f1c3 0307 	rsb	r3, r3, #7
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	bf28      	it	cs
 80017e6:	2304      	movcs	r3, #4
 80017e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3304      	adds	r3, #4
 80017ee:	2b06      	cmp	r3, #6
 80017f0:	d902      	bls.n	80017f8 <NVIC_EncodePriority+0x30>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3b03      	subs	r3, #3
 80017f6:	e000      	b.n	80017fa <NVIC_EncodePriority+0x32>
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43da      	mvns	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	401a      	ands	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001810:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	43d9      	mvns	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	4313      	orrs	r3, r2
         );
}
 8001822:	4618      	mov	r0, r3
 8001824:	3724      	adds	r7, #36	@ 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001840:	d301      	bcc.n	8001846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001842:	2301      	movs	r3, #1
 8001844:	e00f      	b.n	8001866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001846:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <SysTick_Config+0x40>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800184e:	210f      	movs	r1, #15
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001854:	f7ff ff8e 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <SysTick_Config+0x40>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <SysTick_Config+0x40>)
 8001860:	2207      	movs	r2, #7
 8001862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff feed 	bl	800165c <__NVIC_SetPriorityGrouping>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b086      	sub	sp, #24
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001898:	f7ff ff04 	bl	80016a4 <__NVIC_GetPriorityGrouping>
 800189c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	68b9      	ldr	r1, [r7, #8]
 80018a2:	6978      	ldr	r0, [r7, #20]
 80018a4:	f7ff ff90 	bl	80017c8 <NVIC_EncodePriority>
 80018a8:	4602      	mov	r2, r0
 80018aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ae:	4611      	mov	r1, r2
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff5f 	bl	8001774 <__NVIC_SetPriority>
}
 80018b6:	bf00      	nop
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fef7 	bl	80016c0 <__NVIC_EnableIRQ>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff ffa4 	bl	8001830 <SysTick_Config>
 80018e8:	4603      	mov	r3, r0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fefb 	bl	80016fc <__NVIC_SetPendingIRQ>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff0b 	bl	8001738 <__NVIC_ClearPendingIRQ>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e14c      	b.n	8001bd6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 813e 	beq.w	8001bd0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d005      	beq.n	800196c <HAL_GPIO_Init+0x40>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d130      	bne.n	80019ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a2:	2201      	movs	r2, #1
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 0201 	and.w	r2, r3, #1
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d017      	beq.n	8001a0a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d123      	bne.n	8001a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	6939      	ldr	r1, [r7, #16]
 8001a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	2203      	movs	r2, #3
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 0203 	and.w	r2, r3, #3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 8098 	beq.w	8001bd0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001aa0:	4a54      	ldr	r2, [pc, #336]	@ (8001bf4 <HAL_GPIO_Init+0x2c8>)
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	089b      	lsrs	r3, r3, #2
 8001aa6:	3302      	adds	r3, #2
 8001aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	220f      	movs	r2, #15
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001aca:	d019      	beq.n	8001b00 <HAL_GPIO_Init+0x1d4>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf8 <HAL_GPIO_Init+0x2cc>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d013      	beq.n	8001afc <HAL_GPIO_Init+0x1d0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a49      	ldr	r2, [pc, #292]	@ (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00d      	beq.n	8001af8 <HAL_GPIO_Init+0x1cc>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a48      	ldr	r2, [pc, #288]	@ (8001c00 <HAL_GPIO_Init+0x2d4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d007      	beq.n	8001af4 <HAL_GPIO_Init+0x1c8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a47      	ldr	r2, [pc, #284]	@ (8001c04 <HAL_GPIO_Init+0x2d8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d101      	bne.n	8001af0 <HAL_GPIO_Init+0x1c4>
 8001aec:	2304      	movs	r3, #4
 8001aee:	e008      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af0:	2307      	movs	r3, #7
 8001af2:	e006      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af4:	2303      	movs	r3, #3
 8001af6:	e004      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e002      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <HAL_GPIO_Init+0x1d6>
 8001b00:	2300      	movs	r3, #0
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	f002 0203 	and.w	r2, r2, #3
 8001b08:	0092      	lsls	r2, r2, #2
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b12:	4938      	ldr	r1, [pc, #224]	@ (8001bf4 <HAL_GPIO_Init+0x2c8>)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b20:	4b39      	ldr	r3, [pc, #228]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b44:	4a30      	ldr	r2, [pc, #192]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b6e:	4a26      	ldr	r2, [pc, #152]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b74:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	4013      	ands	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001ba2:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001ba4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8001c08 <HAL_GPIO_Init+0x2dc>)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f47f aeab 	bne.w	800193c <HAL_GPIO_Init+0x10>
  }
}
 8001be6:	bf00      	nop
 8001be8:	bf00      	nop
 8001bea:	371c      	adds	r7, #28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	48000400 	.word	0x48000400
 8001bfc:	48000800 	.word	0x48000800
 8001c00:	48000c00 	.word	0x48000c00
 8001c04:	48001000 	.word	0x48001000
 8001c08:	58000800 	.word	0x58000800

08001c0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c1c:	787b      	ldrb	r3, [r7, #1]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c28:	e002      	b.n	8001c30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c2a:	887a      	ldrh	r2, [r7, #2]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c46:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d006      	beq.n	8001c60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c52:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c54:	88fb      	ldrh	r3, [r7, #6]
 8001c56:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fcc6 	bl	80005ec <HAL_GPIO_EXTI_Callback>
  }
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	58000800 	.word	0x58000800

08001c6c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8001c72:	4b0a      	ldr	r3, [pc, #40]	@ (8001c9c <HAL_HSEM_IRQHandler+0x30>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_HSEM_IRQHandler+0x30>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	4906      	ldr	r1, [pc, #24]	@ (8001c9c <HAL_HSEM_IRQHandler+0x30>)
 8001c82:	4013      	ands	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8001c86:	4a05      	ldr	r2, [pc, #20]	@ (8001c9c <HAL_HSEM_IRQHandler+0x30>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f807 	bl	8001ca0 <HAL_HSEM_FreeCallback>
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	58001500 	.word	0x58001500

08001ca0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d01e      	beq.n	8001d04 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_IPCC_Init+0x60>)
 8001cc8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d102      	bne.n	8001cdc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff f9cc 	bl	8001074 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8001cdc:	68b8      	ldr	r0, [r7, #8]
 8001cde:	f000 f85b 	bl	8001d98 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f82c 	bl	8001d4c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8001d02:	e001      	b.n	8001d08 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	58000c00 	.word	0x58000c00

08001d18 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	4613      	mov	r3, r2
 8001d24:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8001d26:	bf00      	nop
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b085      	sub	sp, #20
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e00f      	b.n	8001d7a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	4a0b      	ldr	r2, [pc, #44]	@ (8001d90 <IPCC_SetDefaultCallbacks+0x44>)
 8001d64:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	3306      	adds	r3, #6
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	4a08      	ldr	r2, [pc, #32]	@ (8001d94 <IPCC_SetDefaultCallbacks+0x48>)
 8001d72:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	3301      	adds	r3, #1
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2b05      	cmp	r3, #5
 8001d7e:	d9ec      	bls.n	8001d5a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8001d80:	bf00      	nop
 8001d82:	bf00      	nop
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	08001d19 	.word	0x08001d19
 8001d94:	08001d33 	.word	0x08001d33

08001d98 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8001dac:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	223f      	movs	r2, #63	@ 0x3f
 8001db2:	609a      	str	r2, [r3, #8]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dc4:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a04      	ldr	r2, [pc, #16]	@ (8001ddc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001dca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	58000400 	.word	0x58000400

08001de0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001de4:	4b04      	ldr	r3, [pc, #16]	@ (8001df8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	58000400 	.word	0x58000400

08001dfc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e0e:	d101      	bne.n	8001e14 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_RCC_HSE_Enable>:
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001e24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e32:	6013      	str	r3, [r2, #0]
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <LL_RCC_HSE_Disable>:
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e50:	6013      	str	r3, [r2, #0]
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_RCC_HSE_IsReady>:
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001e60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001e6e:	d101      	bne.n	8001e74 <LL_RCC_HSE_IsReady+0x18>
 8001e70:	2301      	movs	r3, #1
 8001e72:	e000      	b.n	8001e76 <LL_RCC_HSE_IsReady+0x1a>
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_RCC_HSI_Enable>:
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_RCC_HSI_Disable>:
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001eb0:	6013      	str	r3, [r2, #0]
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_RCC_HSI_IsReady>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ece:	d101      	bne.n	8001ed4 <LL_RCC_HSI_IsReady+0x18>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <LL_RCC_HSI_IsReady+0x1a>
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	061b      	lsls	r3, r3, #24
 8001ef6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001efa:	4313      	orrs	r3, r2
 8001efc:	604b      	str	r3, [r1, #4]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <LL_RCC_HSI48_Enable>:
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001f0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <LL_RCC_HSI48_Disable>:
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f3c:	f023 0301 	bic.w	r3, r3, #1
 8001f40:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <LL_RCC_HSI48_IsReady>:
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d101      	bne.n	8001f66 <LL_RCC_HSI48_IsReady+0x18>
 8001f62:	2301      	movs	r3, #1
 8001f64:	e000      	b.n	8001f68 <LL_RCC_HSI48_IsReady+0x1a>
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <LL_RCC_LSE_Enable>:
{
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_RCC_LSE_Disable>:
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fa4:	f023 0301 	bic.w	r3, r3, #1
 8001fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <LL_RCC_LSE_EnableBypass>:
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fc6:	f043 0304 	orr.w	r3, r3, #4
 8001fca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001fce:	bf00      	nop
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_RCC_LSE_DisableBypass>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fe8:	f023 0304 	bic.w	r3, r3, #4
 8001fec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <LL_RCC_LSE_IsReady>:
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b02      	cmp	r3, #2
 800200c:	d101      	bne.n	8002012 <LL_RCC_LSE_IsReady+0x18>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <LL_RCC_LSE_IsReady+0x1a>
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <LL_RCC_LSI1_Enable>:
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800202a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_RCC_LSI1_Disable>:
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002044:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800204c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002050:	f023 0301 	bic.w	r3, r3, #1
 8002054:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <LL_RCC_LSI1_IsReady>:
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800206a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b02      	cmp	r3, #2
 8002074:	d101      	bne.n	800207a <LL_RCC_LSI1_IsReady+0x18>
 8002076:	2301      	movs	r3, #1
 8002078:	e000      	b.n	800207c <LL_RCC_LSI1_IsReady+0x1a>
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <LL_RCC_LSI2_Enable>:
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800208a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800208e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_RCC_LSI2_Disable>:
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80020ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020b8:	f023 0304 	bic.w	r3, r3, #4
 80020bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <LL_RCC_LSI2_IsReady>:
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80020ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d101      	bne.n	80020e2 <LL_RCC_LSI2_IsReady+0x18>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <LL_RCC_LSI2_IsReady+0x1a>
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_RCC_LSI2_SetTrimming>:
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80020f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	021b      	lsls	r3, r3, #8
 8002106:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <LL_RCC_MSI_Enable>:
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6013      	str	r3, [r2, #0]
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_RCC_MSI_Disable>:
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800213e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002148:	f023 0301 	bic.w	r3, r3, #1
 800214c:	6013      	str	r3, [r2, #0]
}
 800214e:	bf00      	nop
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <LL_RCC_MSI_IsReady>:
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800215c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b02      	cmp	r3, #2
 8002168:	d101      	bne.n	800216e <LL_RCC_MSI_IsReady+0x16>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <LL_RCC_MSI_IsReady+0x18>
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <LL_RCC_MSI_SetRange>:
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002182:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800218c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4313      	orrs	r3, r2
 8002194:	600b      	str	r3, [r1, #0]
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <LL_RCC_MSI_GetRange>:
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80021a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021b2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80021b8:	d901      	bls.n	80021be <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80021ba:	23b0      	movs	r3, #176	@ 0xb0
 80021bc:	607b      	str	r3, [r7, #4]
  return msiRange;
 80021be:	687b      	ldr	r3, [r7, #4]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_RCC_MSI_SetCalibTrimming>:
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80021d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	021b      	lsls	r3, r3, #8
 80021e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <LL_RCC_SetSysClkSource>:
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80021fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f023 0203 	bic.w	r2, r3, #3
 8002208:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4313      	orrs	r3, r2
 8002210:	608b      	str	r3, [r1, #8]
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <LL_RCC_GetSysClkSource>:
{
 800221e:	b480      	push	{r7}
 8002220:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 030c 	and.w	r3, r3, #12
}
 800222c:	4618      	mov	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_RCC_SetAHBPrescaler>:
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800223e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002248:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4313      	orrs	r3, r2
 8002250:	608b      	str	r3, [r1, #8]
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <LL_C2_RCC_SetAHBPrescaler>:
{
 800225e:	b480      	push	{r7}
 8002260:	b083      	sub	sp, #12
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002266:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800226a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800226e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002272:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <LL_RCC_SetAHB4Prescaler>:
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002292:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002296:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800229a:	f023 020f 	bic.w	r2, r3, #15
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_RCC_SetAPB1Prescaler>:
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80022c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	608b      	str	r3, [r1, #8]
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_RCC_SetAPB2Prescaler>:
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80022e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	608b      	str	r3, [r1, #8]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_RCC_GetAHBPrescaler>:
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800230c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_RCC_GetAHB4Prescaler>:
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002324:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002328:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002332:	4618      	mov	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800234a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800235e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002368:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800236c:	6013      	str	r3, [r2, #0]
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800237c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002386:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800238a:	d101      	bne.n	8002390 <LL_RCC_PLL_IsReady+0x18>
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <LL_RCC_PLL_IsReady+0x1a>
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80023a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80023ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80023d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80023dc:	4618      	mov	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80023ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f003 0303 	and.w	r3, r3, #3
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002402:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800240c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002410:	d101      	bne.n	8002416 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800242e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002432:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002436:	d101      	bne.n	800243c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800244c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002450:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002454:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800245c:	d101      	bne.n	8002462 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002472:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002480:	d101      	bne.n	8002486 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002496:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80024a4:	d101      	bne.n	80024aa <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b08d      	sub	sp, #52	@ 0x34
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e363      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0320 	and.w	r3, r3, #32
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 808d 	beq.w	80025f2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d8:	f7ff fea1 	bl	800221e <LL_RCC_GetSysClkSource>
 80024dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024de:	f7ff ff82 	bl	80023e6 <LL_RCC_PLL_GetMainSource>
 80024e2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80024e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d005      	beq.n	80024f6 <HAL_RCC_OscConfig+0x3e>
 80024ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ec:	2b0c      	cmp	r3, #12
 80024ee:	d147      	bne.n	8002580 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80024f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d144      	bne.n	8002580 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e347      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002506:	f7ff fe4c 	bl	80021a2 <LL_RCC_MSI_GetRange>
 800250a:	4603      	mov	r3, r0
 800250c:	429c      	cmp	r4, r3
 800250e:	d914      	bls.n	800253a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fd03 	bl	8002f20 <RCC_SetFlashLatencyFromMSIRange>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e336      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fe26 	bl	800217a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fe4a 	bl	80021cc <LL_RCC_MSI_SetCalibTrimming>
 8002538:	e013      	b.n	8002562 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fe1b 	bl	800217a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff fe3f 	bl	80021cc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	4618      	mov	r0, r3
 8002554:	f000 fce4 	bl	8002f20 <RCC_SetFlashLatencyFromMSIRange>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e317      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002562:	f000 fcc9 	bl	8002ef8 <HAL_RCC_GetHCLKFreq>
 8002566:	4603      	mov	r3, r0
 8002568:	4aa4      	ldr	r2, [pc, #656]	@ (80027fc <HAL_RCC_OscConfig+0x344>)
 800256a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800256c:	4ba4      	ldr	r3, [pc, #656]	@ (8002800 <HAL_RCC_OscConfig+0x348>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f80d 	bl	8001590 <HAL_InitTick>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d039      	beq.n	80025f0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e308      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01e      	beq.n	80025c6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002588:	f7ff fdc8 	bl	800211c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800258c:	f7ff f84e 	bl	800162c <HAL_GetTick>
 8002590:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002594:	f7ff f84a 	bl	800162c <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e2f5      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80025a6:	f7ff fdd7 	bl	8002158 <LL_RCC_MSI_IsReady>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0f1      	beq.n	8002594 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fde0 	bl	800217a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fe04 	bl	80021cc <LL_RCC_MSI_SetCalibTrimming>
 80025c4:	e015      	b.n	80025f2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025c6:	f7ff fdb8 	bl	800213a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025ca:	f7ff f82f 	bl	800162c <HAL_GetTick>
 80025ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025d2:	f7ff f82b 	bl	800162c <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e2d6      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80025e4:	f7ff fdb8 	bl	8002158 <LL_RCC_MSI_IsReady>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f1      	bne.n	80025d2 <HAL_RCC_OscConfig+0x11a>
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80025f0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d047      	beq.n	800268e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025fe:	f7ff fe0e 	bl	800221e <LL_RCC_GetSysClkSource>
 8002602:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002604:	f7ff feef 	bl	80023e6 <LL_RCC_PLL_GetMainSource>
 8002608:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800260a:	6a3b      	ldr	r3, [r7, #32]
 800260c:	2b08      	cmp	r3, #8
 800260e:	d005      	beq.n	800261c <HAL_RCC_OscConfig+0x164>
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	2b0c      	cmp	r3, #12
 8002614:	d108      	bne.n	8002628 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d105      	bne.n	8002628 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d134      	bne.n	800268e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e2b4      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002630:	d102      	bne.n	8002638 <HAL_RCC_OscConfig+0x180>
 8002632:	f7ff fbf5 	bl	8001e20 <LL_RCC_HSE_Enable>
 8002636:	e001      	b.n	800263c <HAL_RCC_OscConfig+0x184>
 8002638:	f7ff fc01 	bl	8001e3e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d012      	beq.n	800266a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe fff2 	bl	800162c <HAL_GetTick>
 8002648:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe ffee 	bl	800162c <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e299      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800265e:	f7ff fbfd 	bl	8001e5c <LL_RCC_HSE_IsReady>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0f1      	beq.n	800264c <HAL_RCC_OscConfig+0x194>
 8002668:	e011      	b.n	800268e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7fe ffdf 	bl	800162c <HAL_GetTick>
 800266e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002672:	f7fe ffdb 	bl	800162c <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b64      	cmp	r3, #100	@ 0x64
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e286      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002684:	f7ff fbea 	bl	8001e5c <LL_RCC_HSE_IsReady>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f1      	bne.n	8002672 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d04c      	beq.n	8002734 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269a:	f7ff fdc0 	bl	800221e <LL_RCC_GetSysClkSource>
 800269e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a0:	f7ff fea1 	bl	80023e6 <LL_RCC_PLL_GetMainSource>
 80026a4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d005      	beq.n	80026b8 <HAL_RCC_OscConfig+0x200>
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	2b0c      	cmp	r3, #12
 80026b0:	d10e      	bne.n	80026d0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d10b      	bne.n	80026d0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e266      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff fc09 	bl	8001ee0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80026ce:	e031      	b.n	8002734 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d019      	beq.n	800270c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d8:	f7ff fbd2 	bl	8001e80 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7fe ffa6 	bl	800162c <HAL_GetTick>
 80026e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e4:	f7fe ffa2 	bl	800162c <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e24d      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80026f6:	f7ff fbe1 	bl	8001ebc <LL_RCC_HSI_IsReady>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f1      	beq.n	80026e4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fbeb 	bl	8001ee0 <LL_RCC_HSI_SetCalibTrimming>
 800270a:	e013      	b.n	8002734 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800270c:	f7ff fbc7 	bl	8001e9e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002710:	f7fe ff8c 	bl	800162c <HAL_GetTick>
 8002714:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002718:	f7fe ff88 	bl	800162c <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e233      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800272a:	f7ff fbc7 	bl	8001ebc <LL_RCC_HSI_IsReady>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1f1      	bne.n	8002718 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d106      	bne.n	800274e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80a3 	beq.w	8002894 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d076      	beq.n	8002844 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	2b00      	cmp	r3, #0
 8002760:	d046      	beq.n	80027f0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002762:	f7ff fc7e 	bl	8002062 <LL_RCC_LSI1_IsReady>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d113      	bne.n	8002794 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800276c:	f7ff fc57 	bl	800201e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002770:	f7fe ff5c 	bl	800162c <HAL_GetTick>
 8002774:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002778:	f7fe ff58 	bl	800162c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e203      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800278a:	f7ff fc6a 	bl	8002062 <LL_RCC_LSI1_IsReady>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f1      	beq.n	8002778 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002794:	f7ff fc77 	bl	8002086 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002798:	f7fe ff48 	bl	800162c <HAL_GetTick>
 800279c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80027a0:	f7fe ff44 	bl	800162c <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e1ef      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80027b2:	f7ff fc8a 	bl	80020ca <LL_RCC_LSI2_IsReady>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f1      	beq.n	80027a0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff fc94 	bl	80020ee <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80027c6:	f7ff fc3b 	bl	8002040 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ca:	f7fe ff2f 	bl	800162c <HAL_GetTick>
 80027ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80027d2:	f7fe ff2b 	bl	800162c <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e1d6      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80027e4:	f7ff fc3d 	bl	8002062 <LL_RCC_LSI1_IsReady>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f1      	bne.n	80027d2 <HAL_RCC_OscConfig+0x31a>
 80027ee:	e051      	b.n	8002894 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80027f0:	f7ff fc15 	bl	800201e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f4:	f7fe ff1a 	bl	800162c <HAL_GetTick>
 80027f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80027fa:	e00c      	b.n	8002816 <HAL_RCC_OscConfig+0x35e>
 80027fc:	20000008 	.word	0x20000008
 8002800:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002804:	f7fe ff12 	bl	800162c <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e1bd      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002816:	f7ff fc24 	bl	8002062 <LL_RCC_LSI1_IsReady>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f1      	beq.n	8002804 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002820:	f7ff fc42 	bl	80020a8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002826:	f7fe ff01 	bl	800162c <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b03      	cmp	r3, #3
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e1ac      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002838:	f7ff fc47 	bl	80020ca <LL_RCC_LSI2_IsReady>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f1      	bne.n	8002826 <HAL_RCC_OscConfig+0x36e>
 8002842:	e027      	b.n	8002894 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002844:	f7ff fc30 	bl	80020a8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002848:	f7fe fef0 	bl	800162c <HAL_GetTick>
 800284c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002850:	f7fe feec 	bl	800162c <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b03      	cmp	r3, #3
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e197      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002862:	f7ff fc32 	bl	80020ca <LL_RCC_LSI2_IsReady>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f1      	bne.n	8002850 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800286c:	f7ff fbe8 	bl	8002040 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002870:	f7fe fedc 	bl	800162c <HAL_GetTick>
 8002874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002878:	f7fe fed8 	bl	800162c <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e183      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800288a:	f7ff fbea 	bl	8002062 <LL_RCC_LSI1_IsReady>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1f1      	bne.n	8002878 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d05b      	beq.n	8002958 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028a0:	4ba7      	ldr	r3, [pc, #668]	@ (8002b40 <HAL_RCC_OscConfig+0x688>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d114      	bne.n	80028d6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80028ac:	f7ff fa88 	bl	8001dc0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028b0:	f7fe febc 	bl	800162c <HAL_GetTick>
 80028b4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028b8:	f7fe feb8 	bl	800162c <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e163      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ca:	4b9d      	ldr	r3, [pc, #628]	@ (8002b40 <HAL_RCC_OscConfig+0x688>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d102      	bne.n	80028e4 <HAL_RCC_OscConfig+0x42c>
 80028de:	f7ff fb48 	bl	8001f72 <LL_RCC_LSE_Enable>
 80028e2:	e00c      	b.n	80028fe <HAL_RCC_OscConfig+0x446>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b05      	cmp	r3, #5
 80028ea:	d104      	bne.n	80028f6 <HAL_RCC_OscConfig+0x43e>
 80028ec:	f7ff fb63 	bl	8001fb6 <LL_RCC_LSE_EnableBypass>
 80028f0:	f7ff fb3f 	bl	8001f72 <LL_RCC_LSE_Enable>
 80028f4:	e003      	b.n	80028fe <HAL_RCC_OscConfig+0x446>
 80028f6:	f7ff fb4d 	bl	8001f94 <LL_RCC_LSE_Disable>
 80028fa:	f7ff fb6d 	bl	8001fd8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d014      	beq.n	8002930 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7fe fe91 	bl	800162c <HAL_GetTick>
 800290a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800290c:	e00a      	b.n	8002924 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290e:	f7fe fe8d 	bl	800162c <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291c:	4293      	cmp	r3, r2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e136      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002924:	f7ff fb69 	bl	8001ffa <LL_RCC_LSE_IsReady>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0ef      	beq.n	800290e <HAL_RCC_OscConfig+0x456>
 800292e:	e013      	b.n	8002958 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002930:	f7fe fe7c 	bl	800162c <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002936:	e00a      	b.n	800294e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe fe78 	bl	800162c <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e121      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800294e:	f7ff fb54 	bl	8001ffa <LL_RCC_LSE_IsReady>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d1ef      	bne.n	8002938 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002960:	2b00      	cmp	r3, #0
 8002962:	d02c      	beq.n	80029be <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d014      	beq.n	8002996 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800296c:	f7ff facd 	bl	8001f0a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002970:	f7fe fe5c 	bl	800162c <HAL_GetTick>
 8002974:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002978:	f7fe fe58 	bl	800162c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e103      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800298a:	f7ff fae0 	bl	8001f4e <LL_RCC_HSI48_IsReady>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f1      	beq.n	8002978 <HAL_RCC_OscConfig+0x4c0>
 8002994:	e013      	b.n	80029be <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002996:	f7ff fac9 	bl	8001f2c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299a:	f7fe fe47 	bl	800162c <HAL_GetTick>
 800299e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a2:	f7fe fe43 	bl	800162c <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e0ee      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80029b4:	f7ff facb 	bl	8001f4e <LL_RCC_HSI48_IsReady>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f1      	bne.n	80029a2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 80e4 	beq.w	8002b90 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029c8:	f7ff fc29 	bl	800221e <LL_RCC_GetSysClkSource>
 80029cc:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80029ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029da:	2b02      	cmp	r3, #2
 80029dc:	f040 80b4 	bne.w	8002b48 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 0203 	and.w	r2, r3, #3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d123      	bne.n	8002a36 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d11c      	bne.n	8002a36 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	0a1b      	lsrs	r3, r3, #8
 8002a00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d114      	bne.n	8002a36 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d10d      	bne.n	8002a36 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d05d      	beq.n	8002af2 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b0c      	cmp	r3, #12
 8002a3a:	d058      	beq.n	8002aee <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e0a1      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a4e:	f7ff fc84 	bl	800235a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a52:	f7fe fdeb 	bl	800162c <HAL_GetTick>
 8002a56:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a5a:	f7fe fde7 	bl	800162c <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e092      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1ef      	bne.n	8002a5a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	4b30      	ldr	r3, [pc, #192]	@ (8002b44 <HAL_RCC_OscConfig+0x68c>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a8c:	4311      	orrs	r1, r2
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a92:	0212      	lsls	r2, r2, #8
 8002a94:	4311      	orrs	r1, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a9a:	4311      	orrs	r1, r2
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002aa0:	4311      	orrs	r1, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002aac:	4313      	orrs	r3, r2
 8002aae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ab0:	f7ff fc44 	bl	800233c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ab4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ac4:	f7fe fdb2 	bl	800162c <HAL_GetTick>
 8002ac8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002acc:	f7fe fdae 	bl	800162c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e059      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ade:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0ef      	beq.n	8002acc <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aec:	e050      	b.n	8002b90 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e04f      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d147      	bne.n	8002b90 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b00:	f7ff fc1c 	bl	800233c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b14:	f7fe fd8a 	bl	800162c <HAL_GetTick>
 8002b18:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1c:	f7fe fd86 	bl	800162c <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e031      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0ef      	beq.n	8002b1c <HAL_RCC_OscConfig+0x664>
 8002b3c:	e028      	b.n	8002b90 <HAL_RCC_OscConfig+0x6d8>
 8002b3e:	bf00      	nop
 8002b40:	58000400 	.word	0x58000400
 8002b44:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	2b0c      	cmp	r3, #12
 8002b4c:	d01e      	beq.n	8002b8c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4e:	f7ff fc04 	bl	800235a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b52:	f7fe fd6b 	bl	800162c <HAL_GetTick>
 8002b56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5a:	f7fe fd67 	bl	800162c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e012      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1ef      	bne.n	8002b5a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002b7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <HAL_RCC_OscConfig+0x6e4>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	60cb      	str	r3, [r1, #12]
 8002b8a:	e001      	b.n	8002b90 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3734      	adds	r7, #52	@ 0x34
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd90      	pop	{r4, r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	eefefffc 	.word	0xeefefffc

08002ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e12d      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b98      	ldr	r3, [pc, #608]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d91b      	bls.n	8002bfa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc2:	4b95      	ldr	r3, [pc, #596]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f023 0207 	bic.w	r2, r3, #7
 8002bca:	4993      	ldr	r1, [pc, #588]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bd2:	f7fe fd2b 	bl	800162c <HAL_GetTick>
 8002bd6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002bda:	f7fe fd27 	bl	800162c <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e111      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bec:	4b8a      	ldr	r3, [pc, #552]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d1ef      	bne.n	8002bda <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d016      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fb13 	bl	8002236 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c10:	f7fe fd0c 	bl	800162c <HAL_GetTick>
 8002c14:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c18:	f7fe fd08 	bl	800162c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e0f2      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002c2a:	f7ff fbe8 	bl	80023fe <LL_RCC_IsActiveFlag_HPRE>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0f1      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0320 	and.w	r3, r3, #32
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d016      	beq.n	8002c6e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fb0a 	bl	800225e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c4a:	f7fe fcef 	bl	800162c <HAL_GetTick>
 8002c4e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c52:	f7fe fceb 	bl	800162c <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e0d5      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002c64:	f7ff fbdd 	bl	8002422 <LL_RCC_IsActiveFlag_C2HPRE>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f1      	beq.n	8002c52 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d016      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff fb03 	bl	800228a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c84:	f7fe fcd2 	bl	800162c <HAL_GetTick>
 8002c88:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c8c:	f7fe fcce 	bl	800162c <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e0b8      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002c9e:	f7ff fbd3 	bl	8002448 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f1      	beq.n	8002c8c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d016      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fafd 	bl	80022b8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002cbe:	f7fe fcb5 	bl	800162c <HAL_GetTick>
 8002cc2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002cc6:	f7fe fcb1 	bl	800162c <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e09b      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002cd8:	f7ff fbc9 	bl	800246e <LL_RCC_IsActiveFlag_PPRE1>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f1      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d017      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff faf3 	bl	80022e0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002cfa:	f7fe fc97 	bl	800162c <HAL_GetTick>
 8002cfe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002d00:	e008      	b.n	8002d14 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d02:	f7fe fc93 	bl	800162c <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e07d      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002d14:	f7ff fbbd 	bl	8002492 <LL_RCC_IsActiveFlag_PPRE2>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f1      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d043      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d106      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002d32:	f7ff f893 	bl	8001e5c <LL_RCC_HSE_IsReady>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d11e      	bne.n	8002d7a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e067      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d106      	bne.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002d48:	f7ff fb16 	bl	8002378 <LL_RCC_PLL_IsReady>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d113      	bne.n	8002d7a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e05c      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002d5e:	f7ff f9fb 	bl	8002158 <LL_RCC_MSI_IsReady>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d108      	bne.n	8002d7a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e051      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002d6c:	f7ff f8a6 	bl	8001ebc <LL_RCC_HSI_IsReady>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e04a      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fa39 	bl	80021f6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d84:	f7fe fc52 	bl	800162c <HAL_GetTick>
 8002d88:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d8a:	e00a      	b.n	8002da2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d8c:	f7fe fc4e 	bl	800162c <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e036      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002da2:	f7ff fa3c 	bl	800221e <LL_RCC_GetSysClkSource>
 8002da6:	4602      	mov	r2, r0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d1ec      	bne.n	8002d8c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002db2:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d21b      	bcs.n	8002df8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc0:	4b15      	ldr	r3, [pc, #84]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f023 0207 	bic.w	r2, r3, #7
 8002dc8:	4913      	ldr	r1, [pc, #76]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dd0:	f7fe fc2c 	bl	800162c <HAL_GetTick>
 8002dd4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002dd8:	f7fe fc28 	bl	800162c <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e012      	b.n	8002e10 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dea:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <HAL_RCC_ClockConfig+0x278>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d1ef      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002df8:	f000 f87e 	bl	8002ef8 <HAL_RCC_GetHCLKFreq>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	4a07      	ldr	r2, [pc, #28]	@ (8002e1c <HAL_RCC_ClockConfig+0x27c>)
 8002e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002e02:	f7fe fc1f 	bl	8001644 <HAL_GetTickPrio>
 8002e06:	4603      	mov	r3, r0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fe fbc1 	bl	8001590 <HAL_InitTick>
 8002e0e:	4603      	mov	r3, r0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	58004000 	.word	0x58004000
 8002e1c:	20000008 	.word	0x20000008

08002e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e20:	b590      	push	{r4, r7, lr}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e26:	f7ff f9fa 	bl	800221e <LL_RCC_GetSysClkSource>
 8002e2a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10a      	bne.n	8002e48 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002e32:	f7ff f9b6 	bl	80021a2 <LL_RCC_MSI_GetRange>
 8002e36:	4603      	mov	r3, r0
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	4a2b      	ldr	r2, [pc, #172]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8002e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	e04b      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d102      	bne.n	8002e54 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e4e:	4b28      	ldr	r3, [pc, #160]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	e045      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b08      	cmp	r3, #8
 8002e58:	d10a      	bne.n	8002e70 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e5a:	f7fe ffcf 	bl	8001dfc <LL_RCC_HSE_IsEnabledDiv2>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d102      	bne.n	8002e6a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002e64:	4b22      	ldr	r3, [pc, #136]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	e03a      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002e6a:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	e037      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002e70:	f7ff fab9 	bl	80023e6 <LL_RCC_PLL_GetMainSource>
 8002e74:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d003      	beq.n	8002e84 <HAL_RCC_GetSysClockFreq+0x64>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d003      	beq.n	8002e8a <HAL_RCC_GetSysClockFreq+0x6a>
 8002e82:	e00d      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002e84:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e86:	60bb      	str	r3, [r7, #8]
        break;
 8002e88:	e015      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e8a:	f7fe ffb7 	bl	8001dfc <LL_RCC_HSE_IsEnabledDiv2>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d102      	bne.n	8002e9a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002e94:	4b16      	ldr	r3, [pc, #88]	@ (8002ef0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e96:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002e98:	e00d      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002e9a:	4b16      	ldr	r3, [pc, #88]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002e9c:	60bb      	str	r3, [r7, #8]
        break;
 8002e9e:	e00a      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002ea0:	f7ff f97f 	bl	80021a2 <LL_RCC_MSI_GetRange>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	f003 030f 	and.w	r3, r3, #15
 8002eac:	4a0f      	ldr	r2, [pc, #60]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8002eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb2:	60bb      	str	r3, [r7, #8]
        break;
 8002eb4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002eb6:	f7ff fa71 	bl	800239c <LL_RCC_PLL_GetN>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	fb03 f402 	mul.w	r4, r3, r2
 8002ec2:	f7ff fa84 	bl	80023ce <LL_RCC_PLL_GetDivider>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	091b      	lsrs	r3, r3, #4
 8002eca:	3301      	adds	r3, #1
 8002ecc:	fbb4 f4f3 	udiv	r4, r4, r3
 8002ed0:	f7ff fa71 	bl	80023b6 <LL_RCC_PLL_GetR>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	0f5b      	lsrs	r3, r3, #29
 8002ed8:	3301      	adds	r3, #1
 8002eda:	fbb4 f3f3 	udiv	r3, r4, r3
 8002ede:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd90      	pop	{r4, r7, pc}
 8002eea:	bf00      	nop
 8002eec:	08007a4c 	.word	0x08007a4c
 8002ef0:	00f42400 	.word	0x00f42400
 8002ef4:	01e84800 	.word	0x01e84800

08002ef8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ef8:	b598      	push	{r3, r4, r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002efc:	f7ff ff90 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8002f00:	4604      	mov	r4, r0
 8002f02:	f7ff fa01 	bl	8002308 <LL_RCC_GetAHBPrescaler>
 8002f06:	4603      	mov	r3, r0
 8002f08:	091b      	lsrs	r3, r3, #4
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	4a03      	ldr	r2, [pc, #12]	@ (8002f1c <HAL_RCC_GetHCLKFreq+0x24>)
 8002f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f14:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd98      	pop	{r3, r4, r7, pc}
 8002f1c:	08007a0c 	.word	0x08007a0c

08002f20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002f20:	b590      	push	{r4, r7, lr}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2bb0      	cmp	r3, #176	@ 0xb0
 8002f2c:	d903      	bls.n	8002f36 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	e007      	b.n	8002f46 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	4a11      	ldr	r2, [pc, #68]	@ (8002f84 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f44:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002f46:	f7ff f9eb 	bl	8002320 <LL_RCC_GetAHB4Prescaler>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	091b      	lsrs	r3, r3, #4
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	4a0d      	ldr	r2, [pc, #52]	@ (8002f88 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	4a0a      	ldr	r2, [pc, #40]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	0c9c      	lsrs	r4, r3, #18
 8002f6a:	f7fe ff39 	bl	8001de0 <HAL_PWREx_GetVoltageRange>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4619      	mov	r1, r3
 8002f72:	4620      	mov	r0, r4
 8002f74:	f000 f80c 	bl	8002f90 <RCC_SetFlashLatency>
 8002f78:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd90      	pop	{r4, r7, pc}
 8002f82:	bf00      	nop
 8002f84:	08007a4c 	.word	0x08007a4c
 8002f88:	08007a0c 	.word	0x08007a0c
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b093      	sub	sp, #76	@ 0x4c
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002f9a:	4b37      	ldr	r3, [pc, #220]	@ (8003078 <RCC_SetFlashLatency+0xe8>)
 8002f9c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002fa0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fa2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002fa6:	4a35      	ldr	r2, [pc, #212]	@ (800307c <RCC_SetFlashLatency+0xec>)
 8002fa8:	f107 031c 	add.w	r3, r7, #28
 8002fac:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002fb2:	4b33      	ldr	r3, [pc, #204]	@ (8003080 <RCC_SetFlashLatency+0xf0>)
 8002fb4:	f107 040c 	add.w	r4, r7, #12
 8002fb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fc8:	d11a      	bne.n	8003000 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002fca:	2300      	movs	r3, #0
 8002fcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fce:	e013      	b.n	8002ff8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	3348      	adds	r3, #72	@ 0x48
 8002fd6:	443b      	add	r3, r7
 8002fd8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d807      	bhi.n	8002ff2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	3348      	adds	r3, #72	@ 0x48
 8002fe8:	443b      	add	r3, r7
 8002fea:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002fee:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002ff0:	e020      	b.n	8003034 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ff8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	d9e8      	bls.n	8002fd0 <RCC_SetFlashLatency+0x40>
 8002ffe:	e019      	b.n	8003034 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003000:	2300      	movs	r3, #0
 8003002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003004:	e013      	b.n	800302e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	3348      	adds	r3, #72	@ 0x48
 800300c:	443b      	add	r3, r7
 800300e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	429a      	cmp	r2, r3
 8003016:	d807      	bhi.n	8003028 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	3348      	adds	r3, #72	@ 0x48
 800301e:	443b      	add	r3, r7
 8003020:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003024:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8003026:	e005      	b.n	8003034 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800302a:	3301      	adds	r3, #1
 800302c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800302e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003030:	2b02      	cmp	r3, #2
 8003032:	d9e8      	bls.n	8003006 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003034:	4b13      	ldr	r3, [pc, #76]	@ (8003084 <RCC_SetFlashLatency+0xf4>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 0207 	bic.w	r2, r3, #7
 800303c:	4911      	ldr	r1, [pc, #68]	@ (8003084 <RCC_SetFlashLatency+0xf4>)
 800303e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003040:	4313      	orrs	r3, r2
 8003042:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003044:	f7fe faf2 	bl	800162c <HAL_GetTick>
 8003048:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800304a:	e008      	b.n	800305e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800304c:	f7fe faee 	bl	800162c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e007      	b.n	800306e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800305e:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <RCC_SetFlashLatency+0xf4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003068:	429a      	cmp	r2, r3
 800306a:	d1ef      	bne.n	800304c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	374c      	adds	r7, #76	@ 0x4c
 8003072:	46bd      	mov	sp, r7
 8003074:	bd90      	pop	{r4, r7, pc}
 8003076:	bf00      	nop
 8003078:	080078a4 	.word	0x080078a4
 800307c:	080078b4 	.word	0x080078b4
 8003080:	080078c0 	.word	0x080078c0
 8003084:	58004000 	.word	0x58004000

08003088 <LL_RCC_LSE_IsEnabled>:
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800308c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <LL_RCC_LSE_IsEnabled+0x18>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <LL_RCC_LSE_IsEnabled+0x1a>
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <LL_RCC_LSE_IsReady>:
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80030b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d101      	bne.n	80030c4 <LL_RCC_LSE_IsReady+0x18>
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <LL_RCC_LSE_IsReady+0x1a>
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <LL_RCC_SetRFWKPClockSource>:
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80030d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <LL_RCC_SetSMPSClockSource>:
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	f023 0203 	bic.w	r2, r3, #3
 800310e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4313      	orrs	r3, r2
 8003116:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <LL_RCC_SetSMPSPrescaler>:
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003136:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4313      	orrs	r3, r2
 800313e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <LL_RCC_SetUSARTClockSource>:
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003154:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315c:	f023 0203 	bic.w	r2, r3, #3
 8003160:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4313      	orrs	r3, r2
 8003168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_RCC_SetLPUARTClockSource>:
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003180:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003188:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800318c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <LL_RCC_SetI2CClockSource>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80031ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80031bc:	43db      	mvns	r3, r3
 80031be:	401a      	ands	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80031c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <LL_RCC_SetLPTIMClockSource>:
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80031e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	041b      	lsls	r3, r3, #16
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	041b      	lsls	r3, r3, #16
 80031fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr

08003212 <LL_RCC_SetSAIClockSource>:
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800321a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800321e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003222:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003226:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4313      	orrs	r3, r2
 800322e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <LL_RCC_SetRNGClockSource>:
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003252:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <LL_RCC_SetCLK48ClockSource>:
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800327e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4313      	orrs	r3, r2
 8003286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <LL_RCC_SetUSBClockSource>:
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b082      	sub	sp, #8
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7ff ffe3 	bl	800326a <LL_RCC_SetCLK48ClockSource>
}
 80032a4:	bf00      	nop
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <LL_RCC_SetADCClockSource>:
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80032b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032bc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <LL_RCC_SetRTCClockSource>:
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80032e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_RCC_GetRTCClockSource>:
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800330c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003310:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003314:	4618      	mov	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_RCC_ForceBackupDomainReset>:
{
 800331e:	b480      	push	{r7}
 8003320:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800332e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003332:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003336:	bf00      	nop
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800334c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003358:	bf00      	nop
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_RCC_PLLSAI1_Enable>:
{
 8003362:	b480      	push	{r7}
 8003364:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003366:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003370:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003374:	6013      	str	r3, [r2, #0]
}
 8003376:	bf00      	nop
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <LL_RCC_PLLSAI1_Disable>:
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800338e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003392:	6013      	str	r3, [r2, #0]
}
 8003394:	bf00      	nop
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <LL_RCC_PLLSAI1_IsReady>:
{
 800339e:	b480      	push	{r7}
 80033a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80033a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033b0:	d101      	bne.n	80033b6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b088      	sub	sp, #32
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80033ca:	2300      	movs	r3, #0
 80033cc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80033ce:	2300      	movs	r3, #0
 80033d0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d034      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033e6:	d021      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80033e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033ec:	d81b      	bhi.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033f2:	d01d      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80033f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033f8:	d815      	bhi.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80033fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003402:	d110      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800340e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003412:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003414:	e00d      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3304      	adds	r3, #4
 800341a:	4618      	mov	r0, r3
 800341c:	f000 f947 	bl	80036ae <RCCEx_PLLSAI1_ConfigNP>
 8003420:	4603      	mov	r3, r0
 8003422:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003424:	e005      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	77fb      	strb	r3, [r7, #31]
        break;
 800342a:	e002      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800342c:	bf00      	nop
 800342e:	e000      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003430:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003432:	7ffb      	ldrb	r3, [r7, #31]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d105      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff fee8 	bl	8003212 <LL_RCC_SetSAIClockSource>
 8003442:	e001      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003444:	7ffb      	ldrb	r3, [r7, #31]
 8003446:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003450:	2b00      	cmp	r3, #0
 8003452:	d046      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003454:	f7ff ff56 	bl	8003304 <LL_RCC_GetRTCClockSource>
 8003458:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	429a      	cmp	r2, r3
 8003462:	d03c      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003464:	f7fe fcac 	bl	8001dc0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d105      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff ff30 	bl	80032d8 <LL_RCC_SetRTCClockSource>
 8003478:	e02e      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800347a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003482:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003484:	f7ff ff4b 	bl	800331e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003488:	f7ff ff5a 	bl	8003340 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	4313      	orrs	r3, r2
 8003498:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800349a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80034a4:	f7ff fdf0 	bl	8003088 <LL_RCC_LSE_IsEnabled>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d114      	bne.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034ae:	f7fe f8bd 	bl	800162c <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80034b4:	e00b      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fe f8b9 	bl	800162c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d902      	bls.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	77fb      	strb	r3, [r7, #31]
              break;
 80034cc:	e004      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80034ce:	f7ff fded 	bl	80030ac <LL_RCC_LSE_IsReady>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d1ee      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80034d8:	7ffb      	ldrb	r3, [r7, #31]
 80034da:	77bb      	strb	r3, [r7, #30]
 80034dc:	e001      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034de:	7ffb      	ldrb	r3, [r7, #31]
 80034e0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d004      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff fe2a 	bl	800314c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d004      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fe35 	bl	8003178 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	2b00      	cmp	r3, #0
 8003518:	d004      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	4618      	mov	r0, r3
 8003520:	f7ff fe5d 	bl	80031de <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b00      	cmp	r3, #0
 800352e:	d004      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fe52 	bl	80031de <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0304 	and.w	r3, r3, #4
 8003542:	2b00      	cmp	r3, #0
 8003544:	d004      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff fe2a 	bl	80031a4 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b00      	cmp	r3, #0
 800355a:	d004      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fe1f 	bl	80031a4 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356e:	2b00      	cmp	r3, #0
 8003570:	d022      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fe8d 	bl	8003296 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003580:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003584:	d107      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003586:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003590:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003594:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800359a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800359e:	d10b      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3304      	adds	r3, #4
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 f8dd 	bl	8003764 <RCCEx_PLLSAI1_ConfigNQ>
 80035aa:	4603      	mov	r3, r0
 80035ac:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80035ae:	7ffb      	ldrb	r3, [r7, #31]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80035b4:	7ffb      	ldrb	r3, [r7, #31]
 80035b6:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d02b      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035cc:	d008      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035d6:	d003      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d105      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff fe2a 	bl	800323e <LL_RCC_SetRNGClockSource>
 80035ea:	e00a      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	2000      	movs	r0, #0
 80035f8:	f7ff fe21 	bl	800323e <LL_RCC_SetRNGClockSource>
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f7ff fe34 	bl	800326a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003606:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800360a:	d107      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800360c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003616:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800361a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	2b00      	cmp	r3, #0
 8003626:	d022      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fe3d 	bl	80032ac <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800363a:	d107      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800363c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800364a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003650:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003654:	d10b      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	3304      	adds	r3, #4
 800365a:	4618      	mov	r0, r3
 800365c:	f000 f8dd 	bl	800381a <RCCEx_PLLSAI1_ConfigNR>
 8003660:	4603      	mov	r3, r0
 8003662:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003664:	7ffb      	ldrb	r3, [r7, #31]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800366a:	7ffb      	ldrb	r3, [r7, #31]
 800366c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d004      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fd26 	bl	80030d0 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d009      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fd45 	bl	8003124 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fd2c 	bl	80030fc <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80036a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3720      	adds	r7, #32
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b084      	sub	sp, #16
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036b6:	2300      	movs	r3, #0
 80036b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80036ba:	f7ff fe61 	bl	8003380 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036be:	f7fd ffb5 	bl	800162c <HAL_GetTick>
 80036c2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036c4:	e009      	b.n	80036da <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036c6:	f7fd ffb1 	bl	800162c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d902      	bls.n	80036da <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	73fb      	strb	r3, [r7, #15]
      break;
 80036d8:	e004      	b.n	80036e4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036da:	f7ff fe60 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f0      	bne.n	80036c6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d137      	bne.n	800375a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80036ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	021b      	lsls	r3, r3, #8
 80036fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036fe:	4313      	orrs	r3, r2
 8003700:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003714:	4313      	orrs	r3, r2
 8003716:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003718:	f7ff fe23 	bl	8003362 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800371c:	f7fd ff86 	bl	800162c <HAL_GetTick>
 8003720:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003722:	e009      	b.n	8003738 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003724:	f7fd ff82 	bl	800162c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d902      	bls.n	8003738 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	73fb      	strb	r3, [r7, #15]
        break;
 8003736:	e004      	b.n	8003742 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003738:	f7ff fe31 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 800373c:	4603      	mov	r3, r0
 800373e:	2b01      	cmp	r3, #1
 8003740:	d1f0      	bne.n	8003724 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d108      	bne.n	800375a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003756:	4313      	orrs	r3, r2
 8003758:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800375a:	7bfb      	ldrb	r3, [r7, #15]
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003770:	f7ff fe06 	bl	8003380 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003774:	f7fd ff5a 	bl	800162c <HAL_GetTick>
 8003778:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800377a:	e009      	b.n	8003790 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800377c:	f7fd ff56 	bl	800162c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d902      	bls.n	8003790 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	73fb      	strb	r3, [r7, #15]
      break;
 800378e:	e004      	b.n	800379a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003790:	f7ff fe05 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d137      	bne.n	8003810 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80037a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	021b      	lsls	r3, r3, #8
 80037b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037b4:	4313      	orrs	r3, r2
 80037b6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80037b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037ca:	4313      	orrs	r3, r2
 80037cc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80037ce:	f7ff fdc8 	bl	8003362 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d2:	f7fd ff2b 	bl	800162c <HAL_GetTick>
 80037d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037d8:	e009      	b.n	80037ee <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037da:	f7fd ff27 	bl	800162c <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d902      	bls.n	80037ee <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	73fb      	strb	r3, [r7, #15]
        break;
 80037ec:	e004      	b.n	80037f8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037ee:	f7ff fdd6 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d1f0      	bne.n	80037da <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d108      	bne.n	8003810 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80037fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800380c:	4313      	orrs	r3, r2
 800380e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003810:	7bfb      	ldrb	r3, [r7, #15]
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b084      	sub	sp, #16
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003826:	f7ff fdab 	bl	8003380 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800382a:	f7fd feff 	bl	800162c <HAL_GetTick>
 800382e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003830:	e009      	b.n	8003846 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003832:	f7fd fefb 	bl	800162c <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d902      	bls.n	8003846 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	73fb      	strb	r3, [r7, #15]
      break;
 8003844:	e004      	b.n	8003850 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003846:	f7ff fdaa 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1f0      	bne.n	8003832 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d137      	bne.n	80038c6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	021b      	lsls	r3, r3, #8
 8003866:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800386a:	4313      	orrs	r3, r2
 800386c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800386e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003880:	4313      	orrs	r3, r2
 8003882:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003884:	f7ff fd6d 	bl	8003362 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003888:	f7fd fed0 	bl	800162c <HAL_GetTick>
 800388c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800388e:	e009      	b.n	80038a4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003890:	f7fd fecc 	bl	800162c <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d902      	bls.n	80038a4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	73fb      	strb	r3, [r7, #15]
        break;
 80038a2:	e004      	b.n	80038ae <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80038a4:	f7ff fd7b 	bl	800339e <LL_RCC_PLLSAI1_IsReady>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d1f0      	bne.n	8003890 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d108      	bne.n	80038c6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80038b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038b8:	691a      	ldr	r2, [r3, #16]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038c2:	4313      	orrs	r3, r2
 80038c4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80038c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e07a      	b.n	80039d8 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d106      	bne.n	80038fc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7fd fbe0 	bl	80010bc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	2b10      	cmp	r3, #16
 8003910:	d058      	beq.n	80039c4 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	22ca      	movs	r2, #202	@ 0xca
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2253      	movs	r2, #83	@ 0x53
 8003920:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f882 	bl	8003a2c <RTC_EnterInitMode>
 8003928:	4603      	mov	r3, r0
 800392a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800392c:	7bfb      	ldrb	r3, [r7, #15]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d12c      	bne.n	800398c <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003944:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6899      	ldr	r1, [r3, #8]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	430a      	orrs	r2, r1
 8003962:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	68d2      	ldr	r2, [r2, #12]
 800396c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6919      	ldr	r1, [r3, #16]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	041a      	lsls	r2, r3, #16
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f88a 	bl	8003a9c <RTC_ExitInitMode>
 8003988:	4603      	mov	r3, r0
 800398a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800398c:	7bfb      	ldrb	r3, [r7, #15]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d113      	bne.n	80039ba <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0203 	bic.w	r2, r2, #3
 80039a0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69da      	ldr	r2, [r3, #28]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	22ff      	movs	r2, #255	@ 0xff
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80039c2:	e001      	b.n	80039c8 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d103      	bne.n	80039d6 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a28 <HAL_RTC_WaitForSynchro+0x48>)
 80039f2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039f4:	f7fd fe1a 	bl	800162c <HAL_GetTick>
 80039f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80039fa:	e009      	b.n	8003a10 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039fc:	f7fd fe16 	bl	800162c <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a0a:	d901      	bls.n	8003a10 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e007      	b.n	8003a20 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ee      	beq.n	80039fc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	0001ff5f 	.word	0x0001ff5f

08003a2c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d123      	bne.n	8003a92 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a58:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a5a:	f7fd fde7 	bl	800162c <HAL_GetTick>
 8003a5e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a60:	e00d      	b.n	8003a7e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a62:	f7fd fde3 	bl	800162c <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a70:	d905      	bls.n	8003a7e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2204      	movs	r2, #4
 8003a76:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d102      	bne.n	8003a92 <RTC_EnterInitMode+0x66>
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d1e7      	bne.n	8003a62 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ab6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 0320 	and.w	r3, r3, #32
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10b      	bne.n	8003ade <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ff8a 	bl	80039e0 <HAL_RTC_WaitForSynchro>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d101      	bne.n	8003b06 <HAL_RTCEx_SetWakeUpTimer+0x1e>
 8003b02:	2302      	movs	r3, #2
 8003b04:	e092      	b.n	8003c2c <HAL_RTCEx_SetWakeUpTimer+0x144>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2202      	movs	r2, #2
 8003b12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	22ca      	movs	r2, #202	@ 0xca
 8003b1c:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2253      	movs	r2, #83	@ 0x53
 8003b24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d020      	beq.n	8003b76 <HAL_RTCEx_SetWakeUpTimer+0x8e>
  {
    tickstart = HAL_GetTick();
 8003b34:	f7fd fd7a 	bl	800162c <HAL_GetTick>
 8003b38:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003b3a:	e015      	b.n	8003b68 <HAL_RTCEx_SetWakeUpTimer+0x80>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b3c:	f7fd fd76 	bl	800162c <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b4a:	d90d      	bls.n	8003b68 <HAL_RTCEx_SetWakeUpTimer+0x80>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	22ff      	movs	r2, #255	@ 0xff
 8003b52:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2203      	movs	r2, #3
 8003b58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e061      	b.n	8003c2c <HAL_RTCEx_SetWakeUpTimer+0x144>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1e2      	bne.n	8003b3c <HAL_RTCEx_SetWakeUpTimer+0x54>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b84:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8003b96:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b98:	f7fd fd48 	bl	800162c <HAL_GetTick>
 8003b9c:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003b9e:	e015      	b.n	8003bcc <HAL_RTCEx_SetWakeUpTimer+0xe4>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ba0:	f7fd fd44 	bl	800162c <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bae:	d90d      	bls.n	8003bcc <HAL_RTCEx_SetWakeUpTimer+0xe4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	22ff      	movs	r2, #255	@ 0xff
 8003bb6:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2203      	movs	r2, #3
 8003bbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e02f      	b.n	8003c2c <HAL_RTCEx_SetWakeUpTimer+0x144>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0e2      	beq.n	8003ba0 <HAL_RTCEx_SetWakeUpTimer+0xb8>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0207 	bic.w	r2, r2, #7
 8003be8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6899      	ldr	r1, [r3, #8]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c10:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	22ff      	movs	r2, #255	@ 0xff
 8003c18:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3718      	adds	r7, #24
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e049      	b.n	8003cda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fd fa5a 	bl	8001114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4610      	mov	r0, r2
 8003c74:	f000 f8a4 	bl	8003dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
	...

08003ce4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d001      	beq.n	8003cfc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e02e      	b.n	8003d5a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a17      	ldr	r2, [pc, #92]	@ (8003d68 <HAL_TIM_Base_Start+0x84>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d004      	beq.n	8003d18 <HAL_TIM_Base_Start+0x34>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d16:	d115      	bne.n	8003d44 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	4b13      	ldr	r3, [pc, #76]	@ (8003d6c <HAL_TIM_Base_Start+0x88>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2b06      	cmp	r3, #6
 8003d28:	d015      	beq.n	8003d56 <HAL_TIM_Base_Start+0x72>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d30:	d011      	beq.n	8003d56 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0201 	orr.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d42:	e008      	b.n	8003d56 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0201 	orr.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	e000      	b.n	8003d58 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3714      	adds	r7, #20
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	40012c00 	.word	0x40012c00
 8003d6c:	00010007 	.word	0x00010007

08003d70 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8003d82:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10f      	bne.n	8003daa <HAL_TIM_Base_Stop+0x3a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6a1a      	ldr	r2, [r3, #32]
 8003d90:	f240 4344 	movw	r3, #1092	@ 0x444
 8003d94:	4013      	ands	r3, r2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d107      	bne.n	8003daa <HAL_TIM_Base_Stop+0x3a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0x20>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dde:	d108      	bne.n	8003df2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a24      	ldr	r2, [pc, #144]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d00b      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e00:	d007      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a21      	ldr	r2, [pc, #132]	@ (8003e8c <TIM_Base_SetConfig+0xcc>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d003      	beq.n	8003e12 <TIM_Base_SetConfig+0x52>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a20      	ldr	r2, [pc, #128]	@ (8003e90 <TIM_Base_SetConfig+0xd0>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d108      	bne.n	8003e24 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a10      	ldr	r2, [pc, #64]	@ (8003e88 <TIM_Base_SetConfig+0xc8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d007      	beq.n	8003e5a <TIM_Base_SetConfig+0x9a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8003e8c <TIM_Base_SetConfig+0xcc>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d003      	beq.n	8003e5a <TIM_Base_SetConfig+0x9a>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a0e      	ldr	r2, [pc, #56]	@ (8003e90 <TIM_Base_SetConfig+0xd0>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d103      	bne.n	8003e62 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	691a      	ldr	r2, [r3, #16]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f043 0204 	orr.w	r2, r3, #4
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	601a      	str	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40014400 	.word	0x40014400
 8003e90:	40014800 	.word	0x40014800

08003e94 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8003e9e:	f107 0308 	add.w	r3, r7, #8
 8003ea2:	2218      	movs	r2, #24
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 f92d 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8003eac:	233f      	movs	r3, #63	@ 0x3f
 8003eae:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8003eb0:	2381      	movs	r3, #129	@ 0x81
 8003eb2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003eb4:	1dfb      	adds	r3, r7, #7
 8003eb6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8003ebc:	f107 0308 	add.w	r3, r7, #8
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f001 fba8 	bl	8005618 <hci_send_req>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	da01      	bge.n	8003ed2 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8003ece:	23ff      	movs	r3, #255	@ 0xff
 8003ed0:	e000      	b.n	8003ed4 <aci_gap_set_non_discoverable+0x40>
  return status;
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8003edc:	b5b0      	push	{r4, r5, r7, lr}
 8003ede:	b0ce      	sub	sp, #312	@ 0x138
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4605      	mov	r5, r0
 8003ee4:	460c      	mov	r4, r1
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003eee:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8003ef2:	462a      	mov	r2, r5
 8003ef4:	701a      	strb	r2, [r3, #0]
 8003ef6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003efa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003efe:	4622      	mov	r2, r4
 8003f00:	801a      	strh	r2, [r3, #0]
 8003f02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003f06:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	801a      	strh	r2, [r3, #0]
 8003f0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003f12:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8003f16:	460a      	mov	r2, r1
 8003f18:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8003f1a:	f107 0310 	add.w	r3, r7, #16
 8003f1e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8003f22:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8003f26:	3308      	adds	r3, #8
 8003f28:	f107 0210 	add.w	r2, r7, #16
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8003f32:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8003f36:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8003f3a:	4413      	add	r3, r2
 8003f3c:	3309      	adds	r3, #9
 8003f3e:	f107 0210 	add.w	r2, r7, #16
 8003f42:	4413      	add	r3, r2
 8003f44:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8003f48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003f4c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8003f50:	2200      	movs	r2, #0
 8003f52:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8003f5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f5e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8003f62:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8003f66:	7812      	ldrb	r2, [r2, #0]
 8003f68:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8003f6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003f6e:	3301      	adds	r3, #1
 8003f70:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8003f74:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f78:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8003f7c:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8003f80:	8812      	ldrh	r2, [r2, #0]
 8003f82:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8003f86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003f8a:	3302      	adds	r3, #2
 8003f8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8003f90:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003f94:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8003f98:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8003f9c:	8812      	ldrh	r2, [r2, #0]
 8003f9e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8003fa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8003fac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fb0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8003fb4:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8003fb8:	7812      	ldrb	r2, [r2, #0]
 8003fba:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8003fbc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8003fc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fca:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8003fce:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8003fd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8003fda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fde:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8003fe2:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8003fe4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003fe8:	3301      	adds	r3, #1
 8003fea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8003fee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003ff2:	3308      	adds	r3, #8
 8003ff4:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8003ff8:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f001 f872 	bl	80050e6 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8004002:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8004006:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800400a:	4413      	add	r3, r2
 800400c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8004010:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004014:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004018:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800401a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800401e:	3301      	adds	r3, #1
 8004020:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8004024:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004028:	3301      	adds	r3, #1
 800402a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800402e:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8004032:	4618      	mov	r0, r3
 8004034:	f001 f857 	bl	80050e6 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8004038:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800403c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004040:	4413      	add	r3, r2
 8004042:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8004046:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800404a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800404e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004050:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004054:	3302      	adds	r3, #2
 8004056:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800405a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800405e:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8004062:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8004064:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004068:	3302      	adds	r3, #2
 800406a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800406e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004072:	2218      	movs	r2, #24
 8004074:	2100      	movs	r1, #0
 8004076:	4618      	mov	r0, r3
 8004078:	f001 f845 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 800407c:	233f      	movs	r3, #63	@ 0x3f
 800407e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8004082:	2383      	movs	r3, #131	@ 0x83
 8004084:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004088:	f107 0310 	add.w	r3, r7, #16
 800408c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004090:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004094:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004098:	f107 030f 	add.w	r3, r7, #15
 800409c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80040a0:	2301      	movs	r3, #1
 80040a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80040a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80040aa:	2100      	movs	r1, #0
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 fab3 	bl	8005618 <hci_send_req>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	da01      	bge.n	80040bc <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80040b8:	23ff      	movs	r3, #255	@ 0xff
 80040ba:	e004      	b.n	80040c6 <aci_gap_set_discoverable+0x1ea>
  return status;
 80040bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80040c0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80040c4:	781b      	ldrb	r3, [r3, #0]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bdb0      	pop	{r4, r5, r7, pc}

080040d0 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b0cc      	sub	sp, #304	@ 0x130
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4602      	mov	r2, r0
 80040d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80040dc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80040e0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 80040e2:	f107 0310 	add.w	r3, r7, #16
 80040e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80040ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80040ee:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 80040fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004100:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004104:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004108:	7812      	ldrb	r2, [r2, #0]
 800410a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800410c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004110:	3301      	adds	r3, #1
 8004112:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004116:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800411a:	2218      	movs	r2, #24
 800411c:	2100      	movs	r1, #0
 800411e:	4618      	mov	r0, r3
 8004120:	f000 fff1 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004124:	233f      	movs	r3, #63	@ 0x3f
 8004126:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800412a:	2385      	movs	r3, #133	@ 0x85
 800412c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004130:	f107 0310 	add.w	r3, r7, #16
 8004134:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004138:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800413c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004140:	f107 030f 	add.w	r3, r7, #15
 8004144:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004148:	2301      	movs	r3, #1
 800414a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800414e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004152:	2100      	movs	r1, #0
 8004154:	4618      	mov	r0, r3
 8004156:	f001 fa5f 	bl	8005618 <hci_send_req>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	da01      	bge.n	8004164 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8004160:	23ff      	movs	r3, #255	@ 0xff
 8004162:	e004      	b.n	800416e <aci_gap_set_io_capability+0x9e>
  return status;
 8004164:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004168:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800416c:	781b      	ldrb	r3, [r3, #0]
}
 800416e:	4618      	mov	r0, r3
 8004170:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8004178:	b5b0      	push	{r4, r5, r7, lr}
 800417a:	b0cc      	sub	sp, #304	@ 0x130
 800417c:	af00      	add	r7, sp, #0
 800417e:	4605      	mov	r5, r0
 8004180:	460c      	mov	r4, r1
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800418a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800418e:	462a      	mov	r2, r5
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004196:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800419a:	4622      	mov	r2, r4
 800419c:	701a      	strb	r2, [r3, #0]
 800419e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80041a2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80041a6:	4602      	mov	r2, r0
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80041ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80041b2:	460a      	mov	r2, r1
 80041b4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80041b6:	f107 0310 	add.w	r3, r7, #16
 80041ba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80041be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80041c2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80041ca:	2300      	movs	r3, #0
 80041cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80041d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80041d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80041d8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80041dc:	7812      	ldrb	r2, [r2, #0]
 80041de:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80041e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80041e4:	3301      	adds	r3, #1
 80041e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 80041ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80041ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80041f2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80041fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80041fe:	3301      	adds	r3, #1
 8004200:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8004204:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004208:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800420c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8004210:	7812      	ldrb	r2, [r2, #0]
 8004212:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004214:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004218:	3301      	adds	r3, #1
 800421a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800421e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004222:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004226:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800422a:	7812      	ldrb	r2, [r2, #0]
 800422c:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800422e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004232:	3301      	adds	r3, #1
 8004234:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8004238:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800423c:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8004240:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8004242:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004246:	3301      	adds	r3, #1
 8004248:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800424c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004250:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8004254:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004256:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800425a:	3301      	adds	r3, #1
 800425c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8004260:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004264:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8004268:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800426a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800426e:	3301      	adds	r3, #1
 8004270:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8004274:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004278:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800427c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8004280:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004284:	3304      	adds	r3, #4
 8004286:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800428a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800428e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8004292:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8004294:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004298:	3301      	adds	r3, #1
 800429a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800429e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042a2:	2218      	movs	r2, #24
 80042a4:	2100      	movs	r1, #0
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 ff2d 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 80042ac:	233f      	movs	r3, #63	@ 0x3f
 80042ae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80042b2:	2386      	movs	r3, #134	@ 0x86
 80042b4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80042b8:	f107 0310 	add.w	r3, r7, #16
 80042bc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80042c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80042c4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80042c8:	f107 030f 	add.w	r3, r7, #15
 80042cc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80042d0:	2301      	movs	r3, #1
 80042d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80042d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042da:	2100      	movs	r1, #0
 80042dc:	4618      	mov	r0, r3
 80042de:	f001 f99b 	bl	8005618 <hci_send_req>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	da01      	bge.n	80042ec <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 80042e8:	23ff      	movs	r3, #255	@ 0xff
 80042ea:	e004      	b.n	80042f6 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 80042ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80042f0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80042f4:	781b      	ldrb	r3, [r3, #0]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bdb0      	pop	{r4, r5, r7, pc}

08004300 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b0cc      	sub	sp, #304	@ 0x130
 8004304:	af00      	add	r7, sp, #0
 8004306:	4602      	mov	r2, r0
 8004308:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800430c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004310:	6019      	str	r1, [r3, #0]
 8004312:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004316:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800431a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800431c:	f107 0310 	add.w	r3, r7, #16
 8004320:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004324:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004328:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800432c:	2200      	movs	r2, #0
 800432e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004330:	2300      	movs	r3, #0
 8004332:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004336:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800433a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800433e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004342:	8812      	ldrh	r2, [r2, #0]
 8004344:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004346:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800434a:	3302      	adds	r3, #2
 800434c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8004350:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004354:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004358:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800435c:	6812      	ldr	r2, [r2, #0]
 800435e:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8004362:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004366:	3304      	adds	r3, #4
 8004368:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800436c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004370:	2218      	movs	r2, #24
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fec6 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 800437a:	233f      	movs	r3, #63	@ 0x3f
 800437c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8004380:	2388      	movs	r3, #136	@ 0x88
 8004382:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004386:	f107 0310 	add.w	r3, r7, #16
 800438a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800438e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004392:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004396:	f107 030f 	add.w	r3, r7, #15
 800439a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800439e:	2301      	movs	r3, #1
 80043a0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80043a4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043a8:	2100      	movs	r1, #0
 80043aa:	4618      	mov	r0, r3
 80043ac:	f001 f934 	bl	8005618 <hci_send_req>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	da01      	bge.n	80043ba <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80043b6:	23ff      	movs	r3, #255	@ 0xff
 80043b8:	e004      	b.n	80043c4 <aci_gap_pass_key_resp+0xc4>
  return status;
 80043ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80043be:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80043c2:	781b      	ldrb	r3, [r3, #0]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80043ce:	b590      	push	{r4, r7, lr}
 80043d0:	b0cd      	sub	sp, #308	@ 0x134
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	4604      	mov	r4, r0
 80043d6:	4608      	mov	r0, r1
 80043d8:	4611      	mov	r1, r2
 80043da:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80043de:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80043e8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80043ec:	4622      	mov	r2, r4
 80043ee:	701a      	strb	r2, [r3, #0]
 80043f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80043f4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80043f8:	4602      	mov	r2, r0
 80043fa:	701a      	strb	r2, [r3, #0]
 80043fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004400:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8004404:	460a      	mov	r2, r1
 8004406:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8004408:	f107 0310 	add.w	r3, r7, #16
 800440c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004410:	f107 0308 	add.w	r3, r7, #8
 8004414:	2207      	movs	r2, #7
 8004416:	2100      	movs	r1, #0
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fe74 	bl	8005106 <Osal_MemSet>
  int index_input = 0;
 800441e:	2300      	movs	r3, #0
 8004420:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8004424:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004428:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800442c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004430:	7812      	ldrb	r2, [r2, #0]
 8004432:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004434:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004438:	3301      	adds	r3, #1
 800443a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800443e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004442:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004446:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800444a:	7812      	ldrb	r2, [r2, #0]
 800444c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800444e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004452:	3301      	adds	r3, #1
 8004454:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8004458:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800445c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004460:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8004464:	7812      	ldrb	r2, [r2, #0]
 8004466:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004468:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800446c:	3301      	adds	r3, #1
 800446e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004472:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004476:	2218      	movs	r2, #24
 8004478:	2100      	movs	r1, #0
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fe43 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004480:	233f      	movs	r3, #63	@ 0x3f
 8004482:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8004486:	238a      	movs	r3, #138	@ 0x8a
 8004488:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800448c:	f107 0310 	add.w	r3, r7, #16
 8004490:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004494:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004498:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800449c:	f107 0308 	add.w	r3, r7, #8
 80044a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80044a4:	2307      	movs	r3, #7
 80044a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80044aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f001 f8b1 	bl	8005618 <hci_send_req>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	da01      	bge.n	80044c0 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80044bc:	23ff      	movs	r3, #255	@ 0xff
 80044be:	e02e      	b.n	800451e <aci_gap_init+0x150>
  if ( resp.Status )
 80044c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044c4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d005      	beq.n	80044da <aci_gap_init+0x10c>
    return resp.Status;
 80044ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	e021      	b.n	800451e <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80044da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80044e2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044ec:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 80044f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044f8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80044fc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8004500:	b29a      	uxth	r2, r3
 8004502:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004506:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8004508:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800450c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004510:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8004514:	b29a      	uxth	r2, r3
 8004516:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800451a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8004524:	46bd      	mov	sp, r7
 8004526:	bd90      	pop	{r4, r7, pc}

08004528 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b0cc      	sub	sp, #304	@ 0x130
 800452c:	af00      	add	r7, sp, #0
 800452e:	4602      	mov	r2, r0
 8004530:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004534:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004538:	6019      	str	r1, [r3, #0]
 800453a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800453e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004542:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800454c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004550:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004554:	2200      	movs	r2, #0
 8004556:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004558:	2300      	movs	r3, #0
 800455a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800455e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004562:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004566:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800456a:	7812      	ldrb	r2, [r2, #0]
 800456c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800456e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004572:	3301      	adds	r3, #1
 8004574:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8004578:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800457c:	1c58      	adds	r0, r3, #1
 800457e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004582:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004586:	781a      	ldrb	r2, [r3, #0]
 8004588:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800458c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	f000 fda8 	bl	80050e6 <Osal_MemCpy>
  index_input += AdvDataLen;
 8004596:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800459a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80045a4:	4413      	add	r3, r2
 80045a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80045aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80045ae:	2218      	movs	r2, #24
 80045b0:	2100      	movs	r1, #0
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 fda7 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 80045b8:	233f      	movs	r3, #63	@ 0x3f
 80045ba:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 80045be:	238e      	movs	r3, #142	@ 0x8e
 80045c0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80045c4:	f107 0310 	add.w	r3, r7, #16
 80045c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80045cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80045d4:	f107 030f 	add.w	r3, r7, #15
 80045d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80045dc:	2301      	movs	r3, #1
 80045de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80045e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80045e6:	2100      	movs	r1, #0
 80045e8:	4618      	mov	r0, r3
 80045ea:	f001 f815 	bl	8005618 <hci_send_req>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	da01      	bge.n	80045f8 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 80045f4:	23ff      	movs	r3, #255	@ 0xff
 80045f6:	e004      	b.n	8004602 <aci_gap_update_adv_data+0xda>
  return status;
 80045f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80045fc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004600:	781b      	ldrb	r3, [r3, #0]
}
 8004602:	4618      	mov	r0, r3
 8004604:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004616:	f107 0308 	add.w	r3, r7, #8
 800461a:	2218      	movs	r2, #24
 800461c:	2100      	movs	r1, #0
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fd71 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004624:	233f      	movs	r3, #63	@ 0x3f
 8004626:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8004628:	2392      	movs	r3, #146	@ 0x92
 800462a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800462c:	1dfb      	adds	r3, r7, #7
 800462e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004630:	2301      	movs	r3, #1
 8004632:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004634:	f107 0308 	add.w	r3, r7, #8
 8004638:	2100      	movs	r1, #0
 800463a:	4618      	mov	r0, r3
 800463c:	f000 ffec 	bl	8005618 <hci_send_req>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	da01      	bge.n	800464a <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8004646:	23ff      	movs	r3, #255	@ 0xff
 8004648:	e000      	b.n	800464c <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800464a:	79fb      	ldrb	r3, [r7, #7]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3720      	adds	r7, #32
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b0cc      	sub	sp, #304	@ 0x130
 8004658:	af00      	add	r7, sp, #0
 800465a:	4602      	mov	r2, r0
 800465c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004660:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004664:	801a      	strh	r2, [r3, #0]
 8004666:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800466a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800466e:	460a      	mov	r2, r1
 8004670:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8004672:	f107 0310 	add.w	r3, r7, #16
 8004676:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800467a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800467e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004682:	2200      	movs	r2, #0
 8004684:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004686:	2300      	movs	r3, #0
 8004688:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800468c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004690:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004694:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004698:	8812      	ldrh	r2, [r2, #0]
 800469a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800469c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046a0:	3302      	adds	r3, #2
 80046a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80046a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80046aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80046ae:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80046b2:	7812      	ldrb	r2, [r2, #0]
 80046b4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80046b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046ba:	3301      	adds	r3, #1
 80046bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80046c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046c4:	2218      	movs	r2, #24
 80046c6:	2100      	movs	r1, #0
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 fd1c 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 80046ce:	233f      	movs	r3, #63	@ 0x3f
 80046d0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 80046d4:	23a5      	movs	r3, #165	@ 0xa5
 80046d6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80046da:	f107 0310 	add.w	r3, r7, #16
 80046de:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80046e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80046ea:	f107 030f 	add.w	r3, r7, #15
 80046ee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80046f2:	2301      	movs	r3, #1
 80046f4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80046f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046fc:	2100      	movs	r1, #0
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 ff8a 	bl	8005618 <hci_send_req>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	da01      	bge.n	800470e <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800470a:	23ff      	movs	r3, #255	@ 0xff
 800470c:	e004      	b.n	8004718 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800470e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004712:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004716:	781b      	ldrb	r3, [r3, #0]
}
 8004718:	4618      	mov	r0, r3
 800471a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b088      	sub	sp, #32
 8004726:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004728:	2300      	movs	r3, #0
 800472a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800472c:	f107 0308 	add.w	r3, r7, #8
 8004730:	2218      	movs	r2, #24
 8004732:	2100      	movs	r1, #0
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fce6 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 800473a:	233f      	movs	r3, #63	@ 0x3f
 800473c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800473e:	f240 1301 	movw	r3, #257	@ 0x101
 8004742:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004744:	1dfb      	adds	r3, r7, #7
 8004746:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004748:	2301      	movs	r3, #1
 800474a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800474c:	f107 0308 	add.w	r3, r7, #8
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f000 ff60 	bl	8005618 <hci_send_req>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	da01      	bge.n	8004762 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800475e:	23ff      	movs	r3, #255	@ 0xff
 8004760:	e000      	b.n	8004764 <aci_gatt_init+0x42>
  return status;
 8004762:	79fb      	ldrb	r3, [r7, #7]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3720      	adds	r7, #32
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800476c:	b590      	push	{r4, r7, lr}
 800476e:	b0cf      	sub	sp, #316	@ 0x13c
 8004770:	af00      	add	r7, sp, #0
 8004772:	4604      	mov	r4, r0
 8004774:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8004778:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800477c:	6001      	str	r1, [r0, #0]
 800477e:	4610      	mov	r0, r2
 8004780:	4619      	mov	r1, r3
 8004782:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004786:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800478a:	4622      	mov	r2, r4
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004792:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004796:	4602      	mov	r2, r0
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800479e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80047a2:	460a      	mov	r2, r1
 80047a4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80047a6:	f107 0310 	add.w	r3, r7, #16
 80047aa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80047ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80047b2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d00a      	beq.n	80047d2 <aci_gatt_add_service+0x66>
 80047bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80047c0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d101      	bne.n	80047ce <aci_gatt_add_service+0x62>
 80047ca:	2311      	movs	r3, #17
 80047cc:	e002      	b.n	80047d4 <aci_gatt_add_service+0x68>
 80047ce:	2301      	movs	r3, #1
 80047d0:	e000      	b.n	80047d4 <aci_gatt_add_service+0x68>
 80047d2:	2303      	movs	r3, #3
 80047d4:	f107 0210 	add.w	r2, r7, #16
 80047d8:	4413      	add	r3, r2
 80047da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80047de:	f107 030c 	add.w	r3, r7, #12
 80047e2:	2203      	movs	r2, #3
 80047e4:	2100      	movs	r1, #0
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 fc8d 	bl	8005106 <Osal_MemSet>
  int index_input = 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80047f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80047f6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80047fa:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80047fe:	7812      	ldrb	r2, [r2, #0]
 8004800:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004802:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004806:	3301      	adds	r3, #1
 8004808:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800480c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004810:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d002      	beq.n	8004820 <aci_gatt_add_service+0xb4>
 800481a:	2b02      	cmp	r3, #2
 800481c:	d004      	beq.n	8004828 <aci_gatt_add_service+0xbc>
 800481e:	e007      	b.n	8004830 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8004820:	2302      	movs	r3, #2
 8004822:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8004826:	e005      	b.n	8004834 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8004828:	2310      	movs	r3, #16
 800482a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800482e:	e001      	b.n	8004834 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8004830:	2397      	movs	r3, #151	@ 0x97
 8004832:	e06c      	b.n	800490e <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8004834:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004838:	1c58      	adds	r0, r3, #1
 800483a:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800483e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004842:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004846:	6819      	ldr	r1, [r3, #0]
 8004848:	f000 fc4d 	bl	80050e6 <Osal_MemCpy>
    index_input += size;
 800484c:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8004850:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004854:	4413      	add	r3, r2
 8004856:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800485a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800485e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004862:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004866:	7812      	ldrb	r2, [r2, #0]
 8004868:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800486a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800486e:	3301      	adds	r3, #1
 8004870:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8004874:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004878:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800487c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004880:	7812      	ldrb	r2, [r2, #0]
 8004882:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8004884:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004888:	3301      	adds	r3, #1
 800488a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800488e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004892:	2218      	movs	r2, #24
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fc35 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 800489c:	233f      	movs	r3, #63	@ 0x3f
 800489e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80048a2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80048a6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80048aa:	f107 0310 	add.w	r3, r7, #16
 80048ae:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80048b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80048b6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80048ba:	f107 030c 	add.w	r3, r7, #12
 80048be:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80048c2:	2303      	movs	r3, #3
 80048c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80048c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 fea2 	bl	8005618 <hci_send_req>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	da01      	bge.n	80048de <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80048da:	23ff      	movs	r3, #255	@ 0xff
 80048dc:	e017      	b.n	800490e <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80048de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <aci_gatt_add_service+0x18c>
    return resp.Status;
 80048ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	e00a      	b.n	800490e <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80048f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004900:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004904:	b29a      	uxth	r2, r3
 8004906:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800490a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8004914:	46bd      	mov	sp, r7
 8004916:	bd90      	pop	{r4, r7, pc}

08004918 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8004918:	b590      	push	{r4, r7, lr}
 800491a:	b0d1      	sub	sp, #324	@ 0x144
 800491c:	af00      	add	r7, sp, #0
 800491e:	4604      	mov	r4, r0
 8004920:	4608      	mov	r0, r1
 8004922:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8004926:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800492a:	600a      	str	r2, [r1, #0]
 800492c:	4619      	mov	r1, r3
 800492e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004932:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004936:	4622      	mov	r2, r4
 8004938:	801a      	strh	r2, [r3, #0]
 800493a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800493e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004942:	4602      	mov	r2, r0
 8004944:	701a      	strb	r2, [r3, #0]
 8004946:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800494a:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800494e:	460a      	mov	r2, r1
 8004950:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8004952:	f107 0318 	add.w	r3, r7, #24
 8004956:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800495a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800495e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d00a      	beq.n	800497e <aci_gatt_add_char+0x66>
 8004968:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800496c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d101      	bne.n	800497a <aci_gatt_add_char+0x62>
 8004976:	2313      	movs	r3, #19
 8004978:	e002      	b.n	8004980 <aci_gatt_add_char+0x68>
 800497a:	2303      	movs	r3, #3
 800497c:	e000      	b.n	8004980 <aci_gatt_add_char+0x68>
 800497e:	2305      	movs	r3, #5
 8004980:	f107 0218 	add.w	r2, r7, #24
 8004984:	4413      	add	r3, r2
 8004986:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800498a:	f107 0314 	add.w	r3, r7, #20
 800498e:	2203      	movs	r2, #3
 8004990:	2100      	movs	r1, #0
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fbb7 	bl	8005106 <Osal_MemSet>
  int index_input = 0;
 8004998:	2300      	movs	r3, #0
 800499a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800499e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80049a2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80049a6:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80049aa:	8812      	ldrh	r2, [r2, #0]
 80049ac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80049ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80049b2:	3302      	adds	r3, #2
 80049b4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80049b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80049bc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80049c0:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80049c4:	7812      	ldrb	r2, [r2, #0]
 80049c6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80049c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80049cc:	3301      	adds	r3, #1
 80049ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80049d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80049d6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d002      	beq.n	80049e6 <aci_gatt_add_char+0xce>
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d004      	beq.n	80049ee <aci_gatt_add_char+0xd6>
 80049e4:	e007      	b.n	80049f6 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80049e6:	2302      	movs	r3, #2
 80049e8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80049ec:	e005      	b.n	80049fa <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80049ee:	2310      	movs	r3, #16
 80049f0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80049f4:	e001      	b.n	80049fa <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80049f6:	2397      	movs	r3, #151	@ 0x97
 80049f8:	e091      	b.n	8004b1e <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80049fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80049fe:	1cd8      	adds	r0, r3, #3
 8004a00:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8004a04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a08:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004a0c:	6819      	ldr	r1, [r3, #0]
 8004a0e:	f000 fb6a 	bl	80050e6 <Osal_MemCpy>
    index_input += size;
 8004a12:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004a16:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8004a20:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a24:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004a28:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8004a2c:	8812      	ldrh	r2, [r2, #0]
 8004a2e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004a30:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a34:	3302      	adds	r3, #2
 8004a36:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8004a3a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a3e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8004a42:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8004a44:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a48:	3301      	adds	r3, #1
 8004a4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8004a4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a52:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004a56:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8004a58:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8004a62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a66:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8004a6a:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8004a6c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a70:	3301      	adds	r3, #1
 8004a72:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8004a76:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a7a:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8004a7e:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8004a80:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a84:	3301      	adds	r3, #1
 8004a86:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8004a8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004a8e:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8004a92:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8004a94:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004a98:	3301      	adds	r3, #1
 8004a9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004a9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004aa2:	2218      	movs	r2, #24
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fb2d 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004aac:	233f      	movs	r3, #63	@ 0x3f
 8004aae:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8004ab2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004ab6:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8004aba:	f107 0318 	add.w	r3, r7, #24
 8004abe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8004ac2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004ac6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8004aca:	f107 0314 	add.w	r3, r7, #20
 8004ace:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004ad8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004adc:	2100      	movs	r1, #0
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 fd9a 	bl	8005618 <hci_send_req>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	da01      	bge.n	8004aee <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8004aea:	23ff      	movs	r3, #255	@ 0xff
 8004aec:	e017      	b.n	8004b1e <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8004aee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004af2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d005      	beq.n	8004b08 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8004afc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004b00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	e00a      	b.n	8004b1e <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8004b08:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004b0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004b10:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004b1a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd90      	pop	{r4, r7, pc}

08004b28 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8004b28:	b5b0      	push	{r4, r5, r7, lr}
 8004b2a:	b0cc      	sub	sp, #304	@ 0x130
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4605      	mov	r5, r0
 8004b30:	460c      	mov	r4, r1
 8004b32:	4610      	mov	r0, r2
 8004b34:	4619      	mov	r1, r3
 8004b36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b3a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004b3e:	462a      	mov	r2, r5
 8004b40:	801a      	strh	r2, [r3, #0]
 8004b42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b46:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004b4a:	4622      	mov	r2, r4
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b52:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8004b56:	4602      	mov	r2, r0
 8004b58:	701a      	strb	r2, [r3, #0]
 8004b5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b5e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004b62:	460a      	mov	r2, r1
 8004b64:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8004b66:	f107 0310 	add.w	r3, r7, #16
 8004b6a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004b6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b72:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004b76:	2200      	movs	r2, #0
 8004b78:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8004b80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004b84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004b88:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004b8c:	8812      	ldrh	r2, [r2, #0]
 8004b8e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004b90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004b94:	3302      	adds	r3, #2
 8004b96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8004b9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004b9e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004ba2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004ba6:	8812      	ldrh	r2, [r2, #0]
 8004ba8:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8004baa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004bae:	3302      	adds	r3, #2
 8004bb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8004bb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004bb8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004bbc:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8004bc0:	7812      	ldrb	r2, [r2, #0]
 8004bc2:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8004bc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004bc8:	3301      	adds	r3, #1
 8004bca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8004bce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004bd2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004bd6:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8004bda:	7812      	ldrb	r2, [r2, #0]
 8004bdc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004bde:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004be2:	3301      	adds	r3, #1
 8004be4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8004be8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004bec:	1d98      	adds	r0, r3, #6
 8004bee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004bf2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004bfe:	f000 fa72 	bl	80050e6 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8004c02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c06:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004c10:	4413      	add	r3, r2
 8004c12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004c16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004c1a:	2218      	movs	r2, #24
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fa71 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004c24:	233f      	movs	r3, #63	@ 0x3f
 8004c26:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8004c2a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8004c2e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004c32:	f107 0310 	add.w	r3, r7, #16
 8004c36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004c3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004c42:	f107 030f 	add.w	r3, r7, #15
 8004c46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004c50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004c54:	2100      	movs	r1, #0
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 fcde 	bl	8005618 <hci_send_req>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	da01      	bge.n	8004c66 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8004c62:	23ff      	movs	r3, #255	@ 0xff
 8004c64:	e004      	b.n	8004c70 <aci_gatt_update_char_value+0x148>
  return status;
 8004c66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c6a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004c6e:	781b      	ldrb	r3, [r3, #0]
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bdb0      	pop	{r4, r5, r7, pc}

08004c7a <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b0cc      	sub	sp, #304	@ 0x130
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	4602      	mov	r2, r0
 8004c82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c86:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004c8a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8004c8c:	f107 0310 	add.w	r3, r7, #16
 8004c90:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004c94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c98:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004ca6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004caa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004cae:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004cb2:	8812      	ldrh	r2, [r2, #0]
 8004cb4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004cb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004cba:	3302      	adds	r3, #2
 8004cbc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004cc0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004cc4:	2218      	movs	r2, #24
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 fa1c 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004cce:	233f      	movs	r3, #63	@ 0x3f
 8004cd0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8004cd4:	f240 1325 	movw	r3, #293	@ 0x125
 8004cd8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004cdc:	f107 0310 	add.w	r3, r7, #16
 8004ce0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004ce4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ce8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004cec:	f107 030f 	add.w	r3, r7, #15
 8004cf0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004cfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004cfe:	2100      	movs	r1, #0
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 fc89 	bl	8005618 <hci_send_req>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	da01      	bge.n	8004d10 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8004d0c:	23ff      	movs	r3, #255	@ 0xff
 8004d0e:	e004      	b.n	8004d1a <aci_gatt_confirm_indication+0xa0>
  return status;
 8004d10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004d18:	781b      	ldrb	r3, [r3, #0]
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b0cc      	sub	sp, #304	@ 0x130
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d2e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d38:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	701a      	strb	r2, [r3, #0]
 8004d40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d44:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004d48:	460a      	mov	r2, r1
 8004d4a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8004d4c:	f107 0310 	add.w	r3, r7, #16
 8004d50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004d54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d58:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8004d66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d6e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004d72:	7812      	ldrb	r2, [r2, #0]
 8004d74:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004d76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8004d80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004d88:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004d8c:	7812      	ldrb	r2, [r2, #0]
 8004d8e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004d90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d94:	3301      	adds	r3, #1
 8004d96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8004d9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004d9e:	1c98      	adds	r0, r3, #2
 8004da0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004da4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004da8:	781a      	ldrb	r2, [r3, #0]
 8004daa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004dae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004db2:	6819      	ldr	r1, [r3, #0]
 8004db4:	f000 f997 	bl	80050e6 <Osal_MemCpy>
  index_input += Length;
 8004db8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004dbc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004dcc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004dd0:	2218      	movs	r2, #24
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f000 f996 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004dda:	233f      	movs	r3, #63	@ 0x3f
 8004ddc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8004de0:	230c      	movs	r3, #12
 8004de2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004de6:	f107 0310 	add.w	r3, r7, #16
 8004dea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004dee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004df2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004df6:	f107 030f 	add.w	r3, r7, #15
 8004dfa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004e04:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e08:	2100      	movs	r1, #0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fc04 	bl	8005618 <hci_send_req>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	da01      	bge.n	8004e1a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8004e16:	23ff      	movs	r3, #255	@ 0xff
 8004e18:	e004      	b.n	8004e24 <aci_hal_write_config_data+0x100>
  return status;
 8004e1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e1e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e22:	781b      	ldrb	r3, [r3, #0]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b0cc      	sub	sp, #304	@ 0x130
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	4602      	mov	r2, r0
 8004e36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e3a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004e3e:	701a      	strb	r2, [r3, #0]
 8004e40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e44:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004e48:	460a      	mov	r2, r1
 8004e4a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8004e4c:	f107 0310 	add.w	r3, r7, #16
 8004e50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004e54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e58:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004e60:	2300      	movs	r3, #0
 8004e62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8004e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004e6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004e6e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004e72:	7812      	ldrb	r2, [r2, #0]
 8004e74:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004e76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8004e80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004e84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004e88:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004e8c:	7812      	ldrb	r2, [r2, #0]
 8004e8e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004e90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e94:	3301      	adds	r3, #1
 8004e96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004e9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e9e:	2218      	movs	r2, #24
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 f92f 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004ea8:	233f      	movs	r3, #63	@ 0x3f
 8004eaa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8004eae:	230f      	movs	r3, #15
 8004eb0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004eb4:	f107 0310 	add.w	r3, r7, #16
 8004eb8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004ebc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ec0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004ec4:	f107 030f 	add.w	r3, r7, #15
 8004ec8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004ed2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fb9d 	bl	8005618 <hci_send_req>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	da01      	bge.n	8004ee8 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8004ee4:	23ff      	movs	r3, #255	@ 0xff
 8004ee6:	e004      	b.n	8004ef2 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8004ee8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004eec:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004ef0:	781b      	ldrb	r3, [r3, #0]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b0cc      	sub	sp, #304	@ 0x130
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	4602      	mov	r2, r0
 8004f04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f08:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004f0c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8004f0e:	f107 0310 	add.w	r3, r7, #16
 8004f12:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004f16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f1a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004f1e:	2200      	movs	r2, #0
 8004f20:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004f22:	2300      	movs	r3, #0
 8004f24:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8004f28:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f2c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004f30:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004f34:	8812      	ldrh	r2, [r2, #0]
 8004f36:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004f38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f3c:	3302      	adds	r3, #2
 8004f3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004f42:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f46:	2218      	movs	r2, #24
 8004f48:	2100      	movs	r1, #0
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 f8db 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004f50:	233f      	movs	r3, #63	@ 0x3f
 8004f52:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8004f56:	2318      	movs	r3, #24
 8004f58:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004f5c:	f107 0310 	add.w	r3, r7, #16
 8004f60:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004f64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f68:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004f6c:	f107 030f 	add.w	r3, r7, #15
 8004f70:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004f74:	2301      	movs	r3, #1
 8004f76:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004f7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f7e:	2100      	movs	r1, #0
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 fb49 	bl	8005618 <hci_send_req>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	da01      	bge.n	8004f90 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8004f8c:	23ff      	movs	r3, #255	@ 0xff
 8004f8e:	e004      	b.n	8004f9a <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8004f90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f94:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004f98:	781b      	ldrb	r3, [r3, #0]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b088      	sub	sp, #32
 8004fa8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004faa:	2300      	movs	r3, #0
 8004fac:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004fae:	f107 0308 	add.w	r3, r7, #8
 8004fb2:	2218      	movs	r2, #24
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 f8a5 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x03;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004fc4:	1dfb      	adds	r3, r7, #7
 8004fc6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004fcc:	f107 0308 	add.w	r3, r7, #8
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 fb20 	bl	8005618 <hci_send_req>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	da01      	bge.n	8004fe2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8004fde:	23ff      	movs	r3, #255	@ 0xff
 8004fe0:	e000      	b.n	8004fe4 <hci_reset+0x40>
  return status;
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3720      	adds	r7, #32
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8004fec:	b590      	push	{r4, r7, lr}
 8004fee:	b0cd      	sub	sp, #308	@ 0x134
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	4608      	mov	r0, r1
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ffc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005000:	4622      	mov	r2, r4
 8005002:	701a      	strb	r2, [r3, #0]
 8005004:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005008:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800500c:	4602      	mov	r2, r0
 800500e:	701a      	strb	r2, [r3, #0]
 8005010:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005014:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8005018:	460a      	mov	r2, r1
 800501a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800501c:	f107 0310 	add.w	r3, r7, #16
 8005020:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005024:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005028:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800502c:	2200      	movs	r2, #0
 800502e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8005036:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800503a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800503e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8005042:	7812      	ldrb	r2, [r2, #0]
 8005044:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005046:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800504a:	3301      	adds	r3, #1
 800504c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8005050:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005054:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005058:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800505c:	7812      	ldrb	r2, [r2, #0]
 800505e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005060:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005064:	3301      	adds	r3, #1
 8005066:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800506a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800506e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005072:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8005076:	7812      	ldrb	r2, [r2, #0]
 8005078:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800507a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800507e:	3301      	adds	r3, #1
 8005080:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005084:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005088:	2218      	movs	r2, #24
 800508a:	2100      	movs	r1, #0
 800508c:	4618      	mov	r0, r3
 800508e:	f000 f83a 	bl	8005106 <Osal_MemSet>
  rq.ogf = 0x08;
 8005092:	2308      	movs	r3, #8
 8005094:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8005098:	2331      	movs	r3, #49	@ 0x31
 800509a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800509e:	f107 0310 	add.w	r3, r7, #16
 80050a2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80050a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80050aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80050ae:	f107 030f 	add.w	r3, r7, #15
 80050b2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80050b6:	2301      	movs	r3, #1
 80050b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80050bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80050c0:	2100      	movs	r1, #0
 80050c2:	4618      	mov	r0, r3
 80050c4:	f000 faa8 	bl	8005618 <hci_send_req>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	da01      	bge.n	80050d2 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80050ce:	23ff      	movs	r3, #255	@ 0xff
 80050d0:	e004      	b.n	80050dc <hci_le_set_default_phy+0xf0>
  return status;
 80050d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80050da:	781b      	ldrb	r3, [r3, #0]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd90      	pop	{r4, r7, pc}

080050e6 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b084      	sub	sp, #16
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	60f8      	str	r0, [r7, #12]
 80050ee:	60b9      	str	r1, [r7, #8]
 80050f0:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	68b9      	ldr	r1, [r7, #8]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f002 fbac 	bl	8007854 <memcpy>
 80050fc:	4603      	mov	r3, r0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3710      	adds	r7, #16
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b084      	sub	sp, #16
 800510a:	af00      	add	r7, sp, #0
 800510c:	60f8      	str	r0, [r7, #12]
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f002 fb6f 	bl	80077fa <memset>
 800511c:	4603      	mov	r3, r0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8005126:	b480      	push	{r7}
 8005128:	af00      	add	r7, sp, #0
  return;
 800512a:	bf00      	nop
}
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  return;
 8005138:	bf00      	nop
}
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8005142:	b480      	push	{r7}
 8005144:	af00      	add	r7, sp, #0
  return;
 8005146:	bf00      	nop
}
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  return;
 8005154:	bf00      	nop
}
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800515e:	b480      	push	{r7}
 8005160:	af00      	add	r7, sp, #0
  return;
 8005162:	bf00      	nop
}
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  return;
 8005170:	bf00      	nop
}
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800517a:	b480      	push	{r7}
 800517c:	af00      	add	r7, sp, #0
  return;
 800517e:	bf00      	nop
}
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
  return;
 800518c:	bf00      	nop
}
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8005196:	b480      	push	{r7}
 8005198:	af00      	add	r7, sp, #0
  return;
 800519a:	bf00      	nop
}
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80051a4:	b480      	push	{r7}
 80051a6:	af00      	add	r7, sp, #0
  return;
 80051a8:	bf00      	nop
}
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr

080051b2 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80051b2:	b480      	push	{r7}
 80051b4:	af00      	add	r7, sp, #0
  return;
 80051b6:	bf00      	nop
}
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  return;
 80051c4:	bf00      	nop
}
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80051ce:	b480      	push	{r7}
 80051d0:	af00      	add	r7, sp, #0
  return;
 80051d2:	bf00      	nop
}
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  return;
 80051e0:	bf00      	nop
}
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80051ea:	b480      	push	{r7}
 80051ec:	af00      	add	r7, sp, #0
  return;
 80051ee:	bf00      	nop
}
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return;
 80051fc:	bf00      	nop
}
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8005206:	b480      	push	{r7}
 8005208:	af00      	add	r7, sp, #0
  return;
 800520a:	bf00      	nop
}
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8005218:	4b04      	ldr	r3, [pc, #16]	@ (800522c <SVCCTL_Init+0x18>)
 800521a:	2200      	movs	r2, #0
 800521c:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800521e:	4b04      	ldr	r3, [pc, #16]	@ (8005230 <SVCCTL_Init+0x1c>)
 8005220:	2200      	movs	r2, #0
 8005222:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8005224:	f000 f806 	bl	8005234 <SVCCTL_SvcInit>

  return;
 8005228:	bf00      	nop
}
 800522a:	bd80      	pop	{r7, pc}
 800522c:	20000034 	.word	0x20000034
 8005230:	20000054 	.word	0x20000054

08005234 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  BAS_Init();
 8005238:	f7ff ff75 	bl	8005126 <BAS_Init>

  BLS_Init();
 800523c:	f7ff ff7a 	bl	8005134 <BLS_Init>

  CRS_STM_Init();
 8005240:	f7ff ff7f 	bl	8005142 <CRS_STM_Init>

  DIS_Init();
 8005244:	f7ff ff84 	bl	8005150 <DIS_Init>

  EDS_STM_Init();
 8005248:	f7ff ff89 	bl	800515e <EDS_STM_Init>

  HIDS_Init();
 800524c:	f7ff ff8e 	bl	800516c <HIDS_Init>

  HRS_Init();
 8005250:	f7ff ff93 	bl	800517a <HRS_Init>

  HTS_Init();
 8005254:	f7ff ff98 	bl	8005188 <HTS_Init>

  IAS_Init();
 8005258:	f7ff ff9d 	bl	8005196 <IAS_Init>

  LLS_Init();
 800525c:	f7ff ffa2 	bl	80051a4 <LLS_Init>

  TPS_Init();
 8005260:	f7ff ffa7 	bl	80051b2 <TPS_Init>

  MOTENV_STM_Init();
 8005264:	f7ff ffac 	bl	80051c0 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8005268:	f7ff ffb1 	bl	80051ce <P2PS_STM_Init>

  ZDD_STM_Init();
 800526c:	f7ff ffb6 	bl	80051dc <ZDD_STM_Init>

  OTAS_STM_Init();
 8005270:	f7ff ffbb 	bl	80051ea <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8005274:	f7ff ffc7 	bl	8005206 <BVOPUS_STM_Init>

  MESH_Init();
 8005278:	f7ff ffbe 	bl	80051f8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800527c:	f001 fc00 	bl	8006a80 <SVCCTL_InitCustomSvc>
  
  return;
 8005280:	bf00      	nop
}
 8005282:	bd80      	pop	{r7, pc}

08005284 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800528c:	4b09      	ldr	r3, [pc, #36]	@ (80052b4 <SVCCTL_RegisterSvcHandler+0x30>)
 800528e:	7f1b      	ldrb	r3, [r3, #28]
 8005290:	4619      	mov	r1, r3
 8005292:	4a08      	ldr	r2, [pc, #32]	@ (80052b4 <SVCCTL_RegisterSvcHandler+0x30>)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800529a:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <SVCCTL_RegisterSvcHandler+0x30>)
 800529c:	7f1b      	ldrb	r3, [r3, #28]
 800529e:	3301      	adds	r3, #1
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	4b04      	ldr	r3, [pc, #16]	@ (80052b4 <SVCCTL_RegisterSvcHandler+0x30>)
 80052a4:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80052a6:	bf00      	nop
}
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20000034 	.word	0x20000034

080052b8 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3301      	adds	r3, #1
 80052c4:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80052c6:	2300      	movs	r3, #0
 80052c8:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	2bff      	cmp	r3, #255	@ 0xff
 80052d0:	d125      	bne.n	800531e <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	3302      	adds	r3, #2
 80052d6:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	881b      	ldrh	r3, [r3, #0]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80052e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052e6:	d118      	bne.n	800531a <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80052e8:	2300      	movs	r3, #0
 80052ea:	757b      	strb	r3, [r7, #21]
 80052ec:	e00d      	b.n	800530a <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80052ee:	7d7b      	ldrb	r3, [r7, #21]
 80052f0:	4a1a      	ldr	r2, [pc, #104]	@ (800535c <SVCCTL_UserEvtRx+0xa4>)
 80052f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	4798      	blx	r3
 80052fa:	4603      	mov	r3, r0
 80052fc:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d108      	bne.n	8005316 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8005304:	7d7b      	ldrb	r3, [r7, #21]
 8005306:	3301      	adds	r3, #1
 8005308:	757b      	strb	r3, [r7, #21]
 800530a:	4b14      	ldr	r3, [pc, #80]	@ (800535c <SVCCTL_UserEvtRx+0xa4>)
 800530c:	7f1b      	ldrb	r3, [r3, #28]
 800530e:	7d7a      	ldrb	r2, [r7, #21]
 8005310:	429a      	cmp	r2, r3
 8005312:	d3ec      	bcc.n	80052ee <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8005314:	e002      	b.n	800531c <SVCCTL_UserEvtRx+0x64>
              break;
 8005316:	bf00      	nop
          break;
 8005318:	e000      	b.n	800531c <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800531a:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800531c:	e000      	b.n	8005320 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800531e:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d00f      	beq.n	8005346 <SVCCTL_UserEvtRx+0x8e>
 8005326:	2b02      	cmp	r3, #2
 8005328:	dc10      	bgt.n	800534c <SVCCTL_UserEvtRx+0x94>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <SVCCTL_UserEvtRx+0x7c>
 800532e:	2b01      	cmp	r3, #1
 8005330:	d006      	beq.n	8005340 <SVCCTL_UserEvtRx+0x88>
 8005332:	e00b      	b.n	800534c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 ffb7 	bl	80062a8 <SVCCTL_App_Notification>
 800533a:	4603      	mov	r3, r0
 800533c:	75bb      	strb	r3, [r7, #22]
      break;
 800533e:	e008      	b.n	8005352 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8005340:	2301      	movs	r3, #1
 8005342:	75bb      	strb	r3, [r7, #22]
      break;
 8005344:	e005      	b.n	8005352 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8005346:	2300      	movs	r3, #0
 8005348:	75bb      	strb	r3, [r7, #22]
      break;
 800534a:	e002      	b.n	8005352 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800534c:	2301      	movs	r3, #1
 800534e:	75bb      	strb	r3, [r7, #22]
      break;
 8005350:	bf00      	nop
  }

  return (return_status);
 8005352:	7dbb      	ldrb	r3, [r7, #22]
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	20000034 	.word	0x20000034

08005360 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005368:	f107 030c 	add.w	r3, r7, #12
 800536c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	2137      	movs	r1, #55	@ 0x37
 8005378:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800537c:	f000 fae8 	bl	8005950 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	330b      	adds	r3, #11
 8005384:	78db      	ldrb	r3, [r3, #3]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3720      	adds	r7, #32
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b088      	sub	sp, #32
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005396:	f107 030c 	add.w	r3, r7, #12
 800539a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	210f      	movs	r1, #15
 80053a6:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80053aa:	f000 fad1 	bl	8005950 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	330b      	adds	r3, #11
 80053b2:	78db      	ldrb	r3, [r3, #3]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3720      	adds	r7, #32
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b088      	sub	sp, #32
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80053c4:	f107 030c 	add.w	r3, r7, #12
 80053c8:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	2110      	movs	r1, #16
 80053d0:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80053d4:	f000 fabc 	bl	8005950 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	330b      	adds	r3, #11
 80053dc:	78db      	ldrb	r3, [r3, #3]
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3720      	adds	r7, #32
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80053e8:	b480      	push	{r7}
 80053ea:	b08b      	sub	sp, #44	@ 0x2c
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80053f0:	2300      	movs	r3, #0
 80053f2:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80053f4:	2300      	movs	r3, #0
 80053f6:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 80053fc:	2300      	movs	r3, #0
 80053fe:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8005400:	2300      	movs	r3, #0
 8005402:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8005404:	2300      	movs	r3, #0
 8005406:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8005408:	2300      	movs	r3, #0
 800540a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800540c:	2300      	movs	r3, #0
 800540e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8005410:	4b4a      	ldr	r3, [pc, #296]	@ (800553c <SHCI_GetWirelessFwInfo+0x154>)
 8005412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005414:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005418:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8005422:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a44      	ldr	r2, [pc, #272]	@ (8005540 <SHCI_GetWirelessFwInfo+0x158>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d10f      	bne.n	8005454 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	e01a      	b.n	800548a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800545c:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8005460:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548c:	0e1b      	lsrs	r3, r3, #24
 800548e:	b2da      	uxtb	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8005494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005496:	0c1b      	lsrs	r3, r3, #16
 8005498:	b2da      	uxtb	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	0a1b      	lsrs	r3, r3, #8
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	091b      	lsrs	r3, r3, #4
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	f003 030f 	and.w	r3, r3, #15
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	f003 030f 	and.w	r3, r3, #15
 80054c0:	b2da      	uxtb	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	0e1b      	lsrs	r3, r3, #24
 80054ca:	b2da      	uxtb	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80054d0:	6a3b      	ldr	r3, [r7, #32]
 80054d2:	0c1b      	lsrs	r3, r3, #16
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	0a1b      	lsrs	r3, r3, #8
 80054de:	b2da      	uxtb	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80054e4:	6a3b      	ldr	r3, [r7, #32]
 80054e6:	b2da      	uxtb	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	b2da      	uxtb	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	0e1b      	lsrs	r3, r3, #24
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	0c1b      	lsrs	r3, r3, #16
 8005502:	b2da      	uxtb	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	0a1b      	lsrs	r3, r3, #8
 800550c:	b2da      	uxtb	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	0e1b      	lsrs	r3, r3, #24
 8005516:	b2da      	uxtb	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	0c1b      	lsrs	r3, r3, #16
 8005520:	b2da      	uxtb	r2, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	b2da      	uxtb	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	372c      	adds	r7, #44	@ 0x2c
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	58004000 	.word	0x58004000
 8005540:	a94656b9 	.word	0xa94656b9

08005544 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	4a08      	ldr	r2, [pc, #32]	@ (8005574 <hci_init+0x30>)
 8005554:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8005556:	4a08      	ldr	r2, [pc, #32]	@ (8005578 <hci_init+0x34>)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800555c:	4806      	ldr	r0, [pc, #24]	@ (8005578 <hci_init+0x34>)
 800555e:	f000 f979 	bl	8005854 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4618      	mov	r0, r3
 8005568:	f000 f8da 	bl	8005720 <TlInit>

  return;
 800556c:	bf00      	nop
}
 800556e:	3708      	adds	r7, #8
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	2000022c 	.word	0x2000022c
 8005578:	20000204 	.word	0x20000204

0800557c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8005582:	4822      	ldr	r0, [pc, #136]	@ (800560c <hci_user_evt_proc+0x90>)
 8005584:	f000 fd3e 	bl	8006004 <LST_is_empty>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d12b      	bne.n	80055e6 <hci_user_evt_proc+0x6a>
 800558e:	4b20      	ldr	r3, [pc, #128]	@ (8005610 <hci_user_evt_proc+0x94>)
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d027      	beq.n	80055e6 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005596:	f107 030c 	add.w	r3, r7, #12
 800559a:	4619      	mov	r1, r3
 800559c:	481b      	ldr	r0, [pc, #108]	@ (800560c <hci_user_evt_proc+0x90>)
 800559e:	f000 fdc0 	bl	8006122 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80055a2:	4b1c      	ldr	r3, [pc, #112]	@ (8005614 <hci_user_evt_proc+0x98>)
 80055a4:	69db      	ldr	r3, [r3, #28]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00c      	beq.n	80055c4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80055ae:	2301      	movs	r3, #1
 80055b0:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80055b2:	4b18      	ldr	r3, [pc, #96]	@ (8005614 <hci_user_evt_proc+0x98>)
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	1d3a      	adds	r2, r7, #4
 80055b8:	4610      	mov	r0, r2
 80055ba:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80055bc:	793a      	ldrb	r2, [r7, #4]
 80055be:	4b14      	ldr	r3, [pc, #80]	@ (8005610 <hci_user_evt_proc+0x94>)
 80055c0:	701a      	strb	r2, [r3, #0]
 80055c2:	e002      	b.n	80055ca <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80055c4:	4b12      	ldr	r3, [pc, #72]	@ (8005610 <hci_user_evt_proc+0x94>)
 80055c6:	2201      	movs	r2, #1
 80055c8:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80055ca:	4b11      	ldr	r3, [pc, #68]	@ (8005610 <hci_user_evt_proc+0x94>)
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d004      	beq.n	80055dc <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f000 fc11 	bl	8005dfc <TL_MM_EvtDone>
 80055da:	e004      	b.n	80055e6 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4619      	mov	r1, r3
 80055e0:	480a      	ldr	r0, [pc, #40]	@ (800560c <hci_user_evt_proc+0x90>)
 80055e2:	f000 fd31 	bl	8006048 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80055e6:	4809      	ldr	r0, [pc, #36]	@ (800560c <hci_user_evt_proc+0x90>)
 80055e8:	f000 fd0c 	bl	8006004 <LST_is_empty>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d107      	bne.n	8005602 <hci_user_evt_proc+0x86>
 80055f2:	4b07      	ldr	r3, [pc, #28]	@ (8005610 <hci_user_evt_proc+0x94>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 80055fa:	4804      	ldr	r0, [pc, #16]	@ (800560c <hci_user_evt_proc+0x90>)
 80055fc:	f001 f88c 	bl	8006718 <hci_notify_asynch_evt>
  }


  return;
 8005600:	bf00      	nop
 8005602:	bf00      	nop
}
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	2000005c 	.word	0x2000005c
 8005610:	20000068 	.word	0x20000068
 8005614:	20000204 	.word	0x20000204

08005618 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8005624:	2000      	movs	r0, #0
 8005626:	f000 f8d1 	bl	80057cc <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800562a:	2300      	movs	r3, #0
 800562c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	885b      	ldrh	r3, [r3, #2]
 8005632:	b21b      	sxth	r3, r3
 8005634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005638:	b21a      	sxth	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	b21b      	sxth	r3, r3
 8005640:	029b      	lsls	r3, r3, #10
 8005642:	b21b      	sxth	r3, r3
 8005644:	4313      	orrs	r3, r2
 8005646:	b21b      	sxth	r3, r3
 8005648:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800564a:	4b33      	ldr	r3, [pc, #204]	@ (8005718 <hci_send_req+0x100>)
 800564c:	2201      	movs	r2, #1
 800564e:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	b2d9      	uxtb	r1, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	8bbb      	ldrh	r3, [r7, #28]
 800565c:	4618      	mov	r0, r3
 800565e:	f000 f88f 	bl	8005780 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8005662:	e04e      	b.n	8005702 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8005664:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005668:	f001 f86d 	bl	8006746 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800566c:	e043      	b.n	80056f6 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800566e:	f107 030c 	add.w	r3, r7, #12
 8005672:	4619      	mov	r1, r3
 8005674:	4829      	ldr	r0, [pc, #164]	@ (800571c <hci_send_req+0x104>)
 8005676:	f000 fd54 	bl	8006122 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	7a5b      	ldrb	r3, [r3, #9]
 800567e:	2b0f      	cmp	r3, #15
 8005680:	d114      	bne.n	80056ac <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	330b      	adds	r3, #11
 8005686:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	885b      	ldrh	r3, [r3, #2]
 800568c:	b29b      	uxth	r3, r3
 800568e:	8bba      	ldrh	r2, [r7, #28]
 8005690:	429a      	cmp	r2, r3
 8005692:	d104      	bne.n	800569e <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	7812      	ldrb	r2, [r2, #0]
 800569c:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	785b      	ldrb	r3, [r3, #1]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d027      	beq.n	80056f6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80056a6:	2301      	movs	r3, #1
 80056a8:	77fb      	strb	r3, [r7, #31]
 80056aa:	e024      	b.n	80056f6 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	330b      	adds	r3, #11
 80056b0:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	8bba      	ldrh	r2, [r7, #28]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d114      	bne.n	80056ea <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	7a9b      	ldrb	r3, [r3, #10]
 80056c4:	3b03      	subs	r3, #3
 80056c6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	695a      	ldr	r2, [r3, #20]
 80056cc:	7dfb      	ldrb	r3, [r7, #23]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	bfa8      	it	ge
 80056d2:	461a      	movge	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6918      	ldr	r0, [r3, #16]
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	1cd9      	adds	r1, r3, #3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	461a      	mov	r2, r3
 80056e6:	f002 f8b5 	bl	8007854 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80056f2:	2301      	movs	r3, #1
 80056f4:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80056f6:	4809      	ldr	r0, [pc, #36]	@ (800571c <hci_send_req+0x104>)
 80056f8:	f000 fc84 	bl	8006004 <LST_is_empty>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d0b5      	beq.n	800566e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8005702:	7ffb      	ldrb	r3, [r7, #31]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0ad      	beq.n	8005664 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8005708:	2001      	movs	r0, #1
 800570a:	f000 f85f 	bl	80057cc <NotifyCmdStatus>

  return 0;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3720      	adds	r7, #32
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	20000230 	.word	0x20000230
 800571c:	20000224 	.word	0x20000224

08005720 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8005728:	480f      	ldr	r0, [pc, #60]	@ (8005768 <TlInit+0x48>)
 800572a:	f000 fc5b 	bl	8005fe4 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800572e:	4a0f      	ldr	r2, [pc, #60]	@ (800576c <TlInit+0x4c>)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8005734:	480e      	ldr	r0, [pc, #56]	@ (8005770 <TlInit+0x50>)
 8005736:	f000 fc55 	bl	8005fe4 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800573a:	4b0e      	ldr	r3, [pc, #56]	@ (8005774 <TlInit+0x54>)
 800573c:	2201      	movs	r2, #1
 800573e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8005740:	4b0d      	ldr	r3, [pc, #52]	@ (8005778 <TlInit+0x58>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800574c:	4b0b      	ldr	r3, [pc, #44]	@ (800577c <TlInit+0x5c>)
 800574e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8005750:	4b09      	ldr	r3, [pc, #36]	@ (8005778 <TlInit+0x58>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f107 0208 	add.w	r2, r7, #8
 8005758:	4610      	mov	r0, r2
 800575a:	4798      	blx	r3
  }

  return;
 800575c:	bf00      	nop
 800575e:	bf00      	nop
}
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	20000224 	.word	0x20000224
 800576c:	20000064 	.word	0x20000064
 8005770:	2000005c 	.word	0x2000005c
 8005774:	20000068 	.word	0x20000068
 8005778:	20000204 	.word	0x20000204
 800577c:	0800580d 	.word	0x0800580d

08005780 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	4603      	mov	r3, r0
 8005788:	603a      	str	r2, [r7, #0]
 800578a:	80fb      	strh	r3, [r7, #6]
 800578c:	460b      	mov	r3, r1
 800578e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8005790:	4b0c      	ldr	r3, [pc, #48]	@ (80057c4 <SendCmd+0x44>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	88fa      	ldrh	r2, [r7, #6]
 8005796:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800579a:	4b0a      	ldr	r3, [pc, #40]	@ (80057c4 <SendCmd+0x44>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	797a      	ldrb	r2, [r7, #5]
 80057a0:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80057a2:	4b08      	ldr	r3, [pc, #32]	@ (80057c4 <SendCmd+0x44>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	797a      	ldrb	r2, [r7, #5]
 80057aa:	6839      	ldr	r1, [r7, #0]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f002 f851 	bl	8007854 <memcpy>

  hciContext.io.Send(0,0);
 80057b2:	4b05      	ldr	r3, [pc, #20]	@ (80057c8 <SendCmd+0x48>)
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	2100      	movs	r1, #0
 80057b8:	2000      	movs	r0, #0
 80057ba:	4798      	blx	r3

  return;
 80057bc:	bf00      	nop
}
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	20000064 	.word	0x20000064
 80057c8:	20000204 	.word	0x20000204

080057cc <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80057d6:	79fb      	ldrb	r3, [r7, #7]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d108      	bne.n	80057ee <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80057dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005808 <NotifyCmdStatus+0x3c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00d      	beq.n	8005800 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80057e4:	4b08      	ldr	r3, [pc, #32]	@ (8005808 <NotifyCmdStatus+0x3c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2000      	movs	r0, #0
 80057ea:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 80057ec:	e008      	b.n	8005800 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 80057ee:	4b06      	ldr	r3, [pc, #24]	@ (8005808 <NotifyCmdStatus+0x3c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d004      	beq.n	8005800 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 80057f6:	4b04      	ldr	r3, [pc, #16]	@ (8005808 <NotifyCmdStatus+0x3c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2001      	movs	r0, #1
 80057fc:	4798      	blx	r3
  return;
 80057fe:	bf00      	nop
 8005800:	bf00      	nop
}
 8005802:	3708      	adds	r7, #8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2000022c 	.word	0x2000022c

0800580c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	7a5b      	ldrb	r3, [r3, #9]
 8005818:	2b0f      	cmp	r3, #15
 800581a:	d003      	beq.n	8005824 <TlEvtReceived+0x18>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	7a5b      	ldrb	r3, [r3, #9]
 8005820:	2b0e      	cmp	r3, #14
 8005822:	d107      	bne.n	8005834 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8005824:	6879      	ldr	r1, [r7, #4]
 8005826:	4809      	ldr	r0, [pc, #36]	@ (800584c <TlEvtReceived+0x40>)
 8005828:	f000 fc34 	bl	8006094 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800582c:	2000      	movs	r0, #0
 800582e:	f000 ff7f 	bl	8006730 <hci_cmd_resp_release>
 8005832:	e006      	b.n	8005842 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8005834:	6879      	ldr	r1, [r7, #4]
 8005836:	4806      	ldr	r0, [pc, #24]	@ (8005850 <TlEvtReceived+0x44>)
 8005838:	f000 fc2c 	bl	8006094 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800583c:	4804      	ldr	r0, [pc, #16]	@ (8005850 <TlEvtReceived+0x44>)
 800583e:	f000 ff6b 	bl	8006718 <hci_notify_asynch_evt>
  }

  return;
 8005842:	bf00      	nop
}
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	20000224 	.word	0x20000224
 8005850:	2000005c 	.word	0x2000005c

08005854 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a05      	ldr	r2, [pc, #20]	@ (8005874 <hci_register_io_bus+0x20>)
 8005860:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a04      	ldr	r2, [pc, #16]	@ (8005878 <hci_register_io_bus+0x24>)
 8005866:	611a      	str	r2, [r3, #16]

  return;
 8005868:	bf00      	nop
}
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	08005b6d 	.word	0x08005b6d
 8005878:	08005bd5 	.word	0x08005bd5

0800587c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4a08      	ldr	r2, [pc, #32]	@ (80058ac <shci_init+0x30>)
 800588c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800588e:	4a08      	ldr	r2, [pc, #32]	@ (80058b0 <shci_init+0x34>)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8005894:	4806      	ldr	r0, [pc, #24]	@ (80058b0 <shci_init+0x34>)
 8005896:	f000 f915 	bl	8005ac4 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f000 f898 	bl	80059d4 <TlInit>

  return;
 80058a4:	bf00      	nop
}
 80058a6:	3708      	adds	r7, #8
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20000254 	.word	0x20000254
 80058b0:	20000234 	.word	0x20000234

080058b4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80058ba:	4822      	ldr	r0, [pc, #136]	@ (8005944 <shci_user_evt_proc+0x90>)
 80058bc:	f000 fba2 	bl	8006004 <LST_is_empty>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d12b      	bne.n	800591e <shci_user_evt_proc+0x6a>
 80058c6:	4b20      	ldr	r3, [pc, #128]	@ (8005948 <shci_user_evt_proc+0x94>)
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d027      	beq.n	800591e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80058ce:	f107 030c 	add.w	r3, r7, #12
 80058d2:	4619      	mov	r1, r3
 80058d4:	481b      	ldr	r0, [pc, #108]	@ (8005944 <shci_user_evt_proc+0x90>)
 80058d6:	f000 fc24 	bl	8006122 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80058da:	4b1c      	ldr	r3, [pc, #112]	@ (800594c <shci_user_evt_proc+0x98>)
 80058dc:	69db      	ldr	r3, [r3, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80058e6:	2301      	movs	r3, #1
 80058e8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80058ea:	4b18      	ldr	r3, [pc, #96]	@ (800594c <shci_user_evt_proc+0x98>)
 80058ec:	69db      	ldr	r3, [r3, #28]
 80058ee:	1d3a      	adds	r2, r7, #4
 80058f0:	4610      	mov	r0, r2
 80058f2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80058f4:	793a      	ldrb	r2, [r7, #4]
 80058f6:	4b14      	ldr	r3, [pc, #80]	@ (8005948 <shci_user_evt_proc+0x94>)
 80058f8:	701a      	strb	r2, [r3, #0]
 80058fa:	e002      	b.n	8005902 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80058fc:	4b12      	ldr	r3, [pc, #72]	@ (8005948 <shci_user_evt_proc+0x94>)
 80058fe:	2201      	movs	r2, #1
 8005900:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8005902:	4b11      	ldr	r3, [pc, #68]	@ (8005948 <shci_user_evt_proc+0x94>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d004      	beq.n	8005914 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	4618      	mov	r0, r3
 800590e:	f000 fa75 	bl	8005dfc <TL_MM_EvtDone>
 8005912:	e004      	b.n	800591e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	4619      	mov	r1, r3
 8005918:	480a      	ldr	r0, [pc, #40]	@ (8005944 <shci_user_evt_proc+0x90>)
 800591a:	f000 fb95 	bl	8006048 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800591e:	4809      	ldr	r0, [pc, #36]	@ (8005944 <shci_user_evt_proc+0x90>)
 8005920:	f000 fb70 	bl	8006004 <LST_is_empty>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d107      	bne.n	800593a <shci_user_evt_proc+0x86>
 800592a:	4b07      	ldr	r3, [pc, #28]	@ (8005948 <shci_user_evt_proc+0x94>)
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d003      	beq.n	800593a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8005932:	4804      	ldr	r0, [pc, #16]	@ (8005944 <shci_user_evt_proc+0x90>)
 8005934:	f7fa fe38 	bl	80005a8 <shci_notify_asynch_evt>
  }


  return;
 8005938:	bf00      	nop
 800593a:	bf00      	nop
}
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	2000006c 	.word	0x2000006c
 8005948:	2000007c 	.word	0x2000007c
 800594c:	20000234 	.word	0x20000234

08005950 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	60ba      	str	r2, [r7, #8]
 8005958:	607b      	str	r3, [r7, #4]
 800595a:	4603      	mov	r3, r0
 800595c:	81fb      	strh	r3, [r7, #14]
 800595e:	460b      	mov	r3, r1
 8005960:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8005962:	2000      	movs	r0, #0
 8005964:	f000 f868 	bl	8005a38 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8005968:	4b17      	ldr	r3, [pc, #92]	@ (80059c8 <shci_send+0x78>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	89fa      	ldrh	r2, [r7, #14]
 800596e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8005972:	4b15      	ldr	r3, [pc, #84]	@ (80059c8 <shci_send+0x78>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	7b7a      	ldrb	r2, [r7, #13]
 8005978:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800597a:	4b13      	ldr	r3, [pc, #76]	@ (80059c8 <shci_send+0x78>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	330c      	adds	r3, #12
 8005980:	7b7a      	ldrb	r2, [r7, #13]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	4618      	mov	r0, r3
 8005986:	f001 ff65 	bl	8007854 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800598a:	4b10      	ldr	r3, [pc, #64]	@ (80059cc <shci_send+0x7c>)
 800598c:	2201      	movs	r2, #1
 800598e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8005990:	4b0f      	ldr	r3, [pc, #60]	@ (80059d0 <shci_send+0x80>)
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	2100      	movs	r1, #0
 8005996:	2000      	movs	r0, #0
 8005998:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800599a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800599e:	f7fa fe1a 	bl	80005d6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f103 0008 	add.w	r0, r3, #8
 80059a8:	4b07      	ldr	r3, [pc, #28]	@ (80059c8 <shci_send+0x78>)
 80059aa:	6819      	ldr	r1, [r3, #0]
 80059ac:	4b06      	ldr	r3, [pc, #24]	@ (80059c8 <shci_send+0x78>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	789b      	ldrb	r3, [r3, #2]
 80059b2:	3303      	adds	r3, #3
 80059b4:	461a      	mov	r2, r3
 80059b6:	f001 ff4d 	bl	8007854 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80059ba:	2001      	movs	r0, #1
 80059bc:	f000 f83c 	bl	8005a38 <Cmd_SetStatus>

  return;
 80059c0:	bf00      	nop
}
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	20000078 	.word	0x20000078
 80059cc:	20000258 	.word	0x20000258
 80059d0:	20000234 	.word	0x20000234

080059d4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80059dc:	4a10      	ldr	r2, [pc, #64]	@ (8005a20 <TlInit+0x4c>)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80059e2:	4810      	ldr	r0, [pc, #64]	@ (8005a24 <TlInit+0x50>)
 80059e4:	f000 fafe 	bl	8005fe4 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80059e8:	2001      	movs	r0, #1
 80059ea:	f000 f825 	bl	8005a38 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80059ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005a28 <TlInit+0x54>)
 80059f0:	2201      	movs	r2, #1
 80059f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80059f4:	4b0d      	ldr	r3, [pc, #52]	@ (8005a2c <TlInit+0x58>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00c      	beq.n	8005a16 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8005a00:	4b0b      	ldr	r3, [pc, #44]	@ (8005a30 <TlInit+0x5c>)
 8005a02:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8005a04:	4b0b      	ldr	r3, [pc, #44]	@ (8005a34 <TlInit+0x60>)
 8005a06:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8005a08:	4b08      	ldr	r3, [pc, #32]	@ (8005a2c <TlInit+0x58>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f107 020c 	add.w	r2, r7, #12
 8005a10:	4610      	mov	r0, r2
 8005a12:	4798      	blx	r3
  }

  return;
 8005a14:	bf00      	nop
 8005a16:	bf00      	nop
}
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	20000078 	.word	0x20000078
 8005a24:	2000006c 	.word	0x2000006c
 8005a28:	2000007c 	.word	0x2000007c
 8005a2c:	20000234 	.word	0x20000234
 8005a30:	08005a89 	.word	0x08005a89
 8005a34:	08005aa1 	.word	0x08005aa1

08005a38 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	4603      	mov	r3, r0
 8005a40:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8005a42:	79fb      	ldrb	r3, [r7, #7]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10b      	bne.n	8005a60 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8005a48:	4b0d      	ldr	r3, [pc, #52]	@ (8005a80 <Cmd_SetStatus+0x48>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8005a50:	4b0b      	ldr	r3, [pc, #44]	@ (8005a80 <Cmd_SetStatus+0x48>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2000      	movs	r0, #0
 8005a56:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8005a58:	4b0a      	ldr	r3, [pc, #40]	@ (8005a84 <Cmd_SetStatus+0x4c>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8005a5e:	e00b      	b.n	8005a78 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8005a60:	4b08      	ldr	r3, [pc, #32]	@ (8005a84 <Cmd_SetStatus+0x4c>)
 8005a62:	2201      	movs	r2, #1
 8005a64:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8005a66:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <Cmd_SetStatus+0x48>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d004      	beq.n	8005a78 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8005a6e:	4b04      	ldr	r3, [pc, #16]	@ (8005a80 <Cmd_SetStatus+0x48>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2001      	movs	r0, #1
 8005a74:	4798      	blx	r3
  return;
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
}
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	20000254 	.word	0x20000254
 8005a84:	20000074 	.word	0x20000074

08005a88 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8005a90:	2000      	movs	r0, #0
 8005a92:	f7fa fd95 	bl	80005c0 <shci_cmd_resp_release>

  return;
 8005a96:	bf00      	nop
}
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
	...

08005aa0 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8005aa8:	6879      	ldr	r1, [r7, #4]
 8005aaa:	4805      	ldr	r0, [pc, #20]	@ (8005ac0 <TlUserEvtReceived+0x20>)
 8005aac:	f000 faf2 	bl	8006094 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8005ab0:	4803      	ldr	r0, [pc, #12]	@ (8005ac0 <TlUserEvtReceived+0x20>)
 8005ab2:	f7fa fd79 	bl	80005a8 <shci_notify_asynch_evt>

  return;
 8005ab6:	bf00      	nop
}
 8005ab8:	3708      	adds	r7, #8
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	2000006c 	.word	0x2000006c

08005ac4 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a05      	ldr	r2, [pc, #20]	@ (8005ae4 <shci_register_io_bus+0x20>)
 8005ad0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a04      	ldr	r2, [pc, #16]	@ (8005ae8 <shci_register_io_bus+0x24>)
 8005ad6:	611a      	str	r2, [r3, #16]

  return;
 8005ad8:	bf00      	nop
}
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	08005c89 	.word	0x08005c89
 8005ae8:	08005cdd 	.word	0x08005cdd

08005aec <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8005af0:	f001 fa26 	bl	8006f40 <HW_IPCC_Enable>

  return;
 8005af4:	bf00      	nop
}
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <TL_Init>:


void TL_Init( void )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8005afc:	4b10      	ldr	r3, [pc, #64]	@ (8005b40 <TL_Init+0x48>)
 8005afe:	4a11      	ldr	r2, [pc, #68]	@ (8005b44 <TL_Init+0x4c>)
 8005b00:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8005b02:	4b0f      	ldr	r3, [pc, #60]	@ (8005b40 <TL_Init+0x48>)
 8005b04:	4a10      	ldr	r2, [pc, #64]	@ (8005b48 <TL_Init+0x50>)
 8005b06:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8005b08:	4b0d      	ldr	r3, [pc, #52]	@ (8005b40 <TL_Init+0x48>)
 8005b0a:	4a10      	ldr	r2, [pc, #64]	@ (8005b4c <TL_Init+0x54>)
 8005b0c:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8005b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b40 <TL_Init+0x48>)
 8005b10:	4a0f      	ldr	r2, [pc, #60]	@ (8005b50 <TL_Init+0x58>)
 8005b12:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8005b14:	4b0a      	ldr	r3, [pc, #40]	@ (8005b40 <TL_Init+0x48>)
 8005b16:	4a0f      	ldr	r2, [pc, #60]	@ (8005b54 <TL_Init+0x5c>)
 8005b18:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8005b1a:	4b09      	ldr	r3, [pc, #36]	@ (8005b40 <TL_Init+0x48>)
 8005b1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005b58 <TL_Init+0x60>)
 8005b1e:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8005b20:	4b07      	ldr	r3, [pc, #28]	@ (8005b40 <TL_Init+0x48>)
 8005b22:	4a0e      	ldr	r2, [pc, #56]	@ (8005b5c <TL_Init+0x64>)
 8005b24:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8005b26:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <TL_Init+0x48>)
 8005b28:	4a0d      	ldr	r2, [pc, #52]	@ (8005b60 <TL_Init+0x68>)
 8005b2a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8005b2c:	4b04      	ldr	r3, [pc, #16]	@ (8005b40 <TL_Init+0x48>)
 8005b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b64 <TL_Init+0x6c>)
 8005b30:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8005b32:	4b03      	ldr	r3, [pc, #12]	@ (8005b40 <TL_Init+0x48>)
 8005b34:	4a0c      	ldr	r2, [pc, #48]	@ (8005b68 <TL_Init+0x70>)
 8005b36:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8005b38:	f001 fa16 	bl	8006f68 <HW_IPCC_Init>

  return;
 8005b3c:	bf00      	nop
}
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	20030000 	.word	0x20030000
 8005b44:	20030028 	.word	0x20030028
 8005b48:	20030048 	.word	0x20030048
 8005b4c:	20030058 	.word	0x20030058
 8005b50:	20030068 	.word	0x20030068
 8005b54:	20030070 	.word	0x20030070
 8005b58:	20030078 	.word	0x20030078
 8005b5c:	20030080 	.word	0x20030080
 8005b60:	2003009c 	.word	0x2003009c
 8005b64:	200300a0 	.word	0x200300a0
 8005b68:	200300ac 	.word	0x200300ac

08005b6c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8005b78:	4811      	ldr	r0, [pc, #68]	@ (8005bc0 <TL_BLE_Init+0x54>)
 8005b7a:	f000 fa33 	bl	8005fe4 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8005b7e:	4b11      	ldr	r3, [pc, #68]	@ (8005bc4 <TL_BLE_Init+0x58>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	68da      	ldr	r2, [r3, #12]
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	4a0c      	ldr	r2, [pc, #48]	@ (8005bc8 <TL_BLE_Init+0x5c>)
 8005b98:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	4a08      	ldr	r2, [pc, #32]	@ (8005bc0 <TL_BLE_Init+0x54>)
 8005b9e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8005ba0:	f001 f9f8 	bl	8006f94 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a08      	ldr	r2, [pc, #32]	@ (8005bcc <TL_BLE_Init+0x60>)
 8005baa:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	4a07      	ldr	r2, [pc, #28]	@ (8005bd0 <TL_BLE_Init+0x64>)
 8005bb2:	6013      	str	r3, [r2, #0]

  return 0;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	200300c8 	.word	0x200300c8
 8005bc4:	20030000 	.word	0x20030000
 8005bc8:	20030a58 	.word	0x20030a58
 8005bcc:	20000264 	.word	0x20000264
 8005bd0:	20000268 	.word	0x20000268

08005bd4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	460b      	mov	r3, r1
 8005bde:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8005be0:	4b09      	ldr	r3, [pc, #36]	@ (8005c08 <TL_BLE_SendCmd+0x34>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2201      	movs	r2, #1
 8005be8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8005bea:	4b07      	ldr	r3, [pc, #28]	@ (8005c08 <TL_BLE_SendCmd+0x34>)
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	2001      	movs	r0, #1
 8005bf4:	f000 f970 	bl	8005ed8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8005bf8:	f001 f9e6 	bl	8006fc8 <HW_IPCC_BLE_SendCmd>

  return 0;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20030000 	.word	0x20030000

08005c0c <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8005c12:	e01c      	b.n	8005c4e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8005c14:	1d3b      	adds	r3, r7, #4
 8005c16:	4619      	mov	r1, r3
 8005c18:	4812      	ldr	r0, [pc, #72]	@ (8005c64 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005c1a:	f000 fa82 	bl	8006122 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	7a5b      	ldrb	r3, [r3, #9]
 8005c22:	2b0f      	cmp	r3, #15
 8005c24:	d003      	beq.n	8005c2e <HW_IPCC_BLE_RxEvtNot+0x22>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	7a5b      	ldrb	r3, [r3, #9]
 8005c2a:	2b0e      	cmp	r3, #14
 8005c2c:	d105      	bne.n	8005c3a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4619      	mov	r1, r3
 8005c32:	2002      	movs	r0, #2
 8005c34:	f000 f950 	bl	8005ed8 <OutputDbgTrace>
 8005c38:	e004      	b.n	8005c44 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	2005      	movs	r0, #5
 8005c40:	f000 f94a 	bl	8005ed8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8005c44:	4b08      	ldr	r3, [pc, #32]	@ (8005c68 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	4610      	mov	r0, r2
 8005c4c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8005c4e:	4805      	ldr	r0, [pc, #20]	@ (8005c64 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005c50:	f000 f9d8 	bl	8006004 <LST_is_empty>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0dc      	beq.n	8005c14 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8005c5a:	bf00      	nop
}
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	200300c8 	.word	0x200300c8
 8005c68:	20000264 	.word	0x20000264

08005c6c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 8005c70:	2100      	movs	r1, #0
 8005c72:	2004      	movs	r0, #4
 8005c74:	f000 f930 	bl	8005ed8 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 8005c78:	4b02      	ldr	r3, [pc, #8]	@ (8005c84 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4798      	blx	r3
       
  return;
 8005c7e:	bf00      	nop
}
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	bf00      	nop
 8005c84:	20000268 	.word	0x20000268

08005c88 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8005c94:	480d      	ldr	r0, [pc, #52]	@ (8005ccc <TL_SYS_Init+0x44>)
 8005c96:	f000 f9a5 	bl	8005fe4 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <TL_SYS_Init+0x48>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	4a08      	ldr	r2, [pc, #32]	@ (8005ccc <TL_SYS_Init+0x44>)
 8005cac:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8005cae:	f001 f9bd 	bl	800702c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a07      	ldr	r2, [pc, #28]	@ (8005cd4 <TL_SYS_Init+0x4c>)
 8005cb8:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	4a06      	ldr	r2, [pc, #24]	@ (8005cd8 <TL_SYS_Init+0x50>)
 8005cc0:	6013      	str	r3, [r2, #0]

  return 0;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	200300d0 	.word	0x200300d0
 8005cd0:	20030000 	.word	0x20030000
 8005cd4:	2000026c 	.word	0x2000026c
 8005cd8:	20000270 	.word	0x20000270

08005cdc <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8005ce8:	4b09      	ldr	r3, [pc, #36]	@ (8005d10 <TL_SYS_SendCmd+0x34>)
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2210      	movs	r2, #16
 8005cf0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8005cf2:	4b07      	ldr	r3, [pc, #28]	@ (8005d10 <TL_SYS_SendCmd+0x34>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	2006      	movs	r0, #6
 8005cfc:	f000 f8ec 	bl	8005ed8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8005d00:	f001 f9ae 	bl	8007060 <HW_IPCC_SYS_SendCmd>

  return 0;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3708      	adds	r7, #8
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	20030000 	.word	0x20030000

08005d14 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005d18:	4b07      	ldr	r3, [pc, #28]	@ (8005d38 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	2007      	movs	r0, #7
 8005d22:	f000 f8d9 	bl	8005ed8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005d26:	4b05      	ldr	r3, [pc, #20]	@ (8005d3c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a03      	ldr	r2, [pc, #12]	@ (8005d38 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005d2c:	68d2      	ldr	r2, [r2, #12]
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	4610      	mov	r0, r2
 8005d32:	4798      	blx	r3

  return;
 8005d34:	bf00      	nop
}
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	20030000 	.word	0x20030000
 8005d3c:	2000026c 	.word	0x2000026c

08005d40 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005d46:	e00e      	b.n	8005d66 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8005d48:	1d3b      	adds	r3, r7, #4
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	480b      	ldr	r0, [pc, #44]	@ (8005d7c <HW_IPCC_SYS_EvtNot+0x3c>)
 8005d4e:	f000 f9e8 	bl	8006122 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4619      	mov	r1, r3
 8005d56:	2008      	movs	r0, #8
 8005d58:	f000 f8be 	bl	8005ed8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8005d5c:	4b08      	ldr	r3, [pc, #32]	@ (8005d80 <HW_IPCC_SYS_EvtNot+0x40>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	4610      	mov	r0, r2
 8005d64:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005d66:	4805      	ldr	r0, [pc, #20]	@ (8005d7c <HW_IPCC_SYS_EvtNot+0x3c>)
 8005d68:	f000 f94c 	bl	8006004 <LST_is_empty>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0ea      	beq.n	8005d48 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8005d72:	bf00      	nop
}
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	200300d0 	.word	0x200300d0
 8005d80:	20000270 	.word	0x20000270

08005d84 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8005d8c:	4817      	ldr	r0, [pc, #92]	@ (8005dec <TL_MM_Init+0x68>)
 8005d8e:	f000 f929 	bl	8005fe4 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8005d92:	4817      	ldr	r0, [pc, #92]	@ (8005df0 <TL_MM_Init+0x6c>)
 8005d94:	f000 f926 	bl	8005fe4 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8005d98:	4b16      	ldr	r3, [pc, #88]	@ (8005df4 <TL_MM_Init+0x70>)
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	4a16      	ldr	r2, [pc, #88]	@ (8005df8 <TL_MM_Init+0x74>)
 8005d9e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8005da0:	4b15      	ldr	r3, [pc, #84]	@ (8005df8 <TL_MM_Init+0x74>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6892      	ldr	r2, [r2, #8]
 8005da8:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8005daa:	4b13      	ldr	r3, [pc, #76]	@ (8005df8 <TL_MM_Init+0x74>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	68d2      	ldr	r2, [r2, #12]
 8005db2:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8005db4:	4b10      	ldr	r3, [pc, #64]	@ (8005df8 <TL_MM_Init+0x74>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a0c      	ldr	r2, [pc, #48]	@ (8005dec <TL_MM_Init+0x68>)
 8005dba:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8005dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8005df8 <TL_MM_Init+0x74>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8005dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8005df8 <TL_MM_Init+0x74>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	6852      	ldr	r2, [r2, #4]
 8005dce:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8005dd0:	4b09      	ldr	r3, [pc, #36]	@ (8005df8 <TL_MM_Init+0x74>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6912      	ldr	r2, [r2, #16]
 8005dd8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8005dda:	4b07      	ldr	r3, [pc, #28]	@ (8005df8 <TL_MM_Init+0x74>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6952      	ldr	r2, [r2, #20]
 8005de2:	619a      	str	r2, [r3, #24]

  return;
 8005de4:	bf00      	nop
}
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	200300b8 	.word	0x200300b8
 8005df0:	2000025c 	.word	0x2000025c
 8005df4:	20030000 	.word	0x20030000
 8005df8:	20000274 	.word	0x20000274

08005dfc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	4807      	ldr	r0, [pc, #28]	@ (8005e24 <TL_MM_EvtDone+0x28>)
 8005e08:	f000 f944 	bl	8006094 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	2000      	movs	r0, #0
 8005e10:	f000 f862 	bl	8005ed8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8005e14:	4804      	ldr	r0, [pc, #16]	@ (8005e28 <TL_MM_EvtDone+0x2c>)
 8005e16:	f001 f969 	bl	80070ec <HW_IPCC_MM_SendFreeBuf>

  return;
 8005e1a:	bf00      	nop
}
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	2000025c 	.word	0x2000025c
 8005e28:	08005e2d 	.word	0x08005e2d

08005e2c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8005e32:	e00c      	b.n	8005e4e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8005e34:	1d3b      	adds	r3, r7, #4
 8005e36:	4619      	mov	r1, r3
 8005e38:	480a      	ldr	r0, [pc, #40]	@ (8005e64 <SendFreeBuf+0x38>)
 8005e3a:	f000 f972 	bl	8006122 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e68 <SendFreeBuf+0x3c>)
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f000 f923 	bl	8006094 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8005e4e:	4805      	ldr	r0, [pc, #20]	@ (8005e64 <SendFreeBuf+0x38>)
 8005e50:	f000 f8d8 	bl	8006004 <LST_is_empty>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0ec      	beq.n	8005e34 <SendFreeBuf+0x8>
  }

  return;
 8005e5a:	bf00      	nop
}
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	2000025c 	.word	0x2000025c
 8005e68:	20030000 	.word	0x20030000

08005e6c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8005e70:	4805      	ldr	r0, [pc, #20]	@ (8005e88 <TL_TRACES_Init+0x1c>)
 8005e72:	f000 f8b7 	bl	8005fe4 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8005e76:	4b05      	ldr	r3, [pc, #20]	@ (8005e8c <TL_TRACES_Init+0x20>)
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	4a03      	ldr	r2, [pc, #12]	@ (8005e88 <TL_TRACES_Init+0x1c>)
 8005e7c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8005e7e:	f001 f987 	bl	8007190 <HW_IPCC_TRACES_Init>

  return;
 8005e82:	bf00      	nop
}
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200300c0 	.word	0x200300c0
 8005e8c:	20030000 	.word	0x20030000

08005e90 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8005e96:	e008      	b.n	8005eaa <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8005e98:	1d3b      	adds	r3, r7, #4
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	4808      	ldr	r0, [pc, #32]	@ (8005ec0 <HW_IPCC_TRACES_EvtNot+0x30>)
 8005e9e:	f000 f940 	bl	8006122 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 f80d 	bl	8005ec4 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8005eaa:	4805      	ldr	r0, [pc, #20]	@ (8005ec0 <HW_IPCC_TRACES_EvtNot+0x30>)
 8005eac:	f000 f8aa 	bl	8006004 <LST_is_empty>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d0f0      	beq.n	8005e98 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8005eb6:	bf00      	nop
}
 8005eb8:	3708      	adds	r7, #8
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	200300c0 	.word	0x200300c0

08005ec4 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b087      	sub	sp, #28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	4603      	mov	r3, r0
 8005ee0:	6039      	str	r1, [r7, #0]
 8005ee2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 8005ee4:	79fb      	ldrb	r3, [r7, #7]
 8005ee6:	2b08      	cmp	r3, #8
 8005ee8:	d84c      	bhi.n	8005f84 <OutputDbgTrace+0xac>
 8005eea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef0 <OutputDbgTrace+0x18>)
 8005eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef0:	08005f15 	.word	0x08005f15
 8005ef4:	08005f39 	.word	0x08005f39
 8005ef8:	08005f45 	.word	0x08005f45
 8005efc:	08005f3f 	.word	0x08005f3f
 8005f00:	08005f85 	.word	0x08005f85
 8005f04:	08005f59 	.word	0x08005f59
 8005f08:	08005f65 	.word	0x08005f65
 8005f0c:	08005f6b 	.word	0x08005f6b
 8005f10:	08005f79 	.word	0x08005f79
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	7a5b      	ldrb	r3, [r3, #9]
 8005f1c:	2bff      	cmp	r3, #255	@ 0xff
 8005f1e:	d005      	beq.n	8005f2c <OutputDbgTrace+0x54>
 8005f20:	2bff      	cmp	r3, #255	@ 0xff
 8005f22:	dc05      	bgt.n	8005f30 <OutputDbgTrace+0x58>
 8005f24:	2b0e      	cmp	r3, #14
 8005f26:	d005      	beq.n	8005f34 <OutputDbgTrace+0x5c>
 8005f28:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 8005f2a:	e001      	b.n	8005f30 <OutputDbgTrace+0x58>
      break;
 8005f2c:	bf00      	nop
 8005f2e:	e02a      	b.n	8005f86 <OutputDbgTrace+0xae>
      break;
 8005f30:	bf00      	nop
 8005f32:	e028      	b.n	8005f86 <OutputDbgTrace+0xae>
      break;
 8005f34:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 8005f36:	e026      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8005f3c:	e023      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8005f42:	e020      	b.n	8005f86 <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	7a5b      	ldrb	r3, [r3, #9]
 8005f4c:	2b0e      	cmp	r3, #14
 8005f4e:	d001      	beq.n	8005f54 <OutputDbgTrace+0x7c>
 8005f50:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8005f52:	e000      	b.n	8005f56 <OutputDbgTrace+0x7e>
      break;
 8005f54:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8005f56:	e016      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	7a5b      	ldrb	r3, [r3, #9]
 8005f60:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8005f62:	e010      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8005f68:	e00d      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	785b      	ldrb	r3, [r3, #1]
 8005f72:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8005f74:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 8005f76:	e006      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	7a5b      	ldrb	r3, [r3, #9]
 8005f80:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8005f82:	e000      	b.n	8005f86 <OutputDbgTrace+0xae>
    
  default:
    break;
 8005f84:	bf00      	nop
  }
  
  return;
 8005f86:	bf00      	nop
}
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop

08005f94 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8005f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005fdc <OTP_Read+0x48>)
 8005fa0:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8005fa2:	e002      	b.n	8005faa <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	3b08      	subs	r3, #8
 8005fa8:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	3307      	adds	r3, #7
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	79fa      	ldrb	r2, [r7, #7]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d003      	beq.n	8005fbe <OTP_Read+0x2a>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	4a09      	ldr	r2, [pc, #36]	@ (8005fe0 <OTP_Read+0x4c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d1f2      	bne.n	8005fa4 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3307      	adds	r3, #7
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	79fa      	ldrb	r2, [r7, #7]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d001      	beq.n	8005fce <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8005fce:	68fb      	ldr	r3, [r7, #12]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	1fff73f8 	.word	0x1fff73f8
 8005fe0:	1fff7000 	.word	0x1fff7000

08005fe4 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	605a      	str	r2, [r3, #4]
}
 8005ff8:	bf00      	nop
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800600c:	f3ef 8310 	mrs	r3, PRIMASK
 8006010:	60fb      	str	r3, [r7, #12]
  return(result);
 8006012:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006014:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8006016:	b672      	cpsid	i
}
 8006018:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	429a      	cmp	r2, r3
 8006022:	d102      	bne.n	800602a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	75fb      	strb	r3, [r7, #23]
 8006028:	e001      	b.n	800602e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800602a:	2300      	movs	r3, #0
 800602c:	75fb      	strb	r3, [r7, #23]
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	f383 8810 	msr	PRIMASK, r3
}
 8006038:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800603a:	7dfb      	ldrb	r3, [r7, #23]
}
 800603c:	4618      	mov	r0, r3
 800603e:	371c      	adds	r7, #28
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006052:	f3ef 8310 	mrs	r3, PRIMASK
 8006056:	60fb      	str	r3, [r7, #12]
  return(result);
 8006058:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800605a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800605c:	b672      	cpsid	i
}
 800605e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	605a      	str	r2, [r3, #4]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f383 8810 	msr	PRIMASK, r3
}
 8006086:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8006088:	bf00      	nop
 800608a:	371c      	adds	r7, #28
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800609e:	f3ef 8310 	mrs	r3, PRIMASK
 80060a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80060a4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80060a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80060a8:	b672      	cpsid	i
}
 80060aa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f383 8810 	msr	PRIMASK, r3
}
 80060d2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80060d4:	bf00      	nop
 80060d6:	371c      	adds	r7, #28
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e8:	f3ef 8310 	mrs	r3, PRIMASK
 80060ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80060ee:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80060f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80060f2:	b672      	cpsid	i
}
 80060f4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	6812      	ldr	r2, [r2, #0]
 80060fe:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	6852      	ldr	r2, [r2, #4]
 8006108:	605a      	str	r2, [r3, #4]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f383 8810 	msr	PRIMASK, r3
}
 8006114:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8006116:	bf00      	nop
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b086      	sub	sp, #24
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
 800612a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800612c:	f3ef 8310 	mrs	r3, PRIMASK
 8006130:	60fb      	str	r3, [r7, #12]
  return(result);
 8006132:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006134:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006136:	b672      	cpsid	i
}
 8006138:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4618      	mov	r0, r3
 8006148:	f7ff ffca 	bl	80060e0 <LST_remove_node>
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f383 8810 	msr	PRIMASK, r3
}
 8006156:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8006158:	bf00      	nop
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8006160:	b480      	push	{r7}
 8006162:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8006164:	4b03      	ldr	r3, [pc, #12]	@ (8006174 <LL_FLASH_GetUDN+0x14>)
 8006166:	681b      	ldr	r3, [r3, #0]
}
 8006168:	4618      	mov	r0, r3
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	1fff7580 	.word	0x1fff7580

08006178 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8006178:	b480      	push	{r7}
 800617a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800617c:	4b03      	ldr	r3, [pc, #12]	@ (800618c <LL_FLASH_GetDeviceID+0x14>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	b2db      	uxtb	r3, r3
}
 8006182:	4618      	mov	r0, r3
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	1fff7584 	.word	0x1fff7584

08006190 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8006194:	4b03      	ldr	r3, [pc, #12]	@ (80061a4 <LL_FLASH_GetSTCompanyID+0x14>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	0a1b      	lsrs	r3, r3, #8
}
 800619a:	4618      	mov	r0, r3
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	1fff7584 	.word	0x1fff7584

080061a8 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b092      	sub	sp, #72	@ 0x48
 80061ac:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80061ae:	2392      	movs	r3, #146	@ 0x92
 80061b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80061b4:	463b      	mov	r3, r7
 80061b6:	2243      	movs	r2, #67	@ 0x43
 80061b8:	2100      	movs	r1, #0
 80061ba:	4618      	mov	r0, r3
 80061bc:	f001 fb1d 	bl	80077fa <memset>
 80061c0:	2344      	movs	r3, #68	@ 0x44
 80061c2:	82bb      	strh	r3, [r7, #20]
 80061c4:	2308      	movs	r3, #8
 80061c6:	82fb      	strh	r3, [r7, #22]
 80061c8:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 80061cc:	833b      	strh	r3, [r7, #24]
 80061ce:	2302      	movs	r3, #2
 80061d0:	76bb      	strb	r3, [r7, #26]
 80061d2:	2301      	movs	r3, #1
 80061d4:	76fb      	strb	r3, [r7, #27]
 80061d6:	2312      	movs	r3, #18
 80061d8:	773b      	strb	r3, [r7, #28]
 80061da:	2329      	movs	r3, #41	@ 0x29
 80061dc:	777b      	strb	r3, [r7, #29]
 80061de:	239c      	movs	r3, #156	@ 0x9c
 80061e0:	83fb      	strh	r3, [r7, #30]
 80061e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80061e6:	843b      	strh	r3, [r7, #32]
 80061e8:	2302      	movs	r3, #2
 80061ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80061f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061f4:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 80061f8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80061fa:	2301      	movs	r3, #1
 80061fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006200:	2320      	movs	r3, #32
 8006202:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8006206:	2303      	movs	r3, #3
 8006208:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800620c:	f240 6372 	movw	r3, #1650	@ 0x672
 8006210:	867b      	strh	r3, [r7, #50]	@ 0x32
 8006212:	230d      	movs	r3, #13
 8006214:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8006218:	2304      	movs	r3, #4
 800621a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800621e:	f000 f929 	bl	8006474 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8006222:	2101      	movs	r1, #1
 8006224:	2002      	movs	r0, #2
 8006226:	f000 ffeb 	bl	8007200 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800622a:	4a1c      	ldr	r2, [pc, #112]	@ (800629c <APP_BLE_Init+0xf4>)
 800622c:	2100      	movs	r1, #0
 800622e:	2002      	movs	r0, #2
 8006230:	f001 f998 	bl	8007564 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8006234:	463b      	mov	r3, r7
 8006236:	4618      	mov	r0, r3
 8006238:	f7ff f892 	bl	8005360 <SHCI_C2_BLE_Init>
 800623c:	4603      	mov	r3, r0
 800623e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (status != SHCI_Success)
 8006242:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <APP_BLE_Init+0xa6>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800624a:	f7fa fea1 	bl	8000f90 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800624e:	f000 f927 	bl	80064a0 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8006252:	f7fe ffdf 	bl	8005214 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006256:	4b12      	ldr	r3, [pc, #72]	@ (80062a0 <APP_BLE_Init+0xf8>)
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800625e:	4b10      	ldr	r3, [pc, #64]	@ (80062a0 <APP_BLE_Init+0xf8>)
 8006260:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006264:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8006266:	4a0f      	ldr	r2, [pc, #60]	@ (80062a4 <APP_BLE_Init+0xfc>)
 8006268:	2100      	movs	r1, #0
 800626a:	2001      	movs	r0, #1
 800626c:	f001 f97a 	bl	8007564 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8006270:	2006      	movs	r0, #6
 8006272:	f7fe fe43 	bl	8004efc <aci_hal_set_radio_activity_mask>
 8006276:	4603      	mov	r3, r0
 8006278:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800627c:	f000 fafe 	bl	800687c <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8006280:	4b07      	ldr	r3, [pc, #28]	@ (80062a0 <APP_BLE_Init+0xf8>)
 8006282:	2200      	movs	r2, #0
 8006284:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8006286:	4b06      	ldr	r3, [pc, #24]	@ (80062a0 <APP_BLE_Init+0xf8>)
 8006288:	2200      	movs	r2, #0
 800628a:	739a      	strb	r2, [r3, #14]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800628c:	2001      	movs	r0, #1
 800628e:	f000 f9af 	bl	80065f0 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8006292:	bf00      	nop
}
 8006294:	3748      	adds	r7, #72	@ 0x48
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	0800557d 	.word	0x0800557d
 80062a0:	20000280 	.word	0x20000280
 80062a4:	080066d9 	.word	0x080066d9

080062a8 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08c      	sub	sp, #48	@ 0x30
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 80062b0:	2392      	movs	r3, #146	@ 0x92
 80062b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	3301      	adds	r3, #1
 80062ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 80062bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	2bff      	cmp	r3, #255	@ 0xff
 80062c2:	d05c      	beq.n	800637e <SVCCTL_App_Notification+0xd6>
 80062c4:	2bff      	cmp	r3, #255	@ 0xff
 80062c6:	f300 80c7 	bgt.w	8006458 <SVCCTL_App_Notification+0x1b0>
 80062ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80062cc:	d02b      	beq.n	8006326 <SVCCTL_App_Notification+0x7e>
 80062ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80062d0:	f300 80c2 	bgt.w	8006458 <SVCCTL_App_Notification+0x1b0>
 80062d4:	2b05      	cmp	r3, #5
 80062d6:	d002      	beq.n	80062de <SVCCTL_App_Notification+0x36>
 80062d8:	2b10      	cmp	r3, #16
 80062da:	d020      	beq.n	800631e <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 80062dc:	e0bc      	b.n	8006458 <SVCCTL_App_Notification+0x1b0>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 80062de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e0:	3302      	adds	r3, #2
 80062e2:	60bb      	str	r3, [r7, #8]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	4b5e      	ldr	r3, [pc, #376]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 80062ee:	899b      	ldrh	r3, [r3, #12]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d106      	bne.n	8006302 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 80062f4:	4b5c      	ldr	r3, [pc, #368]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80062fa:	4b5b      	ldr	r3, [pc, #364]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
      Adv_Request(APP_BLE_FAST_ADV);
 8006302:	2001      	movs	r0, #1
 8006304:	f000 f974 	bl	80065f0 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8006308:	4b58      	ldr	r3, [pc, #352]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 800630a:	2201      	movs	r2, #1
 800630c:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800630e:	4b56      	ldr	r3, [pc, #344]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 8006310:	899a      	ldrh	r2, [r3, #12]
 8006312:	4b56      	ldr	r3, [pc, #344]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 8006314:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8006316:	4855      	ldr	r0, [pc, #340]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 8006318:	f000 fa9c 	bl	8006854 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800631c:	e09f      	b.n	800645e <SVCCTL_App_Notification+0x1b6>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	3302      	adds	r3, #2
 8006322:	60fb      	str	r3, [r7, #12]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 8006324:	e09b      	b.n	800645e <SVCCTL_App_Notification+0x1b6>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8006326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006328:	3302      	adds	r3, #2
 800632a:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d001      	beq.n	8006338 <SVCCTL_App_Notification+0x90>
 8006334:	2b03      	cmp	r3, #3
          break;
 8006336:	e021      	b.n	800637c <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	3301      	adds	r3, #1
 800633c:	613b      	str	r3, [r7, #16]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800633e:	4b4a      	ldr	r3, [pc, #296]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 8006340:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8006344:	2b04      	cmp	r3, #4
 8006346:	d104      	bne.n	8006352 <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8006348:	4b47      	ldr	r3, [pc, #284]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 800634a:	2206      	movs	r2, #6
 800634c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8006350:	e003      	b.n	800635a <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8006352:	4b45      	ldr	r3, [pc, #276]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 8006354:	2205      	movs	r2, #5
 8006356:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006360:	b29a      	uxth	r2, r3
 8006362:	4b41      	ldr	r3, [pc, #260]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 8006364:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8006366:	4b41      	ldr	r3, [pc, #260]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 8006368:	2200      	movs	r2, #0
 800636a:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800636c:	4b3e      	ldr	r3, [pc, #248]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 800636e:	899a      	ldrh	r2, [r3, #12]
 8006370:	4b3e      	ldr	r3, [pc, #248]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 8006372:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8006374:	483d      	ldr	r0, [pc, #244]	@ (800646c <SVCCTL_App_Notification+0x1c4>)
 8006376:	f000 fa6d 	bl	8006854 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800637a:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800637c:	e06f      	b.n	800645e <SVCCTL_App_Notification+0x1b6>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800637e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006380:	3302      	adds	r3, #2
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8006384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006386:	881b      	ldrh	r3, [r3, #0]
 8006388:	b29b      	uxth	r3, r3
 800638a:	f641 0204 	movw	r2, #6148	@ 0x1804
 800638e:	4293      	cmp	r3, r2
 8006390:	d05c      	beq.n	800644c <SVCCTL_App_Notification+0x1a4>
 8006392:	f641 0204 	movw	r2, #6148	@ 0x1804
 8006396:	4293      	cmp	r3, r2
 8006398:	dc60      	bgt.n	800645c <SVCCTL_App_Notification+0x1b4>
 800639a:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800639e:	4293      	cmp	r3, r2
 80063a0:	d04a      	beq.n	8006438 <SVCCTL_App_Notification+0x190>
 80063a2:	f640 420e 	movw	r2, #3086	@ 0xc0e
 80063a6:	4293      	cmp	r3, r2
 80063a8:	dc58      	bgt.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ae:	d04f      	beq.n	8006450 <SVCCTL_App_Notification+0x1a8>
 80063b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063b4:	dc52      	bgt.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063b6:	2b06      	cmp	r3, #6
 80063b8:	d044      	beq.n	8006444 <SVCCTL_App_Notification+0x19c>
 80063ba:	2b06      	cmp	r3, #6
 80063bc:	db4e      	blt.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063be:	f240 420a 	movw	r2, #1034	@ 0x40a
 80063c2:	4293      	cmp	r3, r2
 80063c4:	dc4a      	bgt.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ca:	dd47      	ble.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063cc:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 80063d0:	2b09      	cmp	r3, #9
 80063d2:	d843      	bhi.n	800645c <SVCCTL_App_Notification+0x1b4>
 80063d4:	a201      	add	r2, pc, #4	@ (adr r2, 80063dc <SVCCTL_App_Notification+0x134>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	08006431 	.word	0x08006431
 80063e0:	08006405 	.word	0x08006405
 80063e4:	0800645d 	.word	0x0800645d
 80063e8:	0800645d 	.word	0x0800645d
 80063ec:	0800645d 	.word	0x0800645d
 80063f0:	0800645d 	.word	0x0800645d
 80063f4:	08006455 	.word	0x08006455
 80063f8:	0800645d 	.word	0x0800645d
 80063fc:	0800641d 	.word	0x0800641d
 8006400:	08006455 	.word	0x08006455
          pin = BLE_DEFAULT_PIN;
 8006404:	4b1a      	ldr	r3, [pc, #104]	@ (8006470 <SVCCTL_App_Notification+0x1c8>)
 8006406:	623b      	str	r3, [r7, #32]
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 8006408:	4b17      	ldr	r3, [pc, #92]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 800640a:	899b      	ldrh	r3, [r3, #12]
 800640c:	6a39      	ldr	r1, [r7, #32]
 800640e:	4618      	mov	r0, r3
 8006410:	f7fd ff76 	bl	8004300 <aci_gap_pass_key_resp>
 8006414:	4603      	mov	r3, r0
 8006416:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800641a:	e01c      	b.n	8006456 <SVCCTL_App_Notification+0x1ae>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800641c:	4b12      	ldr	r3, [pc, #72]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 800641e:	899b      	ldrh	r3, [r3, #12]
 8006420:	2101      	movs	r1, #1
 8006422:	4618      	mov	r0, r3
 8006424:	f7fe f916 	bl	8004654 <aci_gap_numeric_comparison_value_confirm_yesno>
 8006428:	4603      	mov	r3, r0
 800642a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800642e:	e012      	b.n	8006456 <SVCCTL_App_Notification+0x1ae>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8006430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006432:	3302      	adds	r3, #2
 8006434:	61fb      	str	r3, [r7, #28]
          break;
 8006436:	e00e      	b.n	8006456 <SVCCTL_App_Notification+0x1ae>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8006438:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <SVCCTL_App_Notification+0x1c0>)
 800643a:	899b      	ldrh	r3, [r3, #12]
 800643c:	4618      	mov	r0, r3
 800643e:	f7fe fc1c 	bl	8004c7a <aci_gatt_confirm_indication>
        break;
 8006442:	e008      	b.n	8006456 <SVCCTL_App_Notification+0x1ae>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 8006444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006446:	3302      	adds	r3, #2
 8006448:	61bb      	str	r3, [r7, #24]
          break;
 800644a:	e004      	b.n	8006456 <SVCCTL_App_Notification+0x1ae>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800644c:	bf00      	nop
 800644e:	e005      	b.n	800645c <SVCCTL_App_Notification+0x1b4>
          break;
 8006450:	bf00      	nop
 8006452:	e003      	b.n	800645c <SVCCTL_App_Notification+0x1b4>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8006454:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8006456:	e001      	b.n	800645c <SVCCTL_App_Notification+0x1b4>
      break;
 8006458:	bf00      	nop
 800645a:	e000      	b.n	800645e <SVCCTL_App_Notification+0x1b6>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800645c:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800645e:	2301      	movs	r3, #1
}
 8006460:	4618      	mov	r0, r3
 8006462:	3730      	adds	r7, #48	@ 0x30
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	20000280 	.word	0x20000280
 800646c:	200002f8 	.word	0x200002f8
 8006470:	0001b207 	.word	0x0001b207

08006474 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800647a:	4b06      	ldr	r3, [pc, #24]	@ (8006494 <Ble_Tl_Init+0x20>)
 800647c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800647e:	4b06      	ldr	r3, [pc, #24]	@ (8006498 <Ble_Tl_Init+0x24>)
 8006480:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8006482:	463b      	mov	r3, r7
 8006484:	4619      	mov	r1, r3
 8006486:	4805      	ldr	r0, [pc, #20]	@ (800649c <Ble_Tl_Init+0x28>)
 8006488:	f7ff f85c 	bl	8005544 <hci_init>

  return;
 800648c:	bf00      	nop
}
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	200300d8 	.word	0x200300d8
 8006498:	08006795 	.word	0x08006795
 800649c:	0800675d 	.word	0x0800675d

080064a0 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80064a0:	b5b0      	push	{r4, r5, r7, lr}
 80064a2:	b08c      	sub	sp, #48	@ 0x30
 80064a4:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80064a6:	2300      	movs	r3, #0
 80064a8:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80064aa:	2392      	movs	r3, #146	@ 0x92
 80064ac:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 80064ae:	f7fe fd79 	bl	8004fa4 <hci_reset>
 80064b2:	4603      	mov	r3, r0
 80064b4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 80064b6:	f000 f8cb 	bl	8006650 <BleGetBdAddress>
 80064ba:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	2106      	movs	r1, #6
 80064c0:	2000      	movs	r0, #0
 80064c2:	f7fe fc2f 	bl	8004d24 <aci_hal_write_config_data>
 80064c6:	4603      	mov	r3, r0
 80064c8:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 80064ca:	4a45      	ldr	r2, [pc, #276]	@ (80065e0 <Ble_Hci_Gap_Gatt_Init+0x140>)
 80064cc:	2110      	movs	r1, #16
 80064ce:	2018      	movs	r0, #24
 80064d0:	f7fe fc28 	bl	8004d24 <aci_hal_write_config_data>
 80064d4:	4603      	mov	r3, r0
 80064d6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 80064d8:	4a42      	ldr	r2, [pc, #264]	@ (80065e4 <Ble_Hci_Gap_Gatt_Init+0x144>)
 80064da:	2110      	movs	r1, #16
 80064dc:	2008      	movs	r0, #8
 80064de:	f7fe fc21 	bl	8004d24 <aci_hal_write_config_data>
 80064e2:	4603      	mov	r3, r0
 80064e4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80064e6:	2118      	movs	r1, #24
 80064e8:	2001      	movs	r0, #1
 80064ea:	f7fe fca0 	bl	8004e2e <aci_hal_set_tx_power_level>
 80064ee:	4603      	mov	r3, r0
 80064f0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 80064f2:	f7fe f916 	bl	8004722 <aci_gatt_init>
 80064f6:	4603      	mov	r3, r0
 80064f8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 80064fa:	2300      	movs	r3, #0
 80064fc:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
 8006500:	f043 0301 	orr.w	r3, r3, #1
 8006504:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8006506:	7bfb      	ldrb	r3, [r7, #15]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d01f      	beq.n	800654c <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800650c:	4b36      	ldr	r3, [pc, #216]	@ (80065e8 <Ble_Hci_Gap_Gatt_Init+0x148>)
 800650e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8006510:	1dba      	adds	r2, r7, #6
 8006512:	7bf8      	ldrb	r0, [r7, #15]
 8006514:	1cbb      	adds	r3, r7, #2
 8006516:	9301      	str	r3, [sp, #4]
 8006518:	1d3b      	adds	r3, r7, #4
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	4613      	mov	r3, r2
 800651e:	2208      	movs	r2, #8
 8006520:	2100      	movs	r1, #0
 8006522:	f7fd ff54 	bl	80043ce <aci_gap_init>
 8006526:	4603      	mov	r3, r0
 8006528:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800652a:	88fc      	ldrh	r4, [r7, #6]
 800652c:	88bd      	ldrh	r5, [r7, #4]
 800652e:	68b8      	ldr	r0, [r7, #8]
 8006530:	f7f9 fe24 	bl	800017c <strlen>
 8006534:	4603      	mov	r3, r0
 8006536:	b2da      	uxtb	r2, r3
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	4613      	mov	r3, r2
 800653e:	2200      	movs	r2, #0
 8006540:	4629      	mov	r1, r5
 8006542:	4620      	mov	r0, r4
 8006544:	f7fe faf0 	bl	8004b28 <aci_gatt_update_char_value>
 8006548:	4603      	mov	r3, r0
 800654a:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800654c:	88f8      	ldrh	r0, [r7, #6]
 800654e:	8879      	ldrh	r1, [r7, #2]
 8006550:	463b      	mov	r3, r7
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	2302      	movs	r3, #2
 8006556:	2200      	movs	r2, #0
 8006558:	f7fe fae6 	bl	8004b28 <aci_gatt_update_char_value>
 800655c:	4603      	mov	r3, r0
 800655e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8006560:	2202      	movs	r2, #2
 8006562:	2102      	movs	r1, #2
 8006564:	2000      	movs	r0, #0
 8006566:	f7fe fd41 	bl	8004fec <hci_le_set_default_phy>
 800656a:	4603      	mov	r3, r0
 800656c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800656e:	4b1f      	ldr	r3, [pc, #124]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006570:	2201      	movs	r2, #1
 8006572:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8006574:	4b1d      	ldr	r3, [pc, #116]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	4618      	mov	r0, r3
 800657a:	f7fd fda9 	bl	80040d0 <aci_gap_set_io_capability>
 800657e:	4603      	mov	r3, r0
 8006580:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8006582:	4b1a      	ldr	r3, [pc, #104]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006584:	2201      	movs	r2, #1
 8006586:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8006588:	4b18      	ldr	r3, [pc, #96]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 800658a:	2208      	movs	r2, #8
 800658c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800658e:	4b17      	ldr	r3, [pc, #92]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006590:	2210      	movs	r2, #16
 8006592:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8006594:	4b15      	ldr	r3, [pc, #84]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006596:	2200      	movs	r2, #0
 8006598:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800659a:	4b14      	ldr	r3, [pc, #80]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 800659c:	7898      	ldrb	r0, [r3, #2]
 800659e:	4b13      	ldr	r3, [pc, #76]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 80065a0:	7859      	ldrb	r1, [r3, #1]
 80065a2:	4b12      	ldr	r3, [pc, #72]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 80065a4:	78db      	ldrb	r3, [r3, #3]
 80065a6:	4a11      	ldr	r2, [pc, #68]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 80065a8:	7912      	ldrb	r2, [r2, #4]
 80065aa:	2400      	movs	r4, #0
 80065ac:	9404      	str	r4, [sp, #16]
 80065ae:	2400      	movs	r4, #0
 80065b0:	9403      	str	r4, [sp, #12]
 80065b2:	2401      	movs	r4, #1
 80065b4:	9402      	str	r4, [sp, #8]
 80065b6:	9201      	str	r2, [sp, #4]
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	2300      	movs	r3, #0
 80065bc:	2201      	movs	r2, #1
 80065be:	f7fd fddb 	bl	8004178 <aci_gap_set_authentication_requirement>
 80065c2:	4603      	mov	r3, r0
 80065c4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80065c6:	4b09      	ldr	r3, [pc, #36]	@ (80065ec <Ble_Hci_Gap_Gatt_Init+0x14c>)
 80065c8:	789b      	ldrb	r3, [r3, #2]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <Ble_Hci_Gap_Gatt_Init+0x136>
  {
    ret = aci_gap_configure_whitelist();
 80065ce:	f7fe f81d 	bl	800460c <aci_gap_configure_filter_accept_list>
 80065d2:	4603      	mov	r3, r0
 80065d4:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 80065d6:	bf00      	nop
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bdb0      	pop	{r4, r5, r7, pc}
 80065de:	bf00      	nop
 80065e0:	08007a94 	.word	0x08007a94
 80065e4:	08007aa4 	.word	0x08007aa4
 80065e8:	080078d0 	.word	0x080078d0
 80065ec:	20000280 	.word	0x20000280

080065f0 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b08c      	sub	sp, #48	@ 0x30
 80065f4:	af08      	add	r7, sp, #32
 80065f6:	4603      	mov	r3, r0
 80065f8:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80065fa:	2392      	movs	r3, #146	@ 0x92
 80065fc:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80065fe:	4a12      	ldr	r2, [pc, #72]	@ (8006648 <Adv_Request+0x58>)
 8006600:	79fb      	ldrb	r3, [r7, #7]
 8006602:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8006606:	2300      	movs	r3, #0
 8006608:	9306      	str	r3, [sp, #24]
 800660a:	2300      	movs	r3, #0
 800660c:	9305      	str	r3, [sp, #20]
 800660e:	2300      	movs	r3, #0
 8006610:	9304      	str	r3, [sp, #16]
 8006612:	2300      	movs	r3, #0
 8006614:	9303      	str	r3, [sp, #12]
 8006616:	2300      	movs	r3, #0
 8006618:	9302      	str	r3, [sp, #8]
 800661a:	2300      	movs	r3, #0
 800661c:	9301      	str	r3, [sp, #4]
 800661e:	2300      	movs	r3, #0
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	2300      	movs	r3, #0
 8006624:	22a0      	movs	r2, #160	@ 0xa0
 8006626:	2180      	movs	r1, #128	@ 0x80
 8006628:	2000      	movs	r0, #0
 800662a:	f7fd fc57 	bl	8003edc <aci_gap_set_discoverable>
 800662e:	4603      	mov	r3, r0
 8006630:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8006632:	4906      	ldr	r1, [pc, #24]	@ (800664c <Adv_Request+0x5c>)
 8006634:	2014      	movs	r0, #20
 8006636:	f7fd ff77 	bl	8004528 <aci_gap_update_adv_data>
 800663a:	4603      	mov	r3, r0
 800663c:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800663e:	bf00      	nop
}
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	20000280 	.word	0x20000280
 800664c:	20000014 	.word	0x20000014

08006650 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8006656:	f7ff fd83 	bl	8006160 <LL_FLASH_GetUDN>
 800665a:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006662:	d023      	beq.n	80066ac <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8006664:	f7ff fd94 	bl	8006190 <LL_FLASH_GetSTCompanyID>
 8006668:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800666a:	f7ff fd85 	bl	8006178 <LL_FLASH_GetDeviceID>
 800666e:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	b2da      	uxtb	r2, r3
 8006674:	4b16      	ldr	r3, [pc, #88]	@ (80066d0 <BleGetBdAddress+0x80>)
 8006676:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	0a1b      	lsrs	r3, r3, #8
 800667c:	b2da      	uxtb	r2, r3
 800667e:	4b14      	ldr	r3, [pc, #80]	@ (80066d0 <BleGetBdAddress+0x80>)
 8006680:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	4b12      	ldr	r3, [pc, #72]	@ (80066d0 <BleGetBdAddress+0x80>)
 8006688:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	b2da      	uxtb	r2, r3
 800668e:	4b10      	ldr	r3, [pc, #64]	@ (80066d0 <BleGetBdAddress+0x80>)
 8006690:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	0a1b      	lsrs	r3, r3, #8
 8006696:	b2da      	uxtb	r2, r3
 8006698:	4b0d      	ldr	r3, [pc, #52]	@ (80066d0 <BleGetBdAddress+0x80>)
 800669a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	0c1b      	lsrs	r3, r3, #16
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	4b0b      	ldr	r3, [pc, #44]	@ (80066d0 <BleGetBdAddress+0x80>)
 80066a4:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 80066a6:	4b0a      	ldr	r3, [pc, #40]	@ (80066d0 <BleGetBdAddress+0x80>)
 80066a8:	617b      	str	r3, [r7, #20]
 80066aa:	e00b      	b.n	80066c4 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 80066ac:	2000      	movs	r0, #0
 80066ae:	f7ff fc71 	bl	8005f94 <OTP_Read>
 80066b2:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	617b      	str	r3, [r7, #20]
 80066be:	e001      	b.n	80066c4 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80066c0:	4b04      	ldr	r3, [pc, #16]	@ (80066d4 <BleGetBdAddress+0x84>)
 80066c2:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 80066c4:	697b      	ldr	r3, [r7, #20]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	20000278 	.word	0x20000278
 80066d4:	08007a8c 	.word	0x08007a8c

080066d8 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 80066de:	4b0a      	ldr	r3, [pc, #40]	@ (8006708 <Adv_Cancel+0x30>)
 80066e0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80066e4:	2b05      	cmp	r3, #5
 80066e6:	d00a      	beq.n	80066fe <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80066e8:	2392      	movs	r3, #146	@ 0x92
 80066ea:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 80066ec:	f7fd fbd2 	bl	8003e94 <aci_gap_set_non_discoverable>
 80066f0:	4603      	mov	r3, r0
 80066f2:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80066f4:	4b04      	ldr	r3, [pc, #16]	@ (8006708 <Adv_Cancel+0x30>)
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 80066fc:	bf00      	nop
 80066fe:	bf00      	nop
}
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20000280 	.word	0x20000280

0800670c <APP_BLE_Key_Button1_Action>:
  return;
}
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

/* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
void APP_BLE_Key_Button1_Action(void) { P2PS_APP_SW1_Button_Action(); }
 800670c:	b580      	push	{r7, lr}
 800670e:	af00      	add	r7, sp, #0
 8006710:	f000 f8fa 	bl	8006908 <P2PS_APP_SW1_Button_Action>
 8006714:	bf00      	nop
 8006716:	bd80      	pop	{r7, pc}

08006718 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8006720:	2100      	movs	r1, #0
 8006722:	2002      	movs	r0, #2
 8006724:	f000 ff40 	bl	80075a8 <UTIL_SEQ_SetTask>

  return;
 8006728:	bf00      	nop
}
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8006738:	2001      	movs	r0, #1
 800673a:	f000 ffa1 	bl	8007680 <UTIL_SEQ_SetEvt>

  return;
 800673e:	bf00      	nop
}
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b082      	sub	sp, #8
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800674e:	2001      	movs	r0, #1
 8006750:	f000 ffb6 	bl	80076c0 <UTIL_SEQ_WaitEvt>

  return;
 8006754:	bf00      	nop
}
 8006756:	3708      	adds	r7, #8
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	3308      	adds	r3, #8
 800676e:	4618      	mov	r0, r3
 8006770:	f7fe fda2 	bl	80052b8 <SVCCTL_UserEvtRx>
 8006774:	4603      	mov	r3, r0
 8006776:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8006778:	7afb      	ldrb	r3, [r7, #11]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8006784:	e003      	b.n	800678e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	701a      	strb	r2, [r3, #0]
  return;
 800678c:	bf00      	nop
}
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	4603      	mov	r3, r0
 800679c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800679e:	79fb      	ldrb	r3, [r7, #7]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d002      	beq.n	80067aa <BLE_StatusNot+0x16>
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d006      	beq.n	80067b6 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 80067a8:	e00b      	b.n	80067c2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80067aa:	2307      	movs	r3, #7
 80067ac:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f000 ff26 	bl	8007600 <UTIL_SEQ_PauseTask>
      break;
 80067b4:	e005      	b.n	80067c2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80067b6:	2307      	movs	r3, #7
 80067b8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 ff40 	bl	8007640 <UTIL_SEQ_ResumeTask>
      break;
 80067c0:	bf00      	nop
  }

  return;
 80067c2:	bf00      	nop
}
 80067c4:	3710      	adds	r7, #16
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

	/* USER CODE END CUSTOM_STM_App_Notification_1 */
	switch (pNotification->Custom_Evt_Opcode)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	2b04      	cmp	r3, #4
 80067da:	d830      	bhi.n	800683e <Custom_STM_App_Notification+0x72>
 80067dc:	a201      	add	r2, pc, #4	@ (adr r2, 80067e4 <Custom_STM_App_Notification+0x18>)
 80067de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e2:	bf00      	nop
 80067e4:	0800683f 	.word	0x0800683f
 80067e8:	080067f9 	.word	0x080067f9
 80067ec:	0800682f 	.word	0x0800682f
 80067f0:	08006837 	.word	0x08006837
 80067f4:	0800683f 	.word	0x0800683f
			/* USER CODE END CUSTOM_STM_LED_CTRL_CHAR_READ_EVT */
			break;

		case CUSTOM_STM_LED_CTRL_CHAR_WRITE_NO_RESP_EVT:
			/* USER CODE BEGIN CUSTOM_STM_LED_CTRL_CHAR_WRITE_NO_RESP_EVT */
			if (pNotification->DataTransfered.pPayload[1] == 0x01)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	3301      	adds	r3, #1
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d106      	bne.n	8006812 <Custom_STM_App_Notification+0x46>
			{
				HAL_GPIO_WritePin(LED_NUCLEO_GPIO_Port, LED_NUCLEO_Pin, GPIO_PIN_SET);
 8006804:	2201      	movs	r2, #1
 8006806:	2104      	movs	r1, #4
 8006808:	4810      	ldr	r0, [pc, #64]	@ (800684c <Custom_STM_App_Notification+0x80>)
 800680a:	f7fb f9ff 	bl	8001c0c <HAL_GPIO_WritePin>
				TLC59731_On();
 800680e:	f7fa fdb1 	bl	8001374 <TLC59731_On>
			}
			if (pNotification->DataTransfered.pPayload[1] == 0x00)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	3301      	adds	r3, #1
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d111      	bne.n	8006842 <Custom_STM_App_Notification+0x76>
			{
				HAL_GPIO_WritePin(LED_NUCLEO_GPIO_Port, LED_NUCLEO_Pin, GPIO_PIN_RESET);
 800681e:	2200      	movs	r2, #0
 8006820:	2104      	movs	r1, #4
 8006822:	480a      	ldr	r0, [pc, #40]	@ (800684c <Custom_STM_App_Notification+0x80>)
 8006824:	f7fb f9f2 	bl	8001c0c <HAL_GPIO_WritePin>
				TLC59731_Off();
 8006828:	f7fa fdb4 	bl	8001394 <TLC59731_Off>
			}

			/* USER CODE END CUSTOM_STM_LED_CTRL_CHAR_WRITE_NO_RESP_EVT */
			break;
 800682c:	e009      	b.n	8006842 <Custom_STM_App_Notification+0x76>

		case CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_ENABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_ENABLED_EVT */
			Custom_App_Context.Notify_push_btn_c_Notification_Status = 1;
 800682e:	4b08      	ldr	r3, [pc, #32]	@ (8006850 <Custom_STM_App_Notification+0x84>)
 8006830:	2201      	movs	r2, #1
 8006832:	701a      	strb	r2, [r3, #0]
			/* USER CODE END CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_ENABLED_EVT */
			break;
 8006834:	e006      	b.n	8006844 <Custom_STM_App_Notification+0x78>

		case CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_DISABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_DISABLED_EVT */
			Custom_App_Context.Notify_push_btn_c_Notification_Status = 0;
 8006836:	4b06      	ldr	r3, [pc, #24]	@ (8006850 <Custom_STM_App_Notification+0x84>)
 8006838:	2200      	movs	r2, #0
 800683a:	701a      	strb	r2, [r3, #0]
			/* USER CODE END CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_DISABLED_EVT */
			break;
 800683c:	e002      	b.n	8006844 <Custom_STM_App_Notification+0x78>

		default:
			/* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

			/* USER CODE END CUSTOM_STM_App_Notification_default */
			break;
 800683e:	bf00      	nop
 8006840:	e000      	b.n	8006844 <Custom_STM_App_Notification+0x78>
			break;
 8006842:	bf00      	nop
	}
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

	/* USER CODE END CUSTOM_STM_App_Notification_2 */
	return;
 8006844:	bf00      	nop
}
 8006846:	3708      	adds	r7, #8
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	48000400 	.word	0x48000400
 8006850:	200002fc 	.word	0x200002fc

08006854 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_APP_Notification_1 */

	/* USER CODE END CUSTOM_APP_Notification_1 */

	switch (pNotification->Custom_Evt_Opcode)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d002      	beq.n	800686a <Custom_APP_Notification+0x16>
 8006864:	2b01      	cmp	r3, #1
 8006866:	d002      	beq.n	800686e <Custom_APP_Notification+0x1a>

		default:
			/* USER CODE BEGIN CUSTOM_APP_Notification_default */

			/* USER CODE END CUSTOM_APP_Notification_default */
			break;
 8006868:	e002      	b.n	8006870 <Custom_APP_Notification+0x1c>
			break;
 800686a:	bf00      	nop
 800686c:	e000      	b.n	8006870 <Custom_APP_Notification+0x1c>
			break;
 800686e:	bf00      	nop

	/* USER CODE BEGIN CUSTOM_APP_Notification_2 */

	/* USER CODE END CUSTOM_APP_Notification_2 */

	return;
 8006870:	bf00      	nop
}
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CUSTOM_APP_Init */
	UTIL_SEQ_RegTask(1 << CFG_TASK__BTN_1_PUSHED_ID, UTIL_SEQ_RFU, Custom_Notify_push_btn_c_Send_Notification);
 8006880:	4a06      	ldr	r2, [pc, #24]	@ (800689c <Custom_APP_Init+0x20>)
 8006882:	2100      	movs	r1, #0
 8006884:	2004      	movs	r0, #4
 8006886:	f000 fe6d 	bl	8007564 <UTIL_SEQ_RegTask>

	Custom_App_Context.Notify_push_btn_c_Notification_Status = 0;
 800688a:	4b05      	ldr	r3, [pc, #20]	@ (80068a0 <Custom_APP_Init+0x24>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]
	Custom_App_Context.BTN1_Status = 0;
 8006890:	4b03      	ldr	r3, [pc, #12]	@ (80068a0 <Custom_APP_Init+0x24>)
 8006892:	2200      	movs	r2, #0
 8006894:	705a      	strb	r2, [r3, #1]

	/* USER CODE END CUSTOM_APP_Init */
	return;
 8006896:	bf00      	nop
}
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	080068a5 	.word	0x080068a5
 80068a0:	200002fc 	.word	0x200002fc

080068a4 <Custom_Notify_push_btn_c_Send_Notification>:
	/* USER CODE END Notify_push_btn_c_UC_Last*/
	return;
}

void Custom_Notify_push_btn_c_Send_Notification(void) /* Property Notification */
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 80068aa:	2300      	movs	r3, #0
 80068ac:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Notify_push_btn_c_NS_1*/
	if (Custom_App_Context.Notify_push_btn_c_Notification_Status)
 80068ae:	4b14      	ldr	r3, [pc, #80]	@ (8006900 <Custom_Notify_push_btn_c_Send_Notification+0x5c>)
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d018      	beq.n	80068e8 <Custom_Notify_push_btn_c_Send_Notification+0x44>
	{
		updateflag = 1;
 80068b6:	2301      	movs	r3, #1
 80068b8:	71fb      	strb	r3, [r7, #7]

		if (Custom_App_Context.BTN1_Status == 0)
 80068ba:	4b11      	ldr	r3, [pc, #68]	@ (8006900 <Custom_Notify_push_btn_c_Send_Notification+0x5c>)
 80068bc:	785b      	ldrb	r3, [r3, #1]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d109      	bne.n	80068d6 <Custom_Notify_push_btn_c_Send_Notification+0x32>
		{
			Custom_App_Context.BTN1_Status = 1;
 80068c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006900 <Custom_Notify_push_btn_c_Send_Notification+0x5c>)
 80068c4:	2201      	movs	r2, #1
 80068c6:	705a      	strb	r2, [r3, #1]
			NotifyCharData[0] = 0x00;
 80068c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006904 <Custom_Notify_push_btn_c_Send_Notification+0x60>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	701a      	strb	r2, [r3, #0]
			NotifyCharData[1] = 0x01;
 80068ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006904 <Custom_Notify_push_btn_c_Send_Notification+0x60>)
 80068d0:	2201      	movs	r2, #1
 80068d2:	705a      	strb	r2, [r3, #1]
 80068d4:	e008      	b.n	80068e8 <Custom_Notify_push_btn_c_Send_Notification+0x44>
		}
		else
		{
			Custom_App_Context.BTN1_Status = 0;
 80068d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006900 <Custom_Notify_push_btn_c_Send_Notification+0x5c>)
 80068d8:	2200      	movs	r2, #0
 80068da:	705a      	strb	r2, [r3, #1]
			NotifyCharData[0] = 0x00;
 80068dc:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <Custom_Notify_push_btn_c_Send_Notification+0x60>)
 80068de:	2200      	movs	r2, #0
 80068e0:	701a      	strb	r2, [r3, #0]
			NotifyCharData[1] = 0x00;
 80068e2:	4b08      	ldr	r3, [pc, #32]	@ (8006904 <Custom_Notify_push_btn_c_Send_Notification+0x60>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	705a      	strb	r2, [r3, #1]
		}
	}
	/* USER CODE END Notify_push_btn_c_NS_1*/

	if (updateflag != 0)
 80068e8:	79fb      	ldrb	r3, [r7, #7]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d004      	beq.n	80068f8 <Custom_Notify_push_btn_c_Send_Notification+0x54>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_NOTIFY_PUSH_BTN_C, (uint8_t*) NotifyCharData);
 80068ee:	4905      	ldr	r1, [pc, #20]	@ (8006904 <Custom_Notify_push_btn_c_Send_Notification+0x60>)
 80068f0:	2001      	movs	r0, #1
 80068f2:	f000 f975 	bl	8006be0 <Custom_STM_App_Update_Char>

	/* USER CODE BEGIN Notify_push_btn_c_NS_Last*/

	/* USER CODE END Notify_push_btn_c_NS_Last*/

	return;
 80068f6:	bf00      	nop
 80068f8:	bf00      	nop
}
 80068fa:	3708      	adds	r7, #8
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	200002fc 	.word	0x200002fc
 8006904:	20000300 	.word	0x20000300

08006908 <P2PS_APP_SW1_Button_Action>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_APP_SW1_Button_Action(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1 << CFG_TASK__BTN_1_PUSHED_ID, CFG_SCH_PRIO_0);
 800690c:	2100      	movs	r1, #0
 800690e:	2004      	movs	r0, #4
 8006910:	f000 fe4a 	bl	80075a8 <UTIL_SEQ_SetTask>

	return;
 8006914:	bf00      	nop
}
 8006916:	bd80      	pop	{r7, pc}

08006918 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08c      	sub	sp, #48	@ 0x30
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8006920:	2300      	movs	r3, #0
 8006922:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	3301      	adds	r3, #1
 800692a:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 800692c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	2bff      	cmp	r3, #255	@ 0xff
 8006932:	f040 809b 	bne.w	8006a6c <Custom_STM_Event_Handler+0x154>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8006936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006938:	3302      	adds	r3, #2
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 800693c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693e:	881b      	ldrh	r3, [r3, #0]
 8006940:	b29b      	uxth	r3, r3
 8006942:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8006946:	2b1a      	cmp	r3, #26
 8006948:	f200 808c 	bhi.w	8006a64 <Custom_STM_Event_Handler+0x14c>
 800694c:	a201      	add	r2, pc, #4	@ (adr r2, 8006954 <Custom_STM_Event_Handler+0x3c>)
 800694e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006952:	bf00      	nop
 8006954:	080069c1 	.word	0x080069c1
 8006958:	08006a65 	.word	0x08006a65
 800695c:	08006a65 	.word	0x08006a65
 8006960:	08006a65 	.word	0x08006a65
 8006964:	08006a65 	.word	0x08006a65
 8006968:	08006a65 	.word	0x08006a65
 800696c:	08006a65 	.word	0x08006a65
 8006970:	08006a65 	.word	0x08006a65
 8006974:	08006a65 	.word	0x08006a65
 8006978:	08006a65 	.word	0x08006a65
 800697c:	08006a65 	.word	0x08006a65
 8006980:	08006a65 	.word	0x08006a65
 8006984:	08006a65 	.word	0x08006a65
 8006988:	08006a65 	.word	0x08006a65
 800698c:	08006a65 	.word	0x08006a65
 8006990:	08006a65 	.word	0x08006a65
 8006994:	08006a65 	.word	0x08006a65
 8006998:	08006a65 	.word	0x08006a65
 800699c:	08006a65 	.word	0x08006a65
 80069a0:	08006a65 	.word	0x08006a65
 80069a4:	08006a65 	.word	0x08006a65
 80069a8:	08006a65 	.word	0x08006a65
 80069ac:	08006a65 	.word	0x08006a65
 80069b0:	08006a65 	.word	0x08006a65
 80069b4:	08006a65 	.word	0x08006a65
 80069b8:	08006a65 	.word	0x08006a65
 80069bc:	08006a47 	.word	0x08006a47
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	3302      	adds	r3, #2
 80069c4:	61fb      	str	r3, [r7, #28]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomNotify_Push_Btn_CHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	885b      	ldrh	r3, [r3, #2]
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	461a      	mov	r2, r3
 80069ce:	4b2b      	ldr	r3, [pc, #172]	@ (8006a7c <Custom_STM_Event_Handler+0x164>)
 80069d0:	889b      	ldrh	r3, [r3, #4]
 80069d2:	3302      	adds	r3, #2
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d119      	bne.n	8006a0c <Custom_STM_Event_Handler+0xf4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 80069d8:	2301      	movs	r3, #1
 80069da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	7a1b      	ldrb	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <Custom_STM_Event_Handler+0xd4>
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d008      	beq.n	80069fc <Custom_STM_Event_Handler+0xe4>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 80069ea:	e02b      	b.n	8006a44 <Custom_STM_Event_Handler+0x12c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_DISABLED_EVT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 80069f0:	f107 0308 	add.w	r3, r7, #8
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7ff fee9 	bl	80067cc <Custom_STM_App_Notification>
                break;
 80069fa:	e023      	b.n	8006a44 <Custom_STM_Event_Handler+0x12c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFY_PUSH_BTN_C_NOTIFY_ENABLED_EVT;
 80069fc:	2302      	movs	r3, #2
 80069fe:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 8006a00:	f107 0308 	add.w	r3, r7, #8
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fee1 	bl	80067cc <Custom_STM_App_Notification>
                break;
 8006a0a:	e01b      	b.n	8006a44 <Custom_STM_Event_Handler+0x12c>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomNotify_Push_Btn_CHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomLed_Ctrl_CharHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	885b      	ldrh	r3, [r3, #2]
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	461a      	mov	r2, r3
 8006a14:	4b19      	ldr	r3, [pc, #100]	@ (8006a7c <Custom_STM_Event_Handler+0x164>)
 8006a16:	885b      	ldrh	r3, [r3, #2]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d124      	bne.n	8006a68 <Custom_STM_Event_Handler+0x150>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
            Notification.Custom_Evt_Opcode=CUSTOM_STM_LED_CTRL_CHAR_WRITE_NO_RESP_EVT;
 8006a24:	2301      	movs	r3, #1
 8006a26:	723b      	strb	r3, [r7, #8]
            Notification.DataTransfered.Length = attribute_modified->Attr_Data_Length;
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	88db      	ldrh	r3, [r3, #6]
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	743b      	strb	r3, [r7, #16]
            Notification.DataTransfered.pPayload = attribute_modified->Attr_Data;
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	3308      	adds	r3, #8
 8006a36:	60fb      	str	r3, [r7, #12]
            Custom_STM_App_Notification(&Notification);
 8006a38:	f107 0308 	add.w	r3, r7, #8
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7ff fec5 	bl	80067cc <Custom_STM_App_Notification>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomLed_Ctrl_CharHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 8006a42:	e011      	b.n	8006a68 <Custom_STM_Event_Handler+0x150>
 8006a44:	e010      	b.n	8006a68 <Custom_STM_Event_Handler+0x150>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 8006a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a48:	3302      	adds	r3, #2
 8006a4a:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8006a4c:	2304      	movs	r3, #4
 8006a4e:	723b      	strb	r3, [r7, #8]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	881b      	ldrh	r3, [r3, #0]
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	833b      	strh	r3, [r7, #24]
          Custom_STM_App_Notification(&Notification);
 8006a58:	f107 0308 	add.w	r3, r7, #8
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7ff feb5 	bl	80067cc <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8006a62:	e002      	b.n	8006a6a <Custom_STM_Event_Handler+0x152>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 8006a64:	bf00      	nop
 8006a66:	e002      	b.n	8006a6e <Custom_STM_Event_Handler+0x156>
          break;
 8006a68:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8006a6a:	e000      	b.n	8006a6e <Custom_STM_Event_Handler+0x156>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8006a6c:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8006a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8006a72:	4618      	mov	r0, r3
 8006a74:	3730      	adds	r7, #48	@ 0x30
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000500 	.word	0x20000500

08006a80 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b08c      	sub	sp, #48	@ 0x30
 8006a84:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006a86:	2392      	movs	r3, #146	@ 0x92
 8006a88:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8006a8a:	484f      	ldr	r0, [pc, #316]	@ (8006bc8 <SVCCTL_InitCustomSvc+0x148>)
 8006a8c:	f7fe fbfa 	bl	8005284 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 8006a90:	2306      	movs	r3, #6
 8006a92:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_P2P_SERVICE_UUID(uuid.Char_UUID_128);
 8006a94:	238f      	movs	r3, #143	@ 0x8f
 8006a96:	713b      	strb	r3, [r7, #4]
 8006a98:	23e5      	movs	r3, #229	@ 0xe5
 8006a9a:	717b      	strb	r3, [r7, #5]
 8006a9c:	23b3      	movs	r3, #179	@ 0xb3
 8006a9e:	71bb      	strb	r3, [r7, #6]
 8006aa0:	23d5      	movs	r3, #213	@ 0xd5
 8006aa2:	71fb      	strb	r3, [r7, #7]
 8006aa4:	232e      	movs	r3, #46	@ 0x2e
 8006aa6:	723b      	strb	r3, [r7, #8]
 8006aa8:	237f      	movs	r3, #127	@ 0x7f
 8006aaa:	727b      	strb	r3, [r7, #9]
 8006aac:	234a      	movs	r3, #74	@ 0x4a
 8006aae:	72bb      	strb	r3, [r7, #10]
 8006ab0:	2398      	movs	r3, #152	@ 0x98
 8006ab2:	72fb      	strb	r3, [r7, #11]
 8006ab4:	232a      	movs	r3, #42	@ 0x2a
 8006ab6:	733b      	strb	r3, [r7, #12]
 8006ab8:	2348      	movs	r3, #72	@ 0x48
 8006aba:	737b      	strb	r3, [r7, #13]
 8006abc:	237a      	movs	r3, #122	@ 0x7a
 8006abe:	73bb      	strb	r3, [r7, #14]
 8006ac0:	23cc      	movs	r3, #204	@ 0xcc
 8006ac2:	73fb      	strb	r3, [r7, #15]
 8006ac4:	2340      	movs	r3, #64	@ 0x40
 8006ac6:	743b      	strb	r3, [r7, #16]
 8006ac8:	23fe      	movs	r3, #254	@ 0xfe
 8006aca:	747b      	strb	r3, [r7, #17]
 8006acc:	2300      	movs	r3, #0
 8006ace:	74bb      	strb	r3, [r7, #18]
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8006ad4:	7dbb      	ldrb	r3, [r7, #22]
 8006ad6:	1d39      	adds	r1, r7, #4
 8006ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8006bcc <SVCCTL_InitCustomSvc+0x14c>)
 8006ada:	9200      	str	r2, [sp, #0]
 8006adc:	2201      	movs	r2, #1
 8006ade:	2002      	movs	r0, #2
 8006ae0:	f7fd fe44 	bl	800476c <aci_gatt_add_service>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  LED_CONTROL_CHAR
   */
  COPY_LED_CONTROL_CHAR_UUID(uuid.Char_UUID_128);
 8006ae8:	2319      	movs	r3, #25
 8006aea:	713b      	strb	r3, [r7, #4]
 8006aec:	23ed      	movs	r3, #237	@ 0xed
 8006aee:	717b      	strb	r3, [r7, #5]
 8006af0:	2382      	movs	r3, #130	@ 0x82
 8006af2:	71bb      	strb	r3, [r7, #6]
 8006af4:	23ae      	movs	r3, #174	@ 0xae
 8006af6:	71fb      	strb	r3, [r7, #7]
 8006af8:	23ed      	movs	r3, #237	@ 0xed
 8006afa:	723b      	strb	r3, [r7, #8]
 8006afc:	2321      	movs	r3, #33	@ 0x21
 8006afe:	727b      	strb	r3, [r7, #9]
 8006b00:	234c      	movs	r3, #76	@ 0x4c
 8006b02:	72bb      	strb	r3, [r7, #10]
 8006b04:	239d      	movs	r3, #157	@ 0x9d
 8006b06:	72fb      	strb	r3, [r7, #11]
 8006b08:	2341      	movs	r3, #65	@ 0x41
 8006b0a:	733b      	strb	r3, [r7, #12]
 8006b0c:	2345      	movs	r3, #69	@ 0x45
 8006b0e:	737b      	strb	r3, [r7, #13]
 8006b10:	2322      	movs	r3, #34	@ 0x22
 8006b12:	73bb      	strb	r3, [r7, #14]
 8006b14:	238e      	movs	r3, #142	@ 0x8e
 8006b16:	73fb      	strb	r3, [r7, #15]
 8006b18:	2341      	movs	r3, #65	@ 0x41
 8006b1a:	743b      	strb	r3, [r7, #16]
 8006b1c:	23fe      	movs	r3, #254	@ 0xfe
 8006b1e:	747b      	strb	r3, [r7, #17]
 8006b20:	2300      	movs	r3, #0
 8006b22:	74bb      	strb	r3, [r7, #18]
 8006b24:	2300      	movs	r3, #0
 8006b26:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomP2P_ServiceHdle,
 8006b28:	4b28      	ldr	r3, [pc, #160]	@ (8006bcc <SVCCTL_InitCustomSvc+0x14c>)
 8006b2a:	8818      	ldrh	r0, [r3, #0]
 8006b2c:	4b28      	ldr	r3, [pc, #160]	@ (8006bd0 <SVCCTL_InitCustomSvc+0x150>)
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	1d3a      	adds	r2, r7, #4
 8006b32:	4928      	ldr	r1, [pc, #160]	@ (8006bd4 <SVCCTL_InitCustomSvc+0x154>)
 8006b34:	9105      	str	r1, [sp, #20]
 8006b36:	2101      	movs	r1, #1
 8006b38:	9104      	str	r1, [sp, #16]
 8006b3a:	2110      	movs	r1, #16
 8006b3c:	9103      	str	r1, [sp, #12]
 8006b3e:	2101      	movs	r1, #1
 8006b40:	9102      	str	r1, [sp, #8]
 8006b42:	2100      	movs	r1, #0
 8006b44:	9101      	str	r1, [sp, #4]
 8006b46:	2106      	movs	r1, #6
 8006b48:	9100      	str	r1, [sp, #0]
 8006b4a:	2102      	movs	r1, #2
 8006b4c:	f7fd fee4 	bl	8004918 <aci_gatt_add_char>
 8006b50:	4603      	mov	r3, r0
 8006b52:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  NOTIFY_PUSH_BTN_CHAR
   */
  COPY_NOTIFY_PUSH_BTN_CHAR_UUID(uuid.Char_UUID_128);
 8006b54:	2319      	movs	r3, #25
 8006b56:	713b      	strb	r3, [r7, #4]
 8006b58:	23ed      	movs	r3, #237	@ 0xed
 8006b5a:	717b      	strb	r3, [r7, #5]
 8006b5c:	2382      	movs	r3, #130	@ 0x82
 8006b5e:	71bb      	strb	r3, [r7, #6]
 8006b60:	23ae      	movs	r3, #174	@ 0xae
 8006b62:	71fb      	strb	r3, [r7, #7]
 8006b64:	23ed      	movs	r3, #237	@ 0xed
 8006b66:	723b      	strb	r3, [r7, #8]
 8006b68:	2321      	movs	r3, #33	@ 0x21
 8006b6a:	727b      	strb	r3, [r7, #9]
 8006b6c:	234c      	movs	r3, #76	@ 0x4c
 8006b6e:	72bb      	strb	r3, [r7, #10]
 8006b70:	239d      	movs	r3, #157	@ 0x9d
 8006b72:	72fb      	strb	r3, [r7, #11]
 8006b74:	2341      	movs	r3, #65	@ 0x41
 8006b76:	733b      	strb	r3, [r7, #12]
 8006b78:	2345      	movs	r3, #69	@ 0x45
 8006b7a:	737b      	strb	r3, [r7, #13]
 8006b7c:	2322      	movs	r3, #34	@ 0x22
 8006b7e:	73bb      	strb	r3, [r7, #14]
 8006b80:	238e      	movs	r3, #142	@ 0x8e
 8006b82:	73fb      	strb	r3, [r7, #15]
 8006b84:	2342      	movs	r3, #66	@ 0x42
 8006b86:	743b      	strb	r3, [r7, #16]
 8006b88:	23fe      	movs	r3, #254	@ 0xfe
 8006b8a:	747b      	strb	r3, [r7, #17]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	74bb      	strb	r3, [r7, #18]
 8006b90:	2300      	movs	r3, #0
 8006b92:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomP2P_ServiceHdle,
 8006b94:	4b0d      	ldr	r3, [pc, #52]	@ (8006bcc <SVCCTL_InitCustomSvc+0x14c>)
 8006b96:	8818      	ldrh	r0, [r3, #0]
 8006b98:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd8 <SVCCTL_InitCustomSvc+0x158>)
 8006b9a:	881b      	ldrh	r3, [r3, #0]
 8006b9c:	1d3a      	adds	r2, r7, #4
 8006b9e:	490f      	ldr	r1, [pc, #60]	@ (8006bdc <SVCCTL_InitCustomSvc+0x15c>)
 8006ba0:	9105      	str	r1, [sp, #20]
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	9104      	str	r1, [sp, #16]
 8006ba6:	2110      	movs	r1, #16
 8006ba8:	9103      	str	r1, [sp, #12]
 8006baa:	2101      	movs	r1, #1
 8006bac:	9102      	str	r1, [sp, #8]
 8006bae:	2100      	movs	r1, #0
 8006bb0:	9101      	str	r1, [sp, #4]
 8006bb2:	2110      	movs	r1, #16
 8006bb4:	9100      	str	r1, [sp, #0]
 8006bb6:	2102      	movs	r1, #2
 8006bb8:	f7fd feae 	bl	8004918 <aci_gatt_add_char>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8006bc0:	bf00      	nop
}
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	08006919 	.word	0x08006919
 8006bcc:	20000500 	.word	0x20000500
 8006bd0:	20000028 	.word	0x20000028
 8006bd4:	20000502 	.word	0x20000502
 8006bd8:	2000002a 	.word	0x2000002a
 8006bdc:	20000504 	.word	0x20000504

08006be0 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	4603      	mov	r3, r0
 8006be8:	6039      	str	r1, [r7, #0]
 8006bea:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006bec:	2392      	movs	r3, #146	@ 0x92
 8006bee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 8006bf0:	79fb      	ldrb	r3, [r7, #7]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <Custom_STM_App_Update_Char+0x1c>
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d010      	beq.n	8006c1c <Custom_STM_App_Update_Char+0x3c>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 8006bfa:	e01f      	b.n	8006c3c <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomP2P_ServiceHdle,
 8006bfc:	4b12      	ldr	r3, [pc, #72]	@ (8006c48 <Custom_STM_App_Update_Char+0x68>)
 8006bfe:	8818      	ldrh	r0, [r3, #0]
 8006c00:	4b11      	ldr	r3, [pc, #68]	@ (8006c48 <Custom_STM_App_Update_Char+0x68>)
 8006c02:	8859      	ldrh	r1, [r3, #2]
 8006c04:	4b11      	ldr	r3, [pc, #68]	@ (8006c4c <Custom_STM_App_Update_Char+0x6c>)
 8006c06:	881b      	ldrh	r3, [r3, #0]
 8006c08:	b2da      	uxtb	r2, r3
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	2200      	movs	r2, #0
 8006c12:	f7fd ff89 	bl	8004b28 <aci_gatt_update_char_value>
 8006c16:	4603      	mov	r3, r0
 8006c18:	73fb      	strb	r3, [r7, #15]
      break;
 8006c1a:	e00f      	b.n	8006c3c <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomP2P_ServiceHdle,
 8006c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c48 <Custom_STM_App_Update_Char+0x68>)
 8006c1e:	8818      	ldrh	r0, [r3, #0]
 8006c20:	4b09      	ldr	r3, [pc, #36]	@ (8006c48 <Custom_STM_App_Update_Char+0x68>)
 8006c22:	8899      	ldrh	r1, [r3, #4]
 8006c24:	4b0a      	ldr	r3, [pc, #40]	@ (8006c50 <Custom_STM_App_Update_Char+0x70>)
 8006c26:	881b      	ldrh	r3, [r3, #0]
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	4613      	mov	r3, r2
 8006c30:	2200      	movs	r2, #0
 8006c32:	f7fd ff79 	bl	8004b28 <aci_gatt_update_char_value>
 8006c36:	4603      	mov	r3, r0
 8006c38:	73fb      	strb	r3, [r7, #15]
      break;
 8006c3a:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000500 	.word	0x20000500
 8006c4c:	20000028 	.word	0x20000028
 8006c50:	2000002a 	.word	0x2000002a

08006c54 <LL_PWR_EnableBootC2>:
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8006c58:	4b05      	ldr	r3, [pc, #20]	@ (8006c70 <LL_PWR_EnableBootC2+0x1c>)
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	4a04      	ldr	r2, [pc, #16]	@ (8006c70 <LL_PWR_EnableBootC2+0x1c>)
 8006c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c62:	60d3      	str	r3, [r2, #12]
}
 8006c64:	bf00      	nop
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop
 8006c70:	58000400 	.word	0x58000400

08006c74 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8006c7c:	4b06      	ldr	r3, [pc, #24]	@ (8006c98 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006c7e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8006c82:	4905      	ldr	r1, [pc, #20]	@ (8006c98 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	58000800 	.word	0x58000800

08006c9c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8006ca4:	4b05      	ldr	r3, [pc, #20]	@ (8006cbc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006ca6:	6a1a      	ldr	r2, [r3, #32]
 8006ca8:	4904      	ldr	r1, [pc, #16]	@ (8006cbc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	620b      	str	r3, [r1, #32]
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr
 8006cbc:	58000800 	.word	0x58000800

08006cc0 <LL_AHB3_GRP1_EnableClock>:
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006cc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ccc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006cce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006cd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
}
 8006ce6:	bf00      	nop
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8006cfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cfe:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006d02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8006d0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d12:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4013      	ands	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
}
 8006d1e:	bf00      	nop
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b083      	sub	sp, #12
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	601a      	str	r2, [r3, #0]
}
 8006d3e:	bf00      	nop
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr

08006d4a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b083      	sub	sp, #12
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f043 0201 	orr.w	r2, r3, #1
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	601a      	str	r2, [r3, #0]
}
 8006d5e:	bf00      	nop
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
 8006d72:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	041b      	lsls	r3, r3, #16
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	401a      	ands	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	605a      	str	r2, [r3, #4]
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	041b      	lsls	r3, r3, #16
 8006da2:	431a      	orrs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	605a      	str	r2, [r3, #4]
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	43db      	mvns	r3, r3
 8006dc6:	401a      	ands	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	605a      	str	r2, [r3, #4]
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	609a      	str	r2, [r3, #8]
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	041a      	lsls	r2, r3, #16
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	609a      	str	r2, [r3, #8]
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	4013      	ands	r3, r2
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d101      	bne.n	8006e2e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e000      	b.n	8006e30 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69da      	ldr	r2, [r3, #28]
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	683a      	ldr	r2, [r7, #0]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d101      	bne.n	8006e58 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8006e54:	2301      	movs	r3, #1
 8006e56:	e000      	b.n	8006e5a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
	...

08006e68 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8006e6c:	2102      	movs	r1, #2
 8006e6e:	4818      	ldr	r0, [pc, #96]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006e70:	f7ff ffe4 	bl	8006e3c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d008      	beq.n	8006e8c <HW_IPCC_Rx_Handler+0x24>
 8006e7a:	4b15      	ldr	r3, [pc, #84]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8006e86:	f000 f925 	bl	80070d4 <HW_IPCC_SYS_EvtHandler>
 8006e8a:	e01e      	b.n	8006eca <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8006e8c:	2101      	movs	r1, #1
 8006e8e:	4810      	ldr	r0, [pc, #64]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006e90:	f7ff ffd4 	bl	8006e3c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d008      	beq.n	8006eac <HW_IPCC_Rx_Handler+0x44>
 8006e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d102      	bne.n	8006eac <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8006ea6:	f000 f899 	bl	8006fdc <HW_IPCC_BLE_EvtHandler>
 8006eaa:	e00e      	b.n	8006eca <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8006eac:	2108      	movs	r1, #8
 8006eae:	4808      	ldr	r0, [pc, #32]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006eb0:	f7ff ffc4 	bl	8006e3c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d008      	beq.n	8006ecc <HW_IPCC_Rx_Handler+0x64>
 8006eba:	4b05      	ldr	r3, [pc, #20]	@ (8006ed0 <HW_IPCC_Rx_Handler+0x68>)
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	f003 0308 	and.w	r3, r3, #8
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d102      	bne.n	8006ecc <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8006ec6:	f000 f97d 	bl	80071c4 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8006eca:	bf00      	nop
 8006ecc:	bf00      	nop
}
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	58000c00 	.word	0x58000c00

08006ed4 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8006ed8:	2102      	movs	r1, #2
 8006eda:	4818      	ldr	r0, [pc, #96]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006edc:	f7ff ff99 	bl	8006e12 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d108      	bne.n	8006ef8 <HW_IPCC_Tx_Handler+0x24>
 8006ee6:	4b15      	ldr	r3, [pc, #84]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d102      	bne.n	8006ef8 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8006ef2:	f000 f8d3 	bl	800709c <HW_IPCC_SYS_CmdEvtHandler>
 8006ef6:	e01e      	b.n	8006f36 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8006ef8:	2108      	movs	r1, #8
 8006efa:	4810      	ldr	r0, [pc, #64]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006efc:	f7ff ff89 	bl	8006e12 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d108      	bne.n	8006f18 <HW_IPCC_Tx_Handler+0x44>
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d102      	bne.n	8006f18 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8006f12:	f000 f919 	bl	8007148 <HW_IPCC_MM_FreeBufHandler>
 8006f16:	e00e      	b.n	8006f36 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8006f18:	2120      	movs	r1, #32
 8006f1a:	4808      	ldr	r0, [pc, #32]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006f1c:	f7ff ff79 	bl	8006e12 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d108      	bne.n	8006f38 <HW_IPCC_Tx_Handler+0x64>
 8006f26:	4b05      	ldr	r3, [pc, #20]	@ (8006f3c <HW_IPCC_Tx_Handler+0x68>)
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d102      	bne.n	8006f38 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8006f32:	f000 f85f 	bl	8006ff4 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8006f36:	bf00      	nop
 8006f38:	bf00      	nop
}
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	58000c00 	.word	0x58000c00

08006f40 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8006f44:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006f48:	f7ff fed3 	bl	8006cf2 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8006f4c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006f50:	f7ff fea4 	bl	8006c9c <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8006f54:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006f58:	f7ff fe8c 	bl	8006c74 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8006f5c:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8006f5e:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8006f60:	f7ff fe78 	bl	8006c54 <LL_PWR_EnableBootC2>

  return;
 8006f64:	bf00      	nop
}
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8006f6c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006f70:	f7ff fea6 	bl	8006cc0 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8006f74:	4806      	ldr	r0, [pc, #24]	@ (8006f90 <HW_IPCC_Init+0x28>)
 8006f76:	f7ff fee8 	bl	8006d4a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8006f7a:	4805      	ldr	r0, [pc, #20]	@ (8006f90 <HW_IPCC_Init+0x28>)
 8006f7c:	f7ff fed5 	bl	8006d2a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8006f80:	202c      	movs	r0, #44	@ 0x2c
 8006f82:	f7fa fc9c 	bl	80018be <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8006f86:	202d      	movs	r0, #45	@ 0x2d
 8006f88:	f7fa fc99 	bl	80018be <HAL_NVIC_EnableIRQ>

  return;
 8006f8c:	bf00      	nop
}
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	58000c00 	.word	0x58000c00

08006f94 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f9e:	607b      	str	r3, [r7, #4]
  return(result);
 8006fa0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8006fa2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8006fa4:	b672      	cpsid	i
}
 8006fa6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8006fa8:	2101      	movs	r1, #1
 8006faa:	4806      	ldr	r0, [pc, #24]	@ (8006fc4 <HW_IPCC_BLE_Init+0x30>)
 8006fac:	f7ff ff02 	bl	8006db4 <LL_C1_IPCC_EnableReceiveChannel>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f383 8810 	msr	PRIMASK, r3
}
 8006fba:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8006fbc:	bf00      	nop
}
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	58000c00 	.word	0x58000c00

08006fc8 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8006fcc:	2101      	movs	r1, #1
 8006fce:	4802      	ldr	r0, [pc, #8]	@ (8006fd8 <HW_IPCC_BLE_SendCmd+0x10>)
 8006fd0:	f7ff ff10 	bl	8006df4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8006fd4:	bf00      	nop
}
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	58000c00 	.word	0x58000c00

08006fdc <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8006fe0:	f7fe fe14 	bl	8005c0c <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4802      	ldr	r0, [pc, #8]	@ (8006ff0 <HW_IPCC_BLE_EvtHandler+0x14>)
 8006fe8:	f7ff fef6 	bl	8006dd8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8006fec:	bf00      	nop
}
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	58000c00 	.word	0x58000c00

08006ff4 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8006ffe:	607b      	str	r3, [r7, #4]
  return(result);
 8007000:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8007002:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007004:	b672      	cpsid	i
}
 8007006:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8007008:	2120      	movs	r1, #32
 800700a:	4807      	ldr	r0, [pc, #28]	@ (8007028 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800700c:	f7ff fec0 	bl	8006d90 <LL_C1_IPCC_DisableTransmitChannel>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	f383 8810 	msr	PRIMASK, r3
}
 800701a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800701c:	f7fe fe26 	bl	8005c6c <HW_IPCC_BLE_AclDataAckNot>

  return;
 8007020:	bf00      	nop
}
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	58000c00 	.word	0x58000c00

0800702c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007032:	f3ef 8310 	mrs	r3, PRIMASK
 8007036:	607b      	str	r3, [r7, #4]
  return(result);
 8007038:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800703a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800703c:	b672      	cpsid	i
}
 800703e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8007040:	2102      	movs	r1, #2
 8007042:	4806      	ldr	r0, [pc, #24]	@ (800705c <HW_IPCC_SYS_Init+0x30>)
 8007044:	f7ff feb6 	bl	8006db4 <LL_C1_IPCC_EnableReceiveChannel>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f383 8810 	msr	PRIMASK, r3
}
 8007052:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8007054:	bf00      	nop
}
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	58000c00 	.word	0x58000c00

08007060 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8007066:	2102      	movs	r1, #2
 8007068:	480b      	ldr	r0, [pc, #44]	@ (8007098 <HW_IPCC_SYS_SendCmd+0x38>)
 800706a:	f7ff fec3 	bl	8006df4 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800706e:	f3ef 8310 	mrs	r3, PRIMASK
 8007072:	607b      	str	r3, [r7, #4]
  return(result);
 8007074:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8007076:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007078:	b672      	cpsid	i
}
 800707a:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800707c:	2102      	movs	r1, #2
 800707e:	4806      	ldr	r0, [pc, #24]	@ (8007098 <HW_IPCC_SYS_SendCmd+0x38>)
 8007080:	f7ff fe73 	bl	8006d6a <LL_C1_IPCC_EnableTransmitChannel>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f383 8810 	msr	PRIMASK, r3
}
 800708e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8007090:	bf00      	nop
}
 8007092:	3710      	adds	r7, #16
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	58000c00 	.word	0x58000c00

0800709c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070a2:	f3ef 8310 	mrs	r3, PRIMASK
 80070a6:	607b      	str	r3, [r7, #4]
  return(result);
 80070a8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80070aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80070ac:	b672      	cpsid	i
}
 80070ae:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80070b0:	2102      	movs	r1, #2
 80070b2:	4807      	ldr	r0, [pc, #28]	@ (80070d0 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 80070b4:	f7ff fe6c 	bl	8006d90 <LL_C1_IPCC_DisableTransmitChannel>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	f383 8810 	msr	PRIMASK, r3
}
 80070c2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 80070c4:	f7fe fe26 	bl	8005d14 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80070c8:	bf00      	nop
}
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	58000c00 	.word	0x58000c00

080070d4 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80070d8:	f7fe fe32 	bl	8005d40 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80070dc:	2102      	movs	r1, #2
 80070de:	4802      	ldr	r0, [pc, #8]	@ (80070e8 <HW_IPCC_SYS_EvtHandler+0x14>)
 80070e0:	f7ff fe7a 	bl	8006dd8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80070e4:	bf00      	nop
}
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	58000c00 	.word	0x58000c00

080070ec <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80070f4:	2108      	movs	r1, #8
 80070f6:	4812      	ldr	r0, [pc, #72]	@ (8007140 <HW_IPCC_MM_SendFreeBuf+0x54>)
 80070f8:	f7ff fe8b 	bl	8006e12 <LL_C1_IPCC_IsActiveFlag_CHx>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d013      	beq.n	800712a <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8007102:	4a10      	ldr	r2, [pc, #64]	@ (8007144 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007108:	f3ef 8310 	mrs	r3, PRIMASK
 800710c:	60fb      	str	r3, [r7, #12]
  return(result);
 800710e:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8007110:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007112:	b672      	cpsid	i
}
 8007114:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007116:	2108      	movs	r1, #8
 8007118:	4809      	ldr	r0, [pc, #36]	@ (8007140 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800711a:	f7ff fe26 	bl	8006d6a <LL_C1_IPCC_EnableTransmitChannel>
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f383 8810 	msr	PRIMASK, r3
}
 8007128:	e005      	b.n	8007136 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800712e:	2108      	movs	r1, #8
 8007130:	4803      	ldr	r0, [pc, #12]	@ (8007140 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8007132:	f7ff fe5f 	bl	8006df4 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8007136:	bf00      	nop
}
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	58000c00 	.word	0x58000c00
 8007144:	20000508 	.word	0x20000508

08007148 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800714e:	f3ef 8310 	mrs	r3, PRIMASK
 8007152:	607b      	str	r3, [r7, #4]
  return(result);
 8007154:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8007156:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007158:	b672      	cpsid	i
}
 800715a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800715c:	2108      	movs	r1, #8
 800715e:	480a      	ldr	r0, [pc, #40]	@ (8007188 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8007160:	f7ff fe16 	bl	8006d90 <LL_C1_IPCC_DisableTransmitChannel>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f383 8810 	msr	PRIMASK, r3
}
 800716e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8007170:	4b06      	ldr	r3, [pc, #24]	@ (800718c <HW_IPCC_MM_FreeBufHandler+0x44>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007176:	2108      	movs	r1, #8
 8007178:	4803      	ldr	r0, [pc, #12]	@ (8007188 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800717a:	f7ff fe3b 	bl	8006df4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800717e:	bf00      	nop
}
 8007180:	3710      	adds	r7, #16
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	58000c00 	.word	0x58000c00
 800718c:	20000508 	.word	0x20000508

08007190 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007196:	f3ef 8310 	mrs	r3, PRIMASK
 800719a:	607b      	str	r3, [r7, #4]
  return(result);
 800719c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800719e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80071a0:	b672      	cpsid	i
}
 80071a2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80071a4:	2108      	movs	r1, #8
 80071a6:	4806      	ldr	r0, [pc, #24]	@ (80071c0 <HW_IPCC_TRACES_Init+0x30>)
 80071a8:	f7ff fe04 	bl	8006db4 <LL_C1_IPCC_EnableReceiveChannel>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	f383 8810 	msr	PRIMASK, r3
}
 80071b6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80071b8:	bf00      	nop
}
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	58000c00 	.word	0x58000c00

080071c4 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80071c8:	f7fe fe62 	bl	8005e90 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80071cc:	2108      	movs	r1, #8
 80071ce:	4802      	ldr	r0, [pc, #8]	@ (80071d8 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80071d0:	f7ff fe02 	bl	8006dd8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80071d4:	bf00      	nop
}
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	58000c00 	.word	0x58000c00

080071dc <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80071dc:	b480      	push	{r7}
 80071de:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80071e0:	4b05      	ldr	r3, [pc, #20]	@ (80071f8 <UTIL_LPM_Init+0x1c>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80071e6:	4b05      	ldr	r3, [pc, #20]	@ (80071fc <UTIL_LPM_Init+0x20>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80071ec:	bf00      	nop
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	2000050c 	.word	0x2000050c
 80071fc:	20000510 	.word	0x20000510

08007200 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8007200:	b480      	push	{r7}
 8007202:	b087      	sub	sp, #28
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	460b      	mov	r3, r1
 800720a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800720c:	f3ef 8310 	mrs	r3, PRIMASK
 8007210:	613b      	str	r3, [r7, #16]
  return(result);
 8007212:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8007214:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007216:	b672      	cpsid	i
}
 8007218:	bf00      	nop
  
  switch(state)
 800721a:	78fb      	ldrb	r3, [r7, #3]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d008      	beq.n	8007232 <UTIL_LPM_SetOffMode+0x32>
 8007220:	2b01      	cmp	r3, #1
 8007222:	d10e      	bne.n	8007242 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8007224:	4b0d      	ldr	r3, [pc, #52]	@ (800725c <UTIL_LPM_SetOffMode+0x5c>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4313      	orrs	r3, r2
 800722c:	4a0b      	ldr	r2, [pc, #44]	@ (800725c <UTIL_LPM_SetOffMode+0x5c>)
 800722e:	6013      	str	r3, [r2, #0]
      break;
 8007230:	e008      	b.n	8007244 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	43da      	mvns	r2, r3
 8007236:	4b09      	ldr	r3, [pc, #36]	@ (800725c <UTIL_LPM_SetOffMode+0x5c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4013      	ands	r3, r2
 800723c:	4a07      	ldr	r2, [pc, #28]	@ (800725c <UTIL_LPM_SetOffMode+0x5c>)
 800723e:	6013      	str	r3, [r2, #0]
      break;
 8007240:	e000      	b.n	8007244 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8007242:	bf00      	nop
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f383 8810 	msr	PRIMASK, r3
}
 800724e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007250:	bf00      	nop
 8007252:	371c      	adds	r7, #28
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	20000510 	.word	0x20000510

08007260 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b094      	sub	sp, #80	@ 0x50
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8007268:	4b89      	ldr	r3, [pc, #548]	@ (8007490 <UTIL_SEQ_Run+0x230>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800726e:	4b88      	ldr	r3, [pc, #544]	@ (8007490 <UTIL_SEQ_Run+0x230>)
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4013      	ands	r3, r2
 8007276:	4a86      	ldr	r2, [pc, #536]	@ (8007490 <UTIL_SEQ_Run+0x230>)
 8007278:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800727a:	4b86      	ldr	r3, [pc, #536]	@ (8007494 <UTIL_SEQ_Run+0x234>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8007280:	4b85      	ldr	r3, [pc, #532]	@ (8007498 <UTIL_SEQ_Run+0x238>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8007286:	4b85      	ldr	r3, [pc, #532]	@ (800749c <UTIL_SEQ_Run+0x23c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800728c:	4b84      	ldr	r3, [pc, #528]	@ (80074a0 <UTIL_SEQ_Run+0x240>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8007292:	e112      	b.n	80074ba <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8007294:	2300      	movs	r3, #0
 8007296:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8007298:	e002      	b.n	80072a0 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800729a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800729c:	3301      	adds	r3, #1
 800729e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80072a0:	4a80      	ldr	r2, [pc, #512]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80072a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072a4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80072a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072aa:	401a      	ands	r2, r3
 80072ac:	4b78      	ldr	r3, [pc, #480]	@ (8007490 <UTIL_SEQ_Run+0x230>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4013      	ands	r3, r2
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0f1      	beq.n	800729a <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80072b6:	4a7b      	ldr	r2, [pc, #492]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80072b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ba:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80072be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c0:	401a      	ands	r2, r3
 80072c2:	4b73      	ldr	r3, [pc, #460]	@ (8007490 <UTIL_SEQ_Run+0x230>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4013      	ands	r3, r2
 80072c8:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80072ca:	4a76      	ldr	r2, [pc, #472]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80072cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	4413      	add	r3, r2
 80072d2:	685a      	ldr	r2, [r3, #4]
 80072d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072d6:	4013      	ands	r3, r2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d106      	bne.n	80072ea <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80072dc:	4a71      	ldr	r2, [pc, #452]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80072de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072e0:	00db      	lsls	r3, r3, #3
 80072e2:	4413      	add	r3, r2
 80072e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072e8:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80072ea:	4b6a      	ldr	r3, [pc, #424]	@ (8007494 <UTIL_SEQ_Run+0x234>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80072f0:	4a6c      	ldr	r2, [pc, #432]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80072f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072f4:	00db      	lsls	r3, r3, #3
 80072f6:	4413      	add	r3, r2
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	43da      	mvns	r2, r3
 80072fc:	4b6a      	ldr	r3, [pc, #424]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4313      	orrs	r3, r2
 8007302:	4a69      	ldr	r2, [pc, #420]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 8007304:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8007306:	4b68      	ldr	r3, [pc, #416]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	43db      	mvns	r3, r3
 800730c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800730e:	4013      	ands	r3, r2
 8007310:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8007312:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007316:	4013      	ands	r3, r2
 8007318:	2b00      	cmp	r3, #0
 800731a:	d003      	beq.n	8007324 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800731c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007320:	4013      	ands	r3, r2
 8007322:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8007324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007326:	2b00      	cmp	r3, #0
 8007328:	d102      	bne.n	8007330 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800732a:	4b5f      	ldr	r3, [pc, #380]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 800732c:	2200      	movs	r2, #0
 800732e:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8007330:	4a5c      	ldr	r2, [pc, #368]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 8007332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007334:	00db      	lsls	r3, r3, #3
 8007336:	4413      	add	r3, r2
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800733c:	4013      	ands	r3, r2
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fa43 	bl	80077ca <SEQ_BitPosition>
 8007344:	4603      	mov	r3, r0
 8007346:	461a      	mov	r2, r3
 8007348:	4b58      	ldr	r3, [pc, #352]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 800734a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800734c:	f3ef 8310 	mrs	r3, PRIMASK
 8007350:	61fb      	str	r3, [r7, #28]
  return(result);
 8007352:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007354:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8007356:	b672      	cpsid	i
}
 8007358:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800735a:	4b54      	ldr	r3, [pc, #336]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2201      	movs	r2, #1
 8007360:	fa02 f303 	lsl.w	r3, r2, r3
 8007364:	43da      	mvns	r2, r3
 8007366:	4b4b      	ldr	r3, [pc, #300]	@ (8007494 <UTIL_SEQ_Run+0x234>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4013      	ands	r3, r2
 800736c:	4a49      	ldr	r2, [pc, #292]	@ (8007494 <UTIL_SEQ_Run+0x234>)
 800736e:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007370:	2301      	movs	r3, #1
 8007372:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007374:	e013      	b.n	800739e <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8007376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007378:	3b01      	subs	r3, #1
 800737a:	4a4a      	ldr	r2, [pc, #296]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 800737c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8007380:	4b4a      	ldr	r3, [pc, #296]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2201      	movs	r2, #1
 8007386:	fa02 f303 	lsl.w	r3, r2, r3
 800738a:	43da      	mvns	r2, r3
 800738c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800738e:	3b01      	subs	r3, #1
 8007390:	400a      	ands	r2, r1
 8007392:	4944      	ldr	r1, [pc, #272]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 8007394:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800739a:	3b01      	subs	r3, #1
 800739c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800739e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e8      	bne.n	8007376 <UTIL_SEQ_Run+0x116>
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	f383 8810 	msr	PRIMASK, r3
}
 80073ae:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 80073b0:	4b3e      	ldr	r3, [pc, #248]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4618      	mov	r0, r3
 80073b6:	f000 f9e9 	bl	800778c <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 80073ba:	4b3c      	ldr	r3, [pc, #240]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2b1f      	cmp	r3, #31
 80073c0:	d878      	bhi.n	80074b4 <UTIL_SEQ_Run+0x254>
 80073c2:	4b3a      	ldr	r3, [pc, #232]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a3a      	ldr	r2, [pc, #232]	@ (80074b0 <UTIL_SEQ_Run+0x250>)
 80073c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d071      	beq.n	80074b4 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80073d0:	2300      	movs	r3, #0
 80073d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d4:	e01e      	b.n	8007414 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 80073d6:	4a33      	ldr	r2, [pc, #204]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80073d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	4413      	add	r3, r2
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	4b32      	ldr	r3, [pc, #200]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2101      	movs	r1, #1
 80073e6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ea:	43db      	mvns	r3, r3
 80073ec:	401a      	ands	r2, r3
 80073ee:	492d      	ldr	r1, [pc, #180]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80073f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f2:	00db      	lsls	r3, r3, #3
 80073f4:	440b      	add	r3, r1
 80073f6:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 80073f8:	4a2a      	ldr	r2, [pc, #168]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 80073fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073fc:	00db      	lsls	r3, r3, #3
 80073fe:	4413      	add	r3, r2
 8007400:	685a      	ldr	r2, [r3, #4]
 8007402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	3350      	adds	r3, #80	@ 0x50
 8007408:	443b      	add	r3, r7
 800740a:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800740e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007410:	3301      	adds	r3, #1
 8007412:	637b      	str	r3, [r7, #52]	@ 0x34
 8007414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007416:	2b00      	cmp	r3, #0
 8007418:	d0dd      	beq.n	80073d6 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800741a:	4b24      	ldr	r3, [pc, #144]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a24      	ldr	r2, [pc, #144]	@ (80074b0 <UTIL_SEQ_Run+0x250>)
 8007420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007424:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8007426:	2300      	movs	r3, #0
 8007428:	633b      	str	r3, [r7, #48]	@ 0x30
 800742a:	e013      	b.n	8007454 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800742c:	4a1d      	ldr	r2, [pc, #116]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	00db      	lsls	r3, r3, #3
 8007432:	4413      	add	r3, r2
 8007434:	685a      	ldr	r2, [r3, #4]
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	3350      	adds	r3, #80	@ 0x50
 800743c:	443b      	add	r3, r7
 800743e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007442:	401a      	ands	r2, r3
 8007444:	4917      	ldr	r1, [pc, #92]	@ (80074a4 <UTIL_SEQ_Run+0x244>)
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	00db      	lsls	r3, r3, #3
 800744a:	440b      	add	r3, r1
 800744c:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007450:	3301      	adds	r3, #1
 8007452:	633b      	str	r3, [r7, #48]	@ 0x30
 8007454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007456:	2b00      	cmp	r3, #0
 8007458:	d0e8      	beq.n	800742c <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800745a:	4b14      	ldr	r3, [pc, #80]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f000 f99e 	bl	80077a0 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8007464:	4b0b      	ldr	r3, [pc, #44]	@ (8007494 <UTIL_SEQ_Run+0x234>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800746a:	4b0b      	ldr	r3, [pc, #44]	@ (8007498 <UTIL_SEQ_Run+0x238>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8007470:	4b0a      	ldr	r3, [pc, #40]	@ (800749c <UTIL_SEQ_Run+0x23c>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8007476:	4b0a      	ldr	r3, [pc, #40]	@ (80074a0 <UTIL_SEQ_Run+0x240>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800747c:	4b0b      	ldr	r3, [pc, #44]	@ (80074ac <UTIL_SEQ_Run+0x24c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2201      	movs	r2, #1
 8007482:	409a      	lsls	r2, r3
 8007484:	4b08      	ldr	r3, [pc, #32]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4313      	orrs	r3, r2
 800748a:	4a07      	ldr	r2, [pc, #28]	@ (80074a8 <UTIL_SEQ_Run+0x248>)
 800748c:	6013      	str	r3, [r2, #0]
 800748e:	e014      	b.n	80074ba <UTIL_SEQ_Run+0x25a>
 8007490:	20000030 	.word	0x20000030
 8007494:	20000514 	.word	0x20000514
 8007498:	20000518 	.word	0x20000518
 800749c:	2000002c 	.word	0x2000002c
 80074a0:	2000051c 	.word	0x2000051c
 80074a4:	200005a4 	.word	0x200005a4
 80074a8:	200005ac 	.word	0x200005ac
 80074ac:	20000520 	.word	0x20000520
 80074b0:	20000524 	.word	0x20000524
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 80074b4:	2000      	movs	r0, #0
 80074b6:	f000 f97d 	bl	80077b4 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80074ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074be:	401a      	ands	r2, r3
 80074c0:	4b22      	ldr	r3, [pc, #136]	@ (800754c <UTIL_SEQ_Run+0x2ec>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4013      	ands	r3, r2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d005      	beq.n	80074d6 <UTIL_SEQ_Run+0x276>
 80074ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ce:	4013      	ands	r3, r2
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f43f aedf 	beq.w	8007294 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80074d6:	4b1e      	ldr	r3, [pc, #120]	@ (8007550 <UTIL_SEQ_Run+0x2f0>)
 80074d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074dc:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 80074de:	4b1d      	ldr	r3, [pc, #116]	@ (8007554 <UTIL_SEQ_Run+0x2f4>)
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074e4:	4013      	ands	r3, r2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d129      	bne.n	800753e <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 80074ea:	f000 f941 	bl	8007770 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ee:	f3ef 8310 	mrs	r3, PRIMASK
 80074f2:	617b      	str	r3, [r7, #20]
  return(result);
 80074f4:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80074f6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80074f8:	b672      	cpsid	i
}
 80074fa:	bf00      	nop
        local_taskset = TaskSet;
 80074fc:	4b16      	ldr	r3, [pc, #88]	@ (8007558 <UTIL_SEQ_Run+0x2f8>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8007502:	4b16      	ldr	r3, [pc, #88]	@ (800755c <UTIL_SEQ_Run+0x2fc>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8007508:	4b15      	ldr	r3, [pc, #84]	@ (8007560 <UTIL_SEQ_Run+0x300>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800750e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007512:	401a      	ands	r2, r3
 8007514:	4b0d      	ldr	r3, [pc, #52]	@ (800754c <UTIL_SEQ_Run+0x2ec>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4013      	ands	r3, r2
 800751a:	2b00      	cmp	r3, #0
 800751c:	d107      	bne.n	800752e <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800751e:	4b0d      	ldr	r3, [pc, #52]	@ (8007554 <UTIL_SEQ_Run+0x2f4>)
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007524:	4013      	ands	r3, r2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d101      	bne.n	800752e <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800752a:	f7f9 f836 	bl	800059a <UTIL_SEQ_Idle>
 800752e:	6a3b      	ldr	r3, [r7, #32]
 8007530:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	f383 8810 	msr	PRIMASK, r3
}
 8007538:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800753a:	f000 f920 	bl	800777e <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800753e:	4a03      	ldr	r2, [pc, #12]	@ (800754c <UTIL_SEQ_Run+0x2ec>)
 8007540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007542:	6013      	str	r3, [r2, #0]

    return;
 8007544:	bf00      	nop
}
 8007546:	3750      	adds	r7, #80	@ 0x50
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	20000030 	.word	0x20000030
 8007550:	20000520 	.word	0x20000520
 8007554:	2000051c 	.word	0x2000051c
 8007558:	20000514 	.word	0x20000514
 800755c:	20000518 	.word	0x20000518
 8007560:	2000002c 	.word	0x2000002c

08007564 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b088      	sub	sp, #32
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007570:	f3ef 8310 	mrs	r3, PRIMASK
 8007574:	617b      	str	r3, [r7, #20]
  return(result);
 8007576:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8007578:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800757a:	b672      	cpsid	i
}
 800757c:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f000 f923 	bl	80077ca <SEQ_BitPosition>
 8007584:	4603      	mov	r3, r0
 8007586:	4619      	mov	r1, r3
 8007588:	4a06      	ldr	r2, [pc, #24]	@ (80075a4 <UTIL_SEQ_RegTask+0x40>)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	f383 8810 	msr	PRIMASK, r3
}
 800759a:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800759c:	bf00      	nop
}
 800759e:	3720      	adds	r7, #32
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20000524 	.word	0x20000524

080075a8 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075b2:	f3ef 8310 	mrs	r3, PRIMASK
 80075b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80075b8:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80075ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80075bc:	b672      	cpsid	i
}
 80075be:	bf00      	nop

    TaskSet |= TaskId_bm;
 80075c0:	4b0d      	ldr	r3, [pc, #52]	@ (80075f8 <UTIL_SEQ_SetTask+0x50>)
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	4a0b      	ldr	r2, [pc, #44]	@ (80075f8 <UTIL_SEQ_SetTask+0x50>)
 80075ca:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 80075cc:	4a0b      	ldr	r2, [pc, #44]	@ (80075fc <UTIL_SEQ_SetTask+0x54>)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	431a      	orrs	r2, r3
 80075d8:	4908      	ldr	r1, [pc, #32]	@ (80075fc <UTIL_SEQ_SetTask+0x54>)
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f383 8810 	msr	PRIMASK, r3
}
 80075ea:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80075ec:	bf00      	nop
}
 80075ee:	371c      	adds	r7, #28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr
 80075f8:	20000514 	.word	0x20000514
 80075fc:	200005a4 	.word	0x200005a4

08007600 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8007600:	b480      	push	{r7}
 8007602:	b087      	sub	sp, #28
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007608:	f3ef 8310 	mrs	r3, PRIMASK
 800760c:	60fb      	str	r3, [r7, #12]
  return(result);
 800760e:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007610:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007612:	b672      	cpsid	i
}
 8007614:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	43da      	mvns	r2, r3
 800761a:	4b08      	ldr	r3, [pc, #32]	@ (800763c <UTIL_SEQ_PauseTask+0x3c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4013      	ands	r3, r2
 8007620:	4a06      	ldr	r2, [pc, #24]	@ (800763c <UTIL_SEQ_PauseTask+0x3c>)
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	f383 8810 	msr	PRIMASK, r3
}
 800762e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8007630:	bf00      	nop
}
 8007632:	371c      	adds	r7, #28
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr
 800763c:	2000002c 	.word	0x2000002c

08007640 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8007640:	b480      	push	{r7}
 8007642:	b087      	sub	sp, #28
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007648:	f3ef 8310 	mrs	r3, PRIMASK
 800764c:	60fb      	str	r3, [r7, #12]
  return(result);
 800764e:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007650:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007652:	b672      	cpsid	i
}
 8007654:	bf00      	nop

    TaskMask |= TaskId_bm;
 8007656:	4b09      	ldr	r3, [pc, #36]	@ (800767c <UTIL_SEQ_ResumeTask+0x3c>)
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4313      	orrs	r3, r2
 800765e:	4a07      	ldr	r2, [pc, #28]	@ (800767c <UTIL_SEQ_ResumeTask+0x3c>)
 8007660:	6013      	str	r3, [r2, #0]
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f383 8810 	msr	PRIMASK, r3
}
 800766c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800766e:	bf00      	nop
}
 8007670:	371c      	adds	r7, #28
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	2000002c 	.word	0x2000002c

08007680 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8007680:	b480      	push	{r7}
 8007682:	b087      	sub	sp, #28
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007688:	f3ef 8310 	mrs	r3, PRIMASK
 800768c:	60fb      	str	r3, [r7, #12]
  return(result);
 800768e:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007690:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007692:	b672      	cpsid	i
}
 8007694:	bf00      	nop

    EvtSet |= EvtId_bm;
 8007696:	4b09      	ldr	r3, [pc, #36]	@ (80076bc <UTIL_SEQ_SetEvt+0x3c>)
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4313      	orrs	r3, r2
 800769e:	4a07      	ldr	r2, [pc, #28]	@ (80076bc <UTIL_SEQ_SetEvt+0x3c>)
 80076a0:	6013      	str	r3, [r2, #0]
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	f383 8810 	msr	PRIMASK, r3
}
 80076ac:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80076ae:	bf00      	nop
}
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	20000518 	.word	0x20000518

080076c0 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 80076c8:	4b1f      	ldr	r3, [pc, #124]	@ (8007748 <UTIL_SEQ_WaitEvt+0x88>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80076ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007748 <UTIL_SEQ_WaitEvt+0x88>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076d6:	d102      	bne.n	80076de <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 80076d8:	2300      	movs	r3, #0
 80076da:	61fb      	str	r3, [r7, #28]
 80076dc:	e005      	b.n	80076ea <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80076de:	4b1a      	ldr	r3, [pc, #104]	@ (8007748 <UTIL_SEQ_WaitEvt+0x88>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2201      	movs	r2, #1
 80076e4:	fa02 f303 	lsl.w	r3, r2, r3
 80076e8:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 80076ea:	4b18      	ldr	r3, [pc, #96]	@ (800774c <UTIL_SEQ_WaitEvt+0x8c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 80076f0:	4a16      	ldr	r2, [pc, #88]	@ (800774c <UTIL_SEQ_WaitEvt+0x8c>)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 80076f6:	e003      	b.n	8007700 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	69f8      	ldr	r0, [r7, #28]
 80076fc:	f000 f82a 	bl	8007754 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8007700:	4b13      	ldr	r3, [pc, #76]	@ (8007750 <UTIL_SEQ_WaitEvt+0x90>)
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4013      	ands	r3, r2
 8007708:	2b00      	cmp	r3, #0
 800770a:	d0f5      	beq.n	80076f8 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800770c:	4a0e      	ldr	r2, [pc, #56]	@ (8007748 <UTIL_SEQ_WaitEvt+0x88>)
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007712:	f3ef 8310 	mrs	r3, PRIMASK
 8007716:	60bb      	str	r3, [r7, #8]
  return(result);
 8007718:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800771a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800771c:	b672      	cpsid	i
}
 800771e:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	43da      	mvns	r2, r3
 8007724:	4b0a      	ldr	r3, [pc, #40]	@ (8007750 <UTIL_SEQ_WaitEvt+0x90>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4013      	ands	r3, r2
 800772a:	4a09      	ldr	r2, [pc, #36]	@ (8007750 <UTIL_SEQ_WaitEvt+0x90>)
 800772c:	6013      	str	r3, [r2, #0]
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f383 8810 	msr	PRIMASK, r3
}
 8007738:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800773a:	4a04      	ldr	r2, [pc, #16]	@ (800774c <UTIL_SEQ_WaitEvt+0x8c>)
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	6013      	str	r3, [r2, #0]
    return;
 8007740:	bf00      	nop
}
 8007742:	3720      	adds	r7, #32
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	20000520 	.word	0x20000520
 800774c:	2000051c 	.word	0x2000051c
 8007750:	20000518 	.word	0x20000518

08007754 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	43db      	mvns	r3, r3
 8007762:	4618      	mov	r0, r3
 8007764:	f7ff fd7c 	bl	8007260 <UTIL_SEQ_Run>
    return;
 8007768:	bf00      	nop
}
 800776a:	3708      	adds	r7, #8
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8007770:	b480      	push	{r7}
 8007772:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8007774:	bf00      	nop
}
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800777e:	b480      	push	{r7}
 8007780:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8007782:	bf00      	nop
}
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8007794:	bf00      	nop
}
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 80077a8:	bf00      	nop
}
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	4603      	mov	r3, r0
 80077bc:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 80077be:	bf00      	nop
}
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b085      	sub	sp, #20
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d101      	bne.n	80077e0 <SEQ_BitPosition+0x16>
    return 32U;
 80077dc:	2320      	movs	r3, #32
 80077de:	e003      	b.n	80077e8 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	fab3 f383 	clz	r3, r3
 80077e6:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 80077e8:	f1c3 031f 	rsb	r3, r3, #31
 80077ec:	b2db      	uxtb	r3, r3
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr

080077fa <memset>:
 80077fa:	4402      	add	r2, r0
 80077fc:	4603      	mov	r3, r0
 80077fe:	4293      	cmp	r3, r2
 8007800:	d100      	bne.n	8007804 <memset+0xa>
 8007802:	4770      	bx	lr
 8007804:	f803 1b01 	strb.w	r1, [r3], #1
 8007808:	e7f9      	b.n	80077fe <memset+0x4>
	...

0800780c <__libc_init_array>:
 800780c:	b570      	push	{r4, r5, r6, lr}
 800780e:	4d0d      	ldr	r5, [pc, #52]	@ (8007844 <__libc_init_array+0x38>)
 8007810:	4c0d      	ldr	r4, [pc, #52]	@ (8007848 <__libc_init_array+0x3c>)
 8007812:	1b64      	subs	r4, r4, r5
 8007814:	10a4      	asrs	r4, r4, #2
 8007816:	2600      	movs	r6, #0
 8007818:	42a6      	cmp	r6, r4
 800781a:	d109      	bne.n	8007830 <__libc_init_array+0x24>
 800781c:	4d0b      	ldr	r5, [pc, #44]	@ (800784c <__libc_init_array+0x40>)
 800781e:	4c0c      	ldr	r4, [pc, #48]	@ (8007850 <__libc_init_array+0x44>)
 8007820:	f000 f826 	bl	8007870 <_init>
 8007824:	1b64      	subs	r4, r4, r5
 8007826:	10a4      	asrs	r4, r4, #2
 8007828:	2600      	movs	r6, #0
 800782a:	42a6      	cmp	r6, r4
 800782c:	d105      	bne.n	800783a <__libc_init_array+0x2e>
 800782e:	bd70      	pop	{r4, r5, r6, pc}
 8007830:	f855 3b04 	ldr.w	r3, [r5], #4
 8007834:	4798      	blx	r3
 8007836:	3601      	adds	r6, #1
 8007838:	e7ee      	b.n	8007818 <__libc_init_array+0xc>
 800783a:	f855 3b04 	ldr.w	r3, [r5], #4
 800783e:	4798      	blx	r3
 8007840:	3601      	adds	r6, #1
 8007842:	e7f2      	b.n	800782a <__libc_init_array+0x1e>
 8007844:	08007abc 	.word	0x08007abc
 8007848:	08007abc 	.word	0x08007abc
 800784c:	08007abc 	.word	0x08007abc
 8007850:	08007ac0 	.word	0x08007ac0

08007854 <memcpy>:
 8007854:	440a      	add	r2, r1
 8007856:	4291      	cmp	r1, r2
 8007858:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800785c:	d100      	bne.n	8007860 <memcpy+0xc>
 800785e:	4770      	bx	lr
 8007860:	b510      	push	{r4, lr}
 8007862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800786a:	4291      	cmp	r1, r2
 800786c:	d1f9      	bne.n	8007862 <memcpy+0xe>
 800786e:	bd10      	pop	{r4, pc}

08007870 <_init>:
 8007870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007872:	bf00      	nop
 8007874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007876:	bc08      	pop	{r3}
 8007878:	469e      	mov	lr, r3
 800787a:	4770      	bx	lr

0800787c <_fini>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	bf00      	nop
 8007880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007882:	bc08      	pop	{r3}
 8007884:	469e      	mov	lr, r3
 8007886:	4770      	bx	lr
