Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: stage_if.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stage_if.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stage_if"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stage_if
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" into library work
Parsing module <pmem>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\branch_control.v" into library work
Parsing module <branch_control>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v" into library work
Parsing module <stage_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stage_if>.

Elaborating module <pc>.

Elaborating module <pmem>.
WARNING:HDLCompiler:1499 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" Line 39: Empty module <pmem> remains a black box.
WARNING:HDLCompiler:189 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v" Line 45: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <branch_control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stage_if>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v".
    Summary:
	no macro.
Unit <stage_if> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\pc.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc[31]_GND_2_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <branch_control>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\branch_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <branch_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pmem.ngc>.
Loading core <pmem> for timing and area information for instance <pmemory>.
INFO:Xst:1901 - Instance ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ramloop[2].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr of type RAMB16_S9_S9 has been replaced by RAMB16BWER

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stage_if> ...

Optimizing unit <pc> ...
WARNING:Xst:2677 - Node <pc_reg/pc_31> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_30> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_29> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_28> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_27> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_26> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_25> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_24> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_23> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_22> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_21> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_20> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_19> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_18> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_17> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_16> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_15> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_14> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_13> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_12> of sequential type is unconnected in block <stage_if>.
WARNING:Xst:2677 - Node <pc_reg/pc_11> of sequential type is unconnected in block <stage_if>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stage_if, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stage_if.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 41
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 7
#      LUT6                        : 11
#      MUXCY                       : 8
#      VCC                         : 2
#      XORCY                       : 9
# FlipFlops/Latches                : 11
#      FDR_1                       : 11
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 16
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  18224     0%  
 Number of Slice LUTs:                   19  out of   9112     0%  
    Number used as Logic:                19  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     30
   Number with an unused Flip Flop:      19  out of     30    63%  
   Number with an unused LUT:            11  out of     30    36%  
   Number of fully used LUT-FF pairs:     0  out of     30     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  49  out of    232    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
clock                              | BUFGP                                                                                                                       | 15    |
pmemory/N1                         | NONE(pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram)| 4     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.022ns (Maximum Frequency: 330.907MHz)
   Minimum input arrival time before clock: 2.774ns
   Maximum output required time after clock: 5.000ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.022ns (frequency: 330.907MHz)
  Total number of paths / destination ports: 91 / 55
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            pc_reg/pc_9 (FF)
  Destination:       pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: pc_reg/pc_9 to pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            5   0.447   0.714  pc_reg/pc_9 (pc_reg/pc_9)
     begin scope: 'pmemory:addra<9>'
     begin scope: 'pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr:ADDRA<9>'
     RAMB16BWER:ADDRA12        0.350          ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram
    ----------------------------------------
    Total                      1.511ns (0.797ns logic, 0.714ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 66 / 22
-------------------------------------------------------------------------
Offset:              2.774ns (Levels of Logic = 2)
  Source:            control_is_jump (PAD)
  Destination:       pc_reg/pc_10 (FF)
  Destination Clock: clock falling

  Data Path: control_is_jump to pc_reg/pc_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.247  control_is_jump_IBUF (control_is_jump_IBUF)
     LUT6:I0->O            1   0.203   0.000  pc_reg/Mmux_data_jump_address[31]_pc[31]_mux_3_OUT21 (pc_reg/data_jump_address[31]_pc[31]_mux_3_OUT<10>)
     FDR_1:D                   0.102          pc_reg/pc_10
    ----------------------------------------
    Total                      2.774ns (1.527ns logic, 1.247ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 2)
  Source:            pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Destination:       instruction<31> (PAD)
  Source Clock:      clock rising

  Data Path: pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram to instruction<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA4    1   1.850   0.579  ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram (DOUTA<31>)
     end scope: 'pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTA<31>'
     end scope: 'pmemory:douta<31>'
     OBUF:I->O                 2.571          instruction_31_OBUF (instruction<31>)
    ----------------------------------------
    Total                      5.000ns (4.421ns logic, 0.579ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |    1.511|    2.739|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.14 secs
 
--> 

Total memory usage is 256180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    5 (   0 filtered)

