{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712152940834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712152940839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 22:02:20 2024 " "Processing started: Wed Apr 03 22:02:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712152940839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712152940839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712152940839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712152941252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712152941252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/pll_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/pll_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete " "Found entity 1: PLL_complete" {  } { { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712152950533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712152950533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_complete " "Elaborating entity \"PLL_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712152950588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll_platform_desginer.v 1 1 " "Using design file pll_platform_desginer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Platform_Desginer " "Found entity 1: PLL_Platform_Desginer" {  } { { "pll_platform_desginer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/pll_platform_desginer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712152950612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712152950612 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "PLL_Platform_Desginer " "Found the following files while searching for definition of entity \"PLL_Platform_Desginer\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "PLL_Platform_Desginer.bdf " "File: PLL_Platform_Desginer.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1712152950613 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1712152950613 "|PLL_complete|PLL_Platform_Desginer:blink_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Platform_Desginer PLL_Platform_Desginer:blink_0 " "Elaborating entity \"PLL_Platform_Desginer\" for hierarchy \"PLL_Platform_Desginer:blink_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "blink_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712152950614 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "altpll_0 PLL_complete_altpll_0 " "Node instance \"altpll_0\" instantiates undefined entity \"PLL_complete_altpll_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "altpll_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_gen2_0 PLL_complete_nios2_gen2_0 " "Node instance \"nios2_gen2_0\" instantiates undefined entity \"PLL_complete_nios2_gen2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "nios2_gen2_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 98 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 PLL_complete_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"PLL_complete_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "mm_interconnect_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_1 PLL_complete_mm_interconnect_1 " "Node instance \"mm_interconnect_1\" instantiates undefined entity \"PLL_complete_mm_interconnect_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "mm_interconnect_1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 133 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper PLL_complete_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"PLL_complete_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "irq_mapper" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 139 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "rst_controller" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 202 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller_001 altera_reset_controller " "Node instance \"rst_controller_001\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PLL_complete/synthesis/PLL_complete.v" "rst_controller_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 265 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1712152950686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712152950743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 22:02:30 2024 " "Processing ended: Wed Apr 03 22:02:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712152950743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712152950743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712152950743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712152950743 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712152951323 ""}
