<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: SYSCTRL_DPLLCTRLB_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">SYSCTRL_DPLLCTRLB_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___s_y_s_c_t_r_l.html">System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="SYSCTRL_DPLLCTRLB_Type" -->
<p><a href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a44db66ad0f281d0e6e83e2aecaada299">FILTER</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a7b6b7e9fd961b383fbd40bf867be23b2">LPEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a6d53370f500682a448c865a0891b9fed">WUF</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ac95c522171cdc7348a1fa13f5eb5bb40">REFCLK</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#addf978a5eaea51f2f2790af444ee5c7d">__pad0__</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#affc0a11fcb9a96f17471c282e8692e01">LTIME</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ae5d2729d193675169715c1b4c73694c7">__pad1__</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ad923d573339fdccfa57832daf0c7b2ad">LBYPASS</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a07a20fe4cb5bdb3c18a6f5d75b9a347f">__pad2__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ab3d43a65ea0aadb5784cba727aeaeeca">DIV</a>:11</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#aabc550d49e2bcce3471d3a54408aa60e">__pad3__</a>:5</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a37525b4a32ca6fa7c3491218e8ec5532">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#af712c1e1dfdca51bf225f34d5ae2c5ee">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="addf978a5eaea51f2f2790af444ee5c7d"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::__pad0__" ref="addf978a5eaea51f2f2790af444ee5c7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#addf978a5eaea51f2f2790af444ee5c7d">SYSCTRL_DPLLCTRLB_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 6.. 7 Reserved </p>

</div>
</div>
<a class="anchor" id="ae5d2729d193675169715c1b4c73694c7"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::__pad1__" ref="ae5d2729d193675169715c1b4c73694c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ae5d2729d193675169715c1b4c73694c7">SYSCTRL_DPLLCTRLB_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 11 Reserved </p>

</div>
</div>
<a class="anchor" id="a07a20fe4cb5bdb3c18a6f5d75b9a347f"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::__pad2__" ref="a07a20fe4cb5bdb3c18a6f5d75b9a347f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a07a20fe4cb5bdb3c18a6f5d75b9a347f">SYSCTRL_DPLLCTRLB_Type::__pad2__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 13..15 Reserved </p>

</div>
</div>
<a class="anchor" id="aabc550d49e2bcce3471d3a54408aa60e"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::__pad3__" ref="aabc550d49e2bcce3471d3a54408aa60e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#aabc550d49e2bcce3471d3a54408aa60e">SYSCTRL_DPLLCTRLB_Type::__pad3__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 27..31 Reserved </p>

</div>
</div>
<a class="anchor" id="a37525b4a32ca6fa7c3491218e8ec5532"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::bit" ref="a37525b4a32ca6fa7c3491218e8ec5532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a37525b4a32ca6fa7c3491218e8ec5532">SYSCTRL_DPLLCTRLB_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="ab3d43a65ea0aadb5784cba727aeaeeca"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::DIV" ref="ab3d43a65ea0aadb5784cba727aeaeeca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ab3d43a65ea0aadb5784cba727aeaeeca">SYSCTRL_DPLLCTRLB_Type::DIV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16..26 Clock Divider </p>

</div>
</div>
<a class="anchor" id="a44db66ad0f281d0e6e83e2aecaada299"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::FILTER" ref="a44db66ad0f281d0e6e83e2aecaada299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a44db66ad0f281d0e6e83e2aecaada299">SYSCTRL_DPLLCTRLB_Type::FILTER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 1 Proportional Integral Filter Selection </p>

</div>
</div>
<a class="anchor" id="ad923d573339fdccfa57832daf0c7b2ad"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::LBYPASS" ref="ad923d573339fdccfa57832daf0c7b2ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ad923d573339fdccfa57832daf0c7b2ad">SYSCTRL_DPLLCTRLB_Type::LBYPASS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 12 Lock Bypass </p>

</div>
</div>
<a class="anchor" id="a7b6b7e9fd961b383fbd40bf867be23b2"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::LPEN" ref="a7b6b7e9fd961b383fbd40bf867be23b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a7b6b7e9fd961b383fbd40bf867be23b2">SYSCTRL_DPLLCTRLB_Type::LPEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 2 Low-Power Enable </p>

</div>
</div>
<a class="anchor" id="affc0a11fcb9a96f17471c282e8692e01"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::LTIME" ref="affc0a11fcb9a96f17471c282e8692e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#affc0a11fcb9a96f17471c282e8692e01">SYSCTRL_DPLLCTRLB_Type::LTIME</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8..10 Lock Time </p>

</div>
</div>
<a class="anchor" id="ac95c522171cdc7348a1fa13f5eb5bb40"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::REFCLK" ref="ac95c522171cdc7348a1fa13f5eb5bb40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#ac95c522171cdc7348a1fa13f5eb5bb40">SYSCTRL_DPLLCTRLB_Type::REFCLK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 4.. 5 Reference Clock Selection </p>

</div>
</div>
<a class="anchor" id="af712c1e1dfdca51bf225f34d5ae2c5ee"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::reg" ref="af712c1e1dfdca51bf225f34d5ae2c5ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#af712c1e1dfdca51bf225f34d5ae2c5ee">SYSCTRL_DPLLCTRLB_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a6d53370f500682a448c865a0891b9fed"></a><!-- doxytag: member="SYSCTRL_DPLLCTRLB_Type::WUF" ref="a6d53370f500682a448c865a0891b9fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html#a6d53370f500682a448c865a0891b9fed">SYSCTRL_DPLLCTRLB_Type::WUF</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 3 Wake Up Fast </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__sysctrl_8h_source.html">comp_sysctrl.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:18 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
