# ========== Copyright Header Begin ==========================================
# 
# OpenSPARC T1 Processor File: user_cfg.scr
# Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
# DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
# 
# The above named program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public
# License version 2 as published by the Free Software Foundation.
# 
# The above named program is distributed in the hope that it will be 
# useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
# General Public License for more details.
# 
# You should have received a copy of the GNU General Public
# License along with this work; if not, write to the Free Software
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
# 
# ========== Copyright Header End ============================================

source -echo -verbose $dv_root/design/sys/synopsys/script/project_io_cfg.scr

set rtl_files {\

lib/u1/u1.behV \
lib/m1/m1.behV \
design/sys/iop/common/rtl/swrvr_clib.v \

design/sys/iop/common/rtl/ucb_noflow.v \
design/sys/iop/common/rtl/ucb_bus_in.v \
design/sys/iop/common/rtl/ucb_bus_out.v \
design/sys/iop/ctu/common/rtl/ctu_lib.v \
design/sys/iop/ctu/common/rtl/ctu_sync_header.v \
design/sys/iop/common/rtl/cluster_header_sync.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_syncp.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_shadreg.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn.v \
design/sys/iop/ctu/rtl/ctu_clsp_dramgif.v \
design/sys/iop/ctu/rtl/ctu_clsp_jbusgif.v \
design/sys/iop/ctu/rtl/ctu_clsp_cmpgif.v \
design/sys/iop/ctu/rtl/ctu_clsp_creg.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkctrl.v \
design/sys/iop/ctu/rtl/ctu_clsp_ctrl.v \
design/sys/iop/ctu/rtl/ctu_clsp_pllcnt.v \
design/sys/iop/ctu/rtl/ctu_dft_jtag_tap.v \
design/sys/iop/ctu/rtl/ctu_revision.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_ssiclk.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_nstep.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_nstep_cnt.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_clksel.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_clksw.v \
design/sys/iop/ctu/rtl/ctu_clsp_synch_jlcl.v \
design/sys/iop/ctu/rtl/ctu_clsp_synch_jldl.v \
design/sys/iop/ctu/rtl/ctu_clsp_synch_cljl.v \
design/sys/iop/ctu/rtl/ctu_clsp_synch_dldg.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_fstlog.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_ddiv.v \
design/sys/iop/ctu/rtl/ctu_test_stub_scan.v \
design/sys/iop/ctu/rtl/ctu_clsp.v \
design/sys/iop/ctu/rtl/ctu_dft_jtag.v \
design/sys/iop/ctu/rtl/ctu_dft_bist.v \
design/sys/iop/ctu/rtl/ctu_dft_creg.v \
design/sys/iop/ctu/rtl/ctu_dft.v \

design/sys/iop/analog/bw_rng/rtl/bw_rng.v \
design/sys/iop/analog/bw_pll/rtl/bw_pll.v \
design/sys/iop/analog/bw_tsr/rtl/bw_tsr.v \

design/sys/iop/common/rtl/cluster_header_ctu.v \
design/sys/iop/ctu/rtl/ctu_jtag_id.v \
design/sys/iop/ctu/rtl/ctu_mask_id.v \
design/sys/iop/common/rtl/sync_pulse_synchronizer.v \

design/sys/iop/ctu/common/rtl/bw_clk_cl_ctu_jbus.v \
design/sys/iop/ctu/common/rtl/bw_clk_cl_ctu_cmp.v \
design/sys/iop/ctu/common/rtl/bw_clk_cl_ctu_2xcmp.v \
design/sys/iop/ctu/common/rtl/bw_clk_cl_ctu_2xcmp_b.v \
design/sys/iop/ctu/common/rtl/bw_ctu_clk_sync_mux.v \
design/sys/iop/analog/bw_clk/rtl/bw_clk_cclk_sync.v \
design/sys/iop/ctu/common/rtl/bw_zzctu_sync.v \
design/sys/iop/ctu/rtl/ctu_clsp_clkgn_1div.v \

design/sys/iop/common/rtl/synchronizer_asr.v \

design/sys/iop/ctu/rtl/ctu.v \
}

set mix_files {}
set top_module ctu

set include_paths {\
design/sys/iop/include \
design/sys/iop/ctu/include \
}

set black_box_libs {}
set black_box_designs {}
set mem_libs {}
set dont_touch_modules {}
set compile_effort   "medium"

set compile_flatten_all 1

set compile_no_new_cells_at_top_level false

set default_clk cmp_gclk
set default_clk_freq  1200
set default_setup_skew  0.1
set default_hold_skew  0.1
set default_clk_transition  0.04
set clk_list {                        \
                {cmp_gclk   1200.0   0.100   0.100   0.040}        \
                {jbus_gclk   240.0   0.375 0.080 0.050} \
}

set ideal_net_list {}
set false_path_list {}
set enforce_input_fanout_one     0
set allow_outport_drive_innodes  1
set skip_scan            0
set add_lockup_latch     false
set chain_count          1
set scanin_port_list     {}
set scanout_port_list    {}
set scanenable_port      global_shift_enable
set has_test_stub        1
set scanenable_pin       test_stub_no_bist/se
set long_chain_so_0_net  long_chain_so_0
set short_chain_so_0_net short_chain_so_0
set so_0_net             so_0
set insert_extra_lockup_latch 0
set extra_lockup_latch_clk_list {}
