// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsoftmax.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSoftmax_CfgInitialize(XSoftmax *InstancePtr, XSoftmax_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->Input_BaseAddress = ConfigPtr->Input_BaseAddress;
    InstancePtr->Output_BaseAddress = ConfigPtr->Output_BaseAddress;
    InstancePtr->Output1_BaseAddress = ConfigPtr->Output1_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSoftmax_Start(XSoftmax *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL) & 0x80;
    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XSoftmax_IsDone(XSoftmax *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XSoftmax_IsIdle(XSoftmax *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XSoftmax_IsReady(XSoftmax *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XSoftmax_EnableAutoRestart(XSoftmax *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XSoftmax_DisableAutoRestart(XSoftmax *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_AP_CTRL, 0);
}

u32 XSoftmax_Get_memblock2_dense_BaseAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE);
}

u32 XSoftmax_Get_memblock2_dense_HighAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH);
}

u32 XSoftmax_Get_memblock2_dense_TotalBytes(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH - XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + 1);
}

u32 XSoftmax_Get_memblock2_dense_BitWidth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_INPUT_WIDTH_MEMBLOCK2_DENSE;
}

u32 XSoftmax_Get_memblock2_dense_Depth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_INPUT_DEPTH_MEMBLOCK2_DENSE;
}

u32 XSoftmax_Write_memblock2_dense_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH - XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_memblock2_dense_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH - XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSoftmax_Write_memblock2_dense_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH - XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_memblock2_dense_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_HIGH - XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Input_BaseAddress + XSOFTMAX_INPUT_ADDR_MEMBLOCK2_DENSE_BASE + offset + i);
    }
    return length;
}

u32 XSoftmax_Get_class_BaseAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_BASE);
}

u32 XSoftmax_Get_class_HighAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH);
}

u32 XSoftmax_Get_class_TotalBytes(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH - XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + 1);
}

u32 XSoftmax_Get_class_BitWidth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_OUTPUT_WIDTH_CLASS;
}

u32 XSoftmax_Get_class_Depth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_OUTPUT_DEPTH_CLASS;
}

u32 XSoftmax_Write_class_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH - XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_class_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH - XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSoftmax_Write_class_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH - XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_class_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_OUTPUT_ADDR_CLASS_HIGH - XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Output_BaseAddress + XSOFTMAX_OUTPUT_ADDR_CLASS_BASE + offset + i);
    }
    return length;
}

u32 XSoftmax_Get_result_BaseAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE);
}

u32 XSoftmax_Get_result_HighAddress(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH);
}

u32 XSoftmax_Get_result_TotalBytes(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH - XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + 1);
}

u32 XSoftmax_Get_result_BitWidth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_OUTPUT1_WIDTH_RESULT;
}

u32 XSoftmax_Get_result_Depth(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSOFTMAX_OUTPUT1_DEPTH_RESULT;
}

u32 XSoftmax_Write_result_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH - XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_result_Words(XSoftmax *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH - XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSoftmax_Write_result_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH - XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSoftmax_Read_result_Bytes(XSoftmax *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSOFTMAX_OUTPUT1_ADDR_RESULT_HIGH - XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Output1_BaseAddress + XSOFTMAX_OUTPUT1_ADDR_RESULT_BASE + offset + i);
    }
    return length;
}

void XSoftmax_InterruptGlobalEnable(XSoftmax *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_GIE, 1);
}

void XSoftmax_InterruptGlobalDisable(XSoftmax *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_GIE, 0);
}

void XSoftmax_InterruptEnable(XSoftmax *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_IER);
    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_IER, Register | Mask);
}

void XSoftmax_InterruptDisable(XSoftmax *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_IER);
    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_IER, Register & (~Mask));
}

void XSoftmax_InterruptClear(XSoftmax *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSoftmax_WriteReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_ISR, Mask);
}

u32 XSoftmax_InterruptGetEnabled(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_IER);
}

u32 XSoftmax_InterruptGetStatus(XSoftmax *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSoftmax_ReadReg(InstancePtr->Control_BaseAddress, XSOFTMAX_CONTROL_ADDR_ISR);
}

