{
  "module_name": "clk-mt8167-mm.c",
  "hash_id": "b6f6bf3dcb5f39f6c1935850764c8d22a140bda54524aae0b45cb9744c259262",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8167-mm.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8167-clk.h>\n\nstatic const struct mtk_gate_regs mm0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs mm1_cg_regs = {\n\t.set_ofs = 0x114,\n\t.clr_ofs = 0x118,\n\t.sta_ofs = 0x110,\n};\n\n#define GATE_MM0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_MM1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mm_clks[] = {\n\t \n\tGATE_MM0(CLK_MM_SMI_COMMON, \"mm_smi_common\", \"smi_mm\", 0),\n\tGATE_MM0(CLK_MM_SMI_LARB0, \"mm_smi_larb0\", \"smi_mm\", 1),\n\tGATE_MM0(CLK_MM_CAM_MDP, \"mm_cam_mdp\", \"smi_mm\", 2),\n\tGATE_MM0(CLK_MM_MDP_RDMA, \"mm_mdp_rdma\", \"smi_mm\", 3),\n\tGATE_MM0(CLK_MM_MDP_RSZ0, \"mm_mdp_rsz0\", \"smi_mm\", 4),\n\tGATE_MM0(CLK_MM_MDP_RSZ1, \"mm_mdp_rsz1\", \"smi_mm\", 5),\n\tGATE_MM0(CLK_MM_MDP_TDSHP, \"mm_mdp_tdshp\", \"smi_mm\", 6),\n\tGATE_MM0(CLK_MM_MDP_WDMA, \"mm_mdp_wdma\", \"smi_mm\", 7),\n\tGATE_MM0(CLK_MM_MDP_WROT, \"mm_mdp_wrot\", \"smi_mm\", 8),\n\tGATE_MM0(CLK_MM_FAKE_ENG, \"mm_fake_eng\", \"smi_mm\", 9),\n\tGATE_MM0(CLK_MM_DISP_OVL0, \"mm_disp_ovl0\", \"smi_mm\", 10),\n\tGATE_MM0(CLK_MM_DISP_RDMA0, \"mm_disp_rdma0\", \"smi_mm\", 11),\n\tGATE_MM0(CLK_MM_DISP_RDMA1, \"mm_disp_rdma1\", \"smi_mm\", 12),\n\tGATE_MM0(CLK_MM_DISP_WDMA, \"mm_disp_wdma\", \"smi_mm\", 13),\n\tGATE_MM0(CLK_MM_DISP_COLOR, \"mm_disp_color\", \"smi_mm\", 14),\n\tGATE_MM0(CLK_MM_DISP_CCORR, \"mm_disp_ccorr\", \"smi_mm\", 15),\n\tGATE_MM0(CLK_MM_DISP_AAL, \"mm_disp_aal\", \"smi_mm\", 16),\n\tGATE_MM0(CLK_MM_DISP_GAMMA, \"mm_disp_gamma\", \"smi_mm\", 17),\n\tGATE_MM0(CLK_MM_DISP_DITHER, \"mm_disp_dither\", \"smi_mm\", 18),\n\tGATE_MM0(CLK_MM_DISP_UFOE, \"mm_disp_ufoe\", \"smi_mm\", 19),\n\t \n\tGATE_MM1(CLK_MM_DISP_PWM_MM, \"mm_disp_pwm_mm\", \"smi_mm\", 0),\n\tGATE_MM1(CLK_MM_DISP_PWM_26M, \"mm_disp_pwm_26m\", \"smi_mm\", 1),\n\tGATE_MM1(CLK_MM_DSI_ENGINE, \"mm_dsi_engine\", \"smi_mm\", 2),\n\tGATE_MM1(CLK_MM_DSI_DIGITAL, \"mm_dsi_digital\", \"dsi0_lntc_dsick\", 3),\n\tGATE_MM1(CLK_MM_DPI0_ENGINE, \"mm_dpi0_engine\", \"smi_mm\", 4),\n\tGATE_MM1(CLK_MM_DPI0_PXL, \"mm_dpi0_pxl\", \"rg_fdpi0\", 5),\n\tGATE_MM1(CLK_MM_LVDS_PXL, \"mm_lvds_pxl\", \"vpll_dpix\", 14),\n\tGATE_MM1(CLK_MM_LVDS_CTS, \"mm_lvds_cts\", \"lvdstx_dig_cts\", 15),\n\tGATE_MM1(CLK_MM_DPI1_ENGINE, \"mm_dpi1_engine\", \"smi_mm\", 16),\n\tGATE_MM1(CLK_MM_DPI1_PXL, \"mm_dpi1_pxl\", \"rg_fdpi1\", 17),\n\tGATE_MM1(CLK_MM_HDMI_PXL, \"mm_hdmi_pxl\", \"rg_fdpi1\", 18),\n\tGATE_MM1(CLK_MM_HDMI_SPDIF, \"mm_hdmi_spdif\", \"apll12_div6\", 19),\n\tGATE_MM1(CLK_MM_HDMI_ADSP_BCK, \"mm_hdmi_adsp_b\", \"apll12_div4b\", 20),\n\tGATE_MM1(CLK_MM_HDMI_PLL, \"mm_hdmi_pll\", \"hdmtx_dig_cts\", 21),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mm_clks,\n\t.num_clks = ARRAY_SIZE(mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt8167_mm_id_table[] = {\n\t{ .name = \"clk-mt8167-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8167_mm_id_table);\n\nstatic struct platform_driver clk_mt8167_mm_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8167-mm\",\n\t},\n\t.id_table = clk_mt8167_mm_id_table,\n};\nmodule_platform_driver(clk_mt8167_mm_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}