# ASIC-Design-of-32-bit-Pipelined-MIPS-Processor
Industry-grade 32-bit 5-stage pipelined MIPS processor designed for ASIC flow. Includes hazard detection, data forwarding, branch handling, and verification-driven development. Synthesized and analyzed with STA and taken through OpenLane physical design.
