// Seed: 1786156293
module module_0;
  always @(posedge id_0) begin
    id_0 <= id_0;
  end
  reg   id_1;
  logic id_2;
  type_5(
      id_0, 1, id_1
  );
endmodule
