Satisfiability models and algorithms for circuit delay computation