[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_33",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_31",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_29",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_27",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_25",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_23",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_21",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_17",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_13",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_11",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_9",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_7",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_5",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_3",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_1",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sra":9,
      "xnor":13,
      "or":6,
      "shfl":14,
      "slt":4,
      "sub":2,
      "andn":11,
      "ror":16,
      "add":1,
      "sltu":10,
      "and":7,
      "orn":12,
      "sll":3,
      "srl":8,
      "zero":0,
      "xor":5,
      "rol":15
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_2",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_enable",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_0",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_debug_read_data",
    "sources":[
      "~Top|Top>io_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_address",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_1",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_3",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_data",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  }
]