|Bootloader
STATUS_LED <= HB_counter[25].DB_MAX_OUTPUT_PORT_TYPE
PHY_TX[0] <= PHY_TX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHY_TX[1] <= PHY_TX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHY_TX[2] <= PHY_TX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHY_TX[3] <= PHY_TX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHY_RX[0] => PHY_RX[0].IN1
PHY_RX[1] => PHY_RX[1].IN1
PHY_RX[2] => PHY_RX[2].IN1
PHY_RX[3] => PHY_RX[3].IN1
PHY_DV => PHY_DV.IN2
PHY_TX_CLOCK <= Tx_clock.DB_MAX_OUTPUT_PORT_TYPE
PHY_TX_EN <= PHY_TX_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
NCONFIG <= <GND>
SW17 => MODE1.IN1
SW18 => ~NO_FANOUT~
PHY_RX_CLOCK => PHY_RX_CLOCK_2.CLK
PHY_RX_CLOCK => _.IN1
PHY_CLK125 => C125_clk.IN1
PHY_MDIO <> MDIO:MDIO_inst.MDIO_inout
PHY_MDC <= MDIO:MDIO_inst.clock
PHY_RESET_N <= <VCC>
SCK <= EEPROM:EEPROM_inst.SCK
SI <= EEPROM:EEPROM_inst.SI
CONFIG => SO.IN1
NODE_ADDR_CS <= EEPROM:EEPROM_inst.CS
DEBUG_LED1 <= Led_flash:Flash_LED1.LED
DEBUG_LED2 <= Led_flash:Flash_LED2.LED
DEBUG_LED3 <= Led_flash:Flash_LED3.LED
DEBUG_LED4 <= Led_flash:Flash_LED4.LED
DEBUG_LED5 <= Led_control:Control_LED0.LED
DEBUG_LED6 <= Led_flash:Flash_LED6.LED
DEBUG_LED7 <= Rx_fifo:Rx_fifo_inst.rdempty
DEBUG_LED8 <= send_more_ACK.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED9 <= send_more.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED10 <= ASMI2:ASMI_inst.busy


|Bootloader|PLL_clocks:PLL_inst
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component
inclk[0] => PLL_clocks_altpll:auto_generated.inclk[0]
inclk[1] => PLL_clocks_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_clocks_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_clocks_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Bootloader|Reconfigure:Recon_inst
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
reset => ConfigState.OUTPUTSELECT
clock => clock.IN1
clk_freq[0] => Mult0.IN14
clk_freq[1] => Mult0.IN13
clk_freq[2] => Mult0.IN12
clk_freq[3] => Mult0.IN11
clk_freq[4] => Mult0.IN10
clk_freq[5] => Mult0.IN9
clk_freq[6] => Mult0.IN8
BootAddress[0] => ~NO_FANOUT~
BootAddress[1] => ~NO_FANOUT~
BootAddress[2] => Selector42.IN6
BootAddress[3] => Selector41.IN4
BootAddress[4] => Selector40.IN4
BootAddress[5] => Selector39.IN4
BootAddress[6] => Selector38.IN4
BootAddress[7] => Selector37.IN4
BootAddress[8] => Selector36.IN4
BootAddress[9] => Selector35.IN4
BootAddress[10] => Selector34.IN4
BootAddress[11] => Selector33.IN4
BootAddress[12] => Selector32.IN4
BootAddress[13] => Selector31.IN4
BootAddress[14] => Selector30.IN4
BootAddress[15] => Selector29.IN4
BootAddress[16] => Selector28.IN4
BootAddress[17] => Selector27.IN4
BootAddress[18] => Selector26.IN4
BootAddress[19] => Selector25.IN4
BootAddress[20] => Selector24.IN4
BootAddress[21] => Selector23.IN4
BootAddress[22] => Selector22.IN4
BootAddress[23] => Selector21.IN4
control => Selector13.IN4
CRC_error <= CRC_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst
clock => clock.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
param[0] => param[0].IN1
param[1] => param[1].IN1
param[2] => param[2].IN1
read_param => read_param.IN1
read_source[0] => read_source[0].IN1
read_source[1] => read_source[1].IN1
reconfig => reconfig.IN1
reset => reset.IN1
reset_timer => reset_timer.IN1
write_param => write_param.IN1
busy <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.busy
data_out[0] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[1] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[2] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[3] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[4] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[5] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[6] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[7] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[8] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[9] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[10] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[11] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[12] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[13] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[14] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[15] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[16] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[17] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[18] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[19] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[20] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[21] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[22] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[23] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[24] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[25] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[26] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[27] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out
data_out[28] <= Remote_rmtupdt_51n:Remote_rmtupdt_51n_component.data_out


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component
busy <= idle_state.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
data_in[0] => dffe7a.IN1
data_in[1] => dffe7a.IN1
data_in[2] => dffe7a.IN1
data_in[3] => dffe7a.IN1
data_in[4] => dffe7a.IN1
data_in[5] => dffe7a.IN1
data_in[6] => dffe7a.IN1
data_in[7] => dffe7a.IN1
data_in[8] => dffe7a.IN1
data_in[9] => dffe7a.IN1
data_in[10] => dffe7a.IN1
data_in[11] => dffe7a.IN1
data_in[12] => dffe7a.IN1
data_in[13] => dffe7a.IN1
data_in[14] => dffe7a.IN1
data_in[15] => dffe7a.IN1
data_in[16] => dffe7a.IN1
data_in[17] => dffe7a.IN1
data_in[18] => dffe7a.IN1
data_in[19] => dffe7a.IN1
data_in[20] => dffe7a.IN1
data_in[21] => dffe7a.IN1
data_out[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
param[0] => dffe9a[0].DATAIN
param[1] => dffe9a[1].DATAIN
param[2] => dffe9a[2].DATAIN
read_param => read_init_state.IN1
read_param => rsource_load.IN0
read_param => rsource_parallel_in.IN0
read_param => rsource_parallel_in.IN0
read_param => dffe2a2.IN1
read_param => idle_state.IN1
read_param => dffe9a[6].DATAIN
read_source[0] => rsource_parallel_in.IN1
read_source[0] => dffe9a[3].DATAIN
read_source[1] => rsource_parallel_in.IN1
read_source[1] => dffe9a[4].DATAIN
reconfig => rublock_reconfig.IN1
reset => wire_dffe7a_clrn.IN1
reset => write_wait_state.ACLR
reset => write_source_update_state.ACLR
reset => write_pre_data_state.ACLR
reset => write_post_data_state.ACLR
reset => write_load_state.ACLR
reset => write_init_state.ACLR
reset => write_init_counter_state.ACLR
reset => write_data_state.ACLR
reset => read_source_update_state.ACLR
reset => read_pre_data_state.ACLR
reset => read_post_state.ACLR
reset => read_init_state.ACLR
reset => read_init_counter_state.ACLR
reset => read_data_state.ACLR
reset => idle_write_wait.ACLR
reset => idle_state.PRESET
reset => dffe9a[6].ACLR
reset => dffe9a[5].ACLR
reset => dffe9a[4].ACLR
reset => dffe9a[3].ACLR
reset => dffe9a[2].ACLR
reset => dffe9a[1].ACLR
reset => dffe9a[0].ACLR
reset => dffe8.ACLR
reset_timer => sd4.RSTTIMER
write_param => rsource_load.IN1
write_param => rsource_parallel_in[1].IN1
write_param => rsource_parallel_in[0].IN1
write_param => shift_reg_load_enable.IN1
write_param => dffe3a2.IN1
write_param => idle_state.IN1
write_param => dffe9a[5].DATAIN


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5
clock => cntr_h0j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_h0j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_h0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_h0j:auto_generated.q[0]
q[1] <= cntr_h0j:auto_generated.q[1]
q[2] <= cntr_h0j:auto_generated.q[2]
q[3] <= cntr_h0j:auto_generated.q[3]
q[4] <= cntr_h0j:auto_generated.q[4]
q[5] <= cntr_h0j:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5|cntr_h0j:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr6
clock => cntr_g0j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g0j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g0j:auto_generated.q[0]
q[1] <= cntr_g0j:auto_generated.q[1]
q[2] <= cntr_g0j:auto_generated.q[2]
q[3] <= cntr_g0j:auto_generated.q[3]
q[4] <= cntr_g0j:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr6|cntr_g0j:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|MDIO:MDIO_inst
clk => clock.DATAB
clk => preamble[0].CLK
clk => preamble[1].CLK
clk => preamble[2].CLK
clk => preamble[3].CLK
clk => preamble[4].CLK
clk => preamble[5].CLK
clk => preamble[6].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => loop_count[0].CLK
clk => loop_count[1].CLK
clk => loop_count[2].CLK
clk => loop_count[3].CLK
clk => loop_count[4].CLK
clk => previous_speed.CLK
clk => write_done~reg0.CLK
clk => write[0].CLK
clk => write[1].CLK
clk => write[2].CLK
clk => write[3].CLK
clk => write[4].CLK
clk => write[5].CLK
clk => mask[0].CLK
clk => mask[1].CLK
clk => mask[2].CLK
clk => mask[3].CLK
clk => mask[4].CLK
clk => mask[5].CLK
clk => mask[6].CLK
clk => MDIO.CLK
clk => REG_data[5][0].CLK
clk => REG_data[5][1].CLK
clk => REG_data[5][2].CLK
clk => REG_data[5][3].CLK
clk => REG_data[5][4].CLK
clk => REG_data[5][5].CLK
clk => REG_data[5][6].CLK
clk => REG_data[5][7].CLK
clk => REG_data[5][8].CLK
clk => REG_data[5][9].CLK
clk => REG_data[5][10].CLK
clk => REG_data[5][11].CLK
clk => REG_data[5][12].CLK
clk => REG_data[5][13].CLK
clk => REG_data[5][14].CLK
clk => REG_data[5][15].CLK
clk => REG_data[4][0].CLK
clk => REG_data[4][1].CLK
clk => REG_data[4][2].CLK
clk => REG_data[4][3].CLK
clk => REG_data[4][4].CLK
clk => REG_data[4][5].CLK
clk => REG_data[4][6].CLK
clk => REG_data[4][7].CLK
clk => REG_data[4][8].CLK
clk => REG_data[4][9].CLK
clk => REG_data[4][10].CLK
clk => REG_data[4][11].CLK
clk => REG_data[4][12].CLK
clk => REG_data[4][13].CLK
clk => REG_data[4][14].CLK
clk => REG_data[4][15].CLK
clk => REG_data[3][0].CLK
clk => REG_data[3][1].CLK
clk => REG_data[3][2].CLK
clk => REG_data[3][3].CLK
clk => REG_data[3][4].CLK
clk => REG_data[3][5].CLK
clk => REG_data[3][6].CLK
clk => REG_data[3][7].CLK
clk => REG_data[3][8].CLK
clk => REG_data[3][9].CLK
clk => REG_data[3][10].CLK
clk => REG_data[3][11].CLK
clk => REG_data[3][12].CLK
clk => REG_data[3][13].CLK
clk => REG_data[3][14].CLK
clk => REG_data[3][15].CLK
clk => REG_data[2][0].CLK
clk => REG_data[2][1].CLK
clk => REG_data[2][2].CLK
clk => REG_data[2][3].CLK
clk => REG_data[2][4].CLK
clk => REG_data[2][5].CLK
clk => REG_data[2][6].CLK
clk => REG_data[2][7].CLK
clk => REG_data[2][8].CLK
clk => REG_data[2][9].CLK
clk => REG_data[2][10].CLK
clk => REG_data[2][11].CLK
clk => REG_data[2][12].CLK
clk => REG_data[2][13].CLK
clk => REG_data[2][14].CLK
clk => REG_data[2][15].CLK
clk => REG_data[1][0].CLK
clk => REG_data[1][1].CLK
clk => REG_data[1][2].CLK
clk => REG_data[1][3].CLK
clk => REG_data[1][4].CLK
clk => REG_data[1][5].CLK
clk => REG_data[1][6].CLK
clk => REG_data[1][7].CLK
clk => REG_data[1][8].CLK
clk => REG_data[1][9].CLK
clk => REG_data[1][10].CLK
clk => REG_data[1][11].CLK
clk => REG_data[1][12].CLK
clk => REG_data[1][13].CLK
clk => REG_data[1][14].CLK
clk => REG_data[1][15].CLK
clk => REG_data[0][0].CLK
clk => REG_data[0][1].CLK
clk => REG_data[0][2].CLK
clk => REG_data[0][3].CLK
clk => REG_data[0][4].CLK
clk => REG_data[0][5].CLK
clk => REG_data[0][6].CLK
clk => REG_data[0][7].CLK
clk => REG_data[0][8].CLK
clk => REG_data[0][9].CLK
clk => REG_data[0][10].CLK
clk => REG_data[0][11].CLK
clk => REG_data[0][12].CLK
clk => REG_data[0][13].CLK
clk => REG_data[0][14].CLK
clk => REG_data[0][15].CLK
clk => REG_address[5][0].CLK
clk => REG_address[5][1].CLK
clk => REG_address[5][2].CLK
clk => REG_address[5][3].CLK
clk => REG_address[5][4].CLK
clk => REG_address[4][0].CLK
clk => REG_address[4][1].CLK
clk => REG_address[4][2].CLK
clk => REG_address[4][3].CLK
clk => REG_address[4][4].CLK
clk => REG_address[3][0].CLK
clk => REG_address[3][1].CLK
clk => REG_address[3][2].CLK
clk => REG_address[3][3].CLK
clk => REG_address[3][4].CLK
clk => REG_address[2][0].CLK
clk => REG_address[2][1].CLK
clk => REG_address[2][2].CLK
clk => REG_address[2][3].CLK
clk => REG_address[2][4].CLK
clk => REG_address[1][0].CLK
clk => REG_address[1][1].CLK
clk => REG_address[1][2].CLK
clk => REG_address[1][3].CLK
clk => REG_address[1][4].CLK
clk => REG_address[0][0].CLK
clk => REG_address[0][1].CLK
clk => REG_address[0][2].CLK
clk => REG_address[0][3].CLK
clk => REG_address[0][4].CLK
clk => preamble2[0].CLK
clk => preamble2[1].CLK
clk => preamble2[2].CLK
clk => preamble2[3].CLK
clk => preamble2[4].CLK
clk => preamble2[5].CLK
clk => address2[0].CLK
clk => address2[1].CLK
clk => address2[2].CLK
clk => temp_address[0].CLK
clk => temp_address[1].CLK
clk => temp_address[2].CLK
clk => temp_address[3].CLK
clk => temp_address[4].CLK
clk => MDIO2.CLK
clk => read[0].CLK
clk => read[1].CLK
clk => read[2].CLK
clk => read[3].CLK
clk => read[4].CLK
clk => read_done~reg0.CLK
clk => register_data[0]~reg0.CLK
clk => register_data[1]~reg0.CLK
clk => register_data[2]~reg0.CLK
clk => register_data[3]~reg0.CLK
clk => register_data[4]~reg0.CLK
clk => register_data[5]~reg0.CLK
clk => register_data[6]~reg0.CLK
clk => register_data[7]~reg0.CLK
clk => register_data[8]~reg0.CLK
clk => register_data[9]~reg0.CLK
clk => register_data[10]~reg0.CLK
clk => register_data[11]~reg0.CLK
clk => register_data[12]~reg0.CLK
clk => register_data[13]~reg0.CLK
clk => register_data[14]~reg0.CLK
clk => register_data[15]~reg0.CLK
clk => read_count[0].CLK
clk => read_count[1].CLK
clk => read_count[2].CLK
clk => read_count[3].CLK
clk => read_count[4].CLK
clk => temp_reg_data[0].CLK
clk => temp_reg_data[1].CLK
clk => temp_reg_data[2].CLK
clk => temp_reg_data[3].CLK
clk => temp_reg_data[4].CLK
clk => temp_reg_data[5].CLK
clk => temp_reg_data[6].CLK
clk => temp_reg_data[7].CLK
clk => temp_reg_data[8].CLK
clk => temp_reg_data[9].CLK
clk => temp_reg_data[10].CLK
clk => temp_reg_data[11].CLK
clk => temp_reg_data[12].CLK
clk => temp_reg_data[13].CLK
clk => temp_reg_data[14].CLK
clk => temp_reg_data[15].CLK
write_PHY => always0.IN1
write_done <= write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_PHY => address2.OUTPUTSELECT
read_PHY => address2.OUTPUTSELECT
read_PHY => address2.OUTPUTSELECT
read_PHY => read_done.OUTPUTSELECT
read_PHY => read_count.OUTPUTSELECT
read_PHY => read_count.OUTPUTSELECT
read_PHY => read_count.OUTPUTSELECT
read_PHY => read_count.OUTPUTSELECT
read_PHY => read_count.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => preamble2.OUTPUTSELECT
read_PHY => temp_address.OUTPUTSELECT
read_PHY => temp_address.OUTPUTSELECT
read_PHY => temp_address.OUTPUTSELECT
read_PHY => temp_address.OUTPUTSELECT
read_PHY => temp_address.OUTPUTSELECT
read_PHY => Mux18.IN7
clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
MDIO_inout <> MDIO_inout
read_done <= read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_reg_address[0] => temp_address.DATAB
read_reg_address[1] => temp_address.DATAB
read_reg_address[2] => temp_address.DATAB
read_reg_address[3] => temp_address.DATAB
read_reg_address[4] => temp_address.DATAB
register_data[0] <= register_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[1] <= register_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[2] <= register_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[3] <= register_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[4] <= register_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[5] <= register_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[6] <= register_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[7] <= register_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[8] <= register_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[9] <= register_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[10] <= register_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[11] <= register_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[12] <= register_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[13] <= register_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[14] <= register_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_data[15] <= register_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed => always0.IN1
speed => previous_speed.DATAB
speed => REG_data[0][9].DATAIN


|Bootloader|PHY_fifo:PHY_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ikj1:auto_generated.aclr
data[0] => dcfifo_ikj1:auto_generated.data[0]
data[1] => dcfifo_ikj1:auto_generated.data[1]
data[2] => dcfifo_ikj1:auto_generated.data[2]
data[3] => dcfifo_ikj1:auto_generated.data[3]
q[0] <= dcfifo_ikj1:auto_generated.q[0]
q[1] <= dcfifo_ikj1:auto_generated.q[1]
q[2] <= dcfifo_ikj1:auto_generated.q[2]
q[3] <= dcfifo_ikj1:auto_generated.q[3]
q[4] <= dcfifo_ikj1:auto_generated.q[4]
q[5] <= dcfifo_ikj1:auto_generated.q[5]
q[6] <= dcfifo_ikj1:auto_generated.q[6]
q[7] <= dcfifo_ikj1:auto_generated.q[7]
rdclk => dcfifo_ikj1:auto_generated.rdclk
rdempty <= dcfifo_ikj1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_ikj1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
wrclk => dcfifo_ikj1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ikj1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated
aclr => a_graycounter_j97:rdptr_g1p.aclr
aclr => a_graycounter_enc:wrptr_g1p.aclr
aclr => altsyncram_dk31:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdptr_g[4].IN0
aclr => wrptr_g[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_v7e:cntr_b.aset
data[0] => altsyncram_dk31:fifo_ram.data_a[0]
data[1] => altsyncram_dk31:fifo_ram.data_a[1]
data[2] => altsyncram_dk31:fifo_ram.data_a[2]
data[3] => altsyncram_dk31:fifo_ram.data_a[3]
q[0] <= altsyncram_dk31:fifo_ram.q_b[0]
q[1] <= altsyncram_dk31:fifo_ram.q_b[1]
q[2] <= altsyncram_dk31:fifo_ram.q_b[2]
q[3] <= altsyncram_dk31:fifo_ram.q_b[3]
q[4] <= altsyncram_dk31:fifo_ram.q_b[4]
q[5] <= altsyncram_dk31:fifo_ram.q_b[5]
q[6] <= altsyncram_dk31:fifo_ram.q_b[6]
q[7] <= altsyncram_dk31:fifo_ram.q_b[7]
rdclk => a_graycounter_j97:rdptr_g1p.clock
rdclk => altsyncram_dk31:fifo_ram.clock1
rdclk => alt_synch_pipe_ekd:rs_dgwp.clock
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_enc:wrptr_g1p.clock
wrclk => altsyncram_dk31:fifo_ram.clock0
wrclk => alt_synch_pipe_fkd:ws_dgrp.clock
wrclk => cntr_v7e:cntr_b.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a0.PORTBDATAOUT1
q_b[5] <= ram_block11a1.PORTBDATAOUT1
q_b[6] <= ram_block11a2.PORTBDATAOUT1
q_b[7] <= ram_block11a3.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
clock => dffpipe_dd9:dffpipe12.clock
clrn => dffpipe_dd9:dffpipe12.clrn
d[0] => dffpipe_dd9:dffpipe12.d[0]
d[1] => dffpipe_dd9:dffpipe12.d[1]
d[2] => dffpipe_dd9:dffpipe12.d[2]
d[3] => dffpipe_dd9:dffpipe12.d[3]
d[4] => dffpipe_dd9:dffpipe12.d[4]
q[0] <= dffpipe_dd9:dffpipe12.q[0]
q[1] <= dffpipe_dd9:dffpipe12.q[1]
q[2] <= dffpipe_dd9:dffpipe12.q[2]
q[3] <= dffpipe_dd9:dffpipe12.q[3]
q[4] <= dffpipe_dd9:dffpipe12.q[4]


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]
q[0] <= dffpipe_ed9:dffpipe15.q[0]
q[1] <= dffpipe_ed9:dffpipe15.q[1]
q[2] <= dffpipe_ed9:dffpipe15.q[2]
q[3] <= dffpipe_ed9:dffpipe15.q[3]
q[4] <= dffpipe_ed9:dffpipe15.q[4]


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cmpr_5a6:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cmpr_5a6:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|EEPROM:EEPROM_inst
clock => IP_flag.CLK
clock => EEPROM_read[0].CLK
clock => EEPROM_read[1].CLK
clock => EEPROM_read[2].CLK
clock => EEPROM_read[3].CLK
clock => EEPROM_read[4].CLK
clock => EEPROM_read[5].CLK
clock => EEPROM_read[6].CLK
clock => EEPROM_read[7].CLK
clock => EEPROM_read[8].CLK
clock => EEPROM_read[9].CLK
clock => EEPROM_read[10].CLK
clock => EEPROM_read[11].CLK
clock => EEPROM_read[12].CLK
clock => EEPROM_read[13].CLK
clock => EEPROM_read[14].CLK
clock => EEPROM_read[15].CLK
clock => MAC_ready~reg0.CLK
clock => This_MAC[0]~reg0.CLK
clock => This_MAC[1]~reg0.CLK
clock => This_MAC[2]~reg0.CLK
clock => This_MAC[3]~reg0.CLK
clock => This_MAC[4]~reg0.CLK
clock => This_MAC[5]~reg0.CLK
clock => This_MAC[6]~reg0.CLK
clock => This_MAC[7]~reg0.CLK
clock => This_MAC[8]~reg0.CLK
clock => This_MAC[9]~reg0.CLK
clock => This_MAC[10]~reg0.CLK
clock => This_MAC[11]~reg0.CLK
clock => This_MAC[12]~reg0.CLK
clock => This_MAC[13]~reg0.CLK
clock => This_MAC[14]~reg0.CLK
clock => This_MAC[15]~reg0.CLK
clock => This_MAC[16]~reg0.CLK
clock => This_MAC[17]~reg0.CLK
clock => This_MAC[18]~reg0.CLK
clock => This_MAC[19]~reg0.CLK
clock => This_MAC[20]~reg0.CLK
clock => This_MAC[21]~reg0.CLK
clock => This_MAC[22]~reg0.CLK
clock => This_MAC[23]~reg0.CLK
clock => This_MAC[24]~reg0.CLK
clock => This_MAC[25]~reg0.CLK
clock => This_MAC[26]~reg0.CLK
clock => This_MAC[27]~reg0.CLK
clock => This_MAC[28]~reg0.CLK
clock => This_MAC[29]~reg0.CLK
clock => This_MAC[30]~reg0.CLK
clock => This_MAC[31]~reg0.CLK
clock => This_MAC[32]~reg0.CLK
clock => This_MAC[33]~reg0.CLK
clock => This_MAC[34]~reg0.CLK
clock => This_MAC[35]~reg0.CLK
clock => This_MAC[36]~reg0.CLK
clock => This_MAC[37]~reg0.CLK
clock => This_MAC[38]~reg0.CLK
clock => This_MAC[39]~reg0.CLK
clock => This_MAC[40]~reg0.CLK
clock => This_MAC[41]~reg0.CLK
clock => This_MAC[42]~reg0.CLK
clock => This_MAC[43]~reg0.CLK
clock => This_MAC[44]~reg0.CLK
clock => This_MAC[45]~reg0.CLK
clock => This_MAC[46]~reg0.CLK
clock => This_MAC[47]~reg0.CLK
clock => IP_ready~reg0.CLK
clock => This_IP[0]~reg0.CLK
clock => This_IP[1]~reg0.CLK
clock => This_IP[2]~reg0.CLK
clock => This_IP[3]~reg0.CLK
clock => This_IP[4]~reg0.CLK
clock => This_IP[5]~reg0.CLK
clock => This_IP[6]~reg0.CLK
clock => This_IP[7]~reg0.CLK
clock => This_IP[8]~reg0.CLK
clock => This_IP[9]~reg0.CLK
clock => This_IP[10]~reg0.CLK
clock => This_IP[11]~reg0.CLK
clock => This_IP[12]~reg0.CLK
clock => This_IP[13]~reg0.CLK
clock => This_IP[14]~reg0.CLK
clock => This_IP[15]~reg0.CLK
clock => This_IP[16]~reg0.CLK
clock => This_IP[17]~reg0.CLK
clock => This_IP[18]~reg0.CLK
clock => This_IP[19]~reg0.CLK
clock => This_IP[20]~reg0.CLK
clock => This_IP[21]~reg0.CLK
clock => This_IP[22]~reg0.CLK
clock => This_IP[23]~reg0.CLK
clock => This_IP[24]~reg0.CLK
clock => This_IP[25]~reg0.CLK
clock => This_IP[26]~reg0.CLK
clock => This_IP[27]~reg0.CLK
clock => This_IP[28]~reg0.CLK
clock => This_IP[29]~reg0.CLK
clock => This_IP[30]~reg0.CLK
clock => This_IP[31]~reg0.CLK
clock => EEPROM_write_enable[0].CLK
clock => EEPROM_write_enable[1].CLK
clock => EEPROM_write_enable[2].CLK
clock => EEPROM_write_enable[3].CLK
clock => EEPROM_write_enable[4].CLK
clock => EEPROM_write_enable[5].CLK
clock => EEPROM_write_enable[6].CLK
clock => EEPROM_write_enable[7].CLK
clock => EEPROM_write[0].CLK
clock => EEPROM_write[1].CLK
clock => EEPROM_write[2].CLK
clock => EEPROM_write[3].CLK
clock => EEPROM_write[4].CLK
clock => EEPROM_write[5].CLK
clock => EEPROM_write[6].CLK
clock => EEPROM_write[7].CLK
clock => EEPROM_write[8].CLK
clock => EEPROM_write[9].CLK
clock => EEPROM_write[10].CLK
clock => EEPROM_write[11].CLK
clock => EEPROM_write[12].CLK
clock => EEPROM_write[13].CLK
clock => EEPROM_write[14].CLK
clock => EEPROM_write[15].CLK
clock => EEPROM_write[16].CLK
clock => EEPROM_write[17].CLK
clock => EEPROM_write[18].CLK
clock => EEPROM_write[19].CLK
clock => EEPROM_write[20].CLK
clock => EEPROM_write[21].CLK
clock => EEPROM_write[22].CLK
clock => EEPROM_write[23].CLK
clock => EEPROM_write[24].CLK
clock => EEPROM_write[25].CLK
clock => EEPROM_write[26].CLK
clock => EEPROM_write[27].CLK
clock => EEPROM_write[28].CLK
clock => EEPROM_write[29].CLK
clock => EEPROM_write[30].CLK
clock => EEPROM_write[31].CLK
clock => EEPROM_write[32].CLK
clock => EEPROM_write[33].CLK
clock => EEPROM_write[34].CLK
clock => EEPROM_write[35].CLK
clock => EEPROM_write[36].CLK
clock => EEPROM_write[37].CLK
clock => EEPROM_write[38].CLK
clock => EEPROM_write[39].CLK
clock => EEPROM_write[40].CLK
clock => EEPROM_write[41].CLK
clock => EEPROM_write[42].CLK
clock => EEPROM_write[43].CLK
clock => EEPROM_write[44].CLK
clock => EEPROM_write[45].CLK
clock => EEPROM_write[46].CLK
clock => EEPROM_write[47].CLK
clock => IP_write_done~reg0.CLK
clock => CS~reg0.CLK
clock => shift_count[0].CLK
clock => shift_count[1].CLK
clock => shift_count[2].CLK
clock => shift_count[3].CLK
clock => shift_count[4].CLK
clock => shift_count[5].CLK
clock => SI~reg0.CLK
clock => SCK~reg0.CLK
clock => EEPROM[0].CLK
clock => EEPROM[1].CLK
clock => EEPROM[2].CLK
clock => EEPROM[3].CLK
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => EEPROM_read.OUTPUTSELECT
read_MAC => CS.OUTPUTSELECT
read_MAC => SI.OUTPUTSELECT
read_MAC => EEPROM.OUTPUTSELECT
read_MAC => EEPROM.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => This_IP.OUTPUTSELECT
read_MAC => IP_flag.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_MAC => EEPROM_write_enable.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => This_IP.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => EEPROM_read.OUTPUTSELECT
read_IP => CS.OUTPUTSELECT
read_IP => SI.OUTPUTSELECT
read_IP => EEPROM.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => EEPROM_write_enable.OUTPUTSELECT
read_IP => IP_flag.DATAA
read_IP => EEPROM.DATAA
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => EEPROM_write_enable.OUTPUTSELECT
write_IP => CS.OUTPUTSELECT
write_IP => SI.OUTPUTSELECT
write_IP => EEPROM.DATAA
IP_to_write[0] => Selector48.IN4
IP_to_write[1] => Selector47.IN3
IP_to_write[2] => Selector46.IN3
IP_to_write[3] => Selector45.IN3
IP_to_write[4] => Selector44.IN3
IP_to_write[5] => Selector43.IN3
IP_to_write[6] => Selector42.IN3
IP_to_write[7] => Selector41.IN3
IP_to_write[8] => Selector40.IN3
IP_to_write[9] => Selector39.IN3
IP_to_write[10] => Selector38.IN3
IP_to_write[11] => Selector37.IN3
IP_to_write[12] => Selector36.IN3
IP_to_write[13] => Selector35.IN3
IP_to_write[14] => Selector34.IN3
IP_to_write[15] => Selector33.IN3
IP_to_write[16] => Selector32.IN3
IP_to_write[17] => Selector31.IN3
IP_to_write[18] => Selector30.IN3
IP_to_write[19] => Selector29.IN3
IP_to_write[20] => Selector28.IN3
IP_to_write[21] => Selector27.IN3
IP_to_write[22] => Selector26.IN3
IP_to_write[23] => Selector25.IN3
IP_to_write[24] => Selector24.IN3
IP_to_write[25] => Selector23.IN3
IP_to_write[26] => Selector22.IN3
IP_to_write[27] => Selector21.IN3
IP_to_write[28] => Selector20.IN3
IP_to_write[29] => Selector19.IN3
IP_to_write[30] => Selector18.IN3
IP_to_write[31] => Selector17.IN3
CS <= CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCK <= SCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SI <= SI~reg0.DB_MAX_OUTPUT_PORT_TYPE
SO => This_IP.DATAB
SO => This_MAC.DATAB
This_MAC[0] <= This_MAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[1] <= This_MAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[2] <= This_MAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[3] <= This_MAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[4] <= This_MAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[5] <= This_MAC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[6] <= This_MAC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[7] <= This_MAC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[8] <= This_MAC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[9] <= This_MAC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[10] <= This_MAC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[11] <= This_MAC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[12] <= This_MAC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[13] <= This_MAC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[14] <= This_MAC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[15] <= This_MAC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[16] <= This_MAC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[17] <= This_MAC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[18] <= This_MAC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[19] <= This_MAC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[20] <= This_MAC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[21] <= This_MAC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[22] <= This_MAC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[23] <= This_MAC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[24] <= This_MAC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[25] <= This_MAC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[26] <= This_MAC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[27] <= This_MAC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[28] <= This_MAC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[29] <= This_MAC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[30] <= This_MAC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[31] <= This_MAC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[32] <= This_MAC[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[33] <= This_MAC[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[34] <= This_MAC[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[35] <= This_MAC[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[36] <= This_MAC[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[37] <= This_MAC[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[38] <= This_MAC[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[39] <= This_MAC[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[40] <= This_MAC[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[41] <= This_MAC[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[42] <= This_MAC[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[43] <= This_MAC[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[44] <= This_MAC[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[45] <= This_MAC[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[46] <= This_MAC[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_MAC[47] <= This_MAC[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[0] <= This_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[1] <= This_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[2] <= This_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[3] <= This_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[4] <= This_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[5] <= This_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[6] <= This_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[7] <= This_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[8] <= This_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[9] <= This_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[10] <= This_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[11] <= This_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[12] <= This_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[13] <= This_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[14] <= This_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[15] <= This_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[16] <= This_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[17] <= This_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[18] <= This_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[19] <= This_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[20] <= This_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[21] <= This_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[22] <= This_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[23] <= This_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[24] <= This_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[25] <= This_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[26] <= This_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[27] <= This_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[28] <= This_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[29] <= This_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[30] <= This_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
This_IP[31] <= This_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAC_ready <= MAC_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_ready <= IP_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_write_done <= IP_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|ASMI2:ASMI_inst
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
addr[18] => addr[18].IN1
addr[19] => addr[19].IN1
addr[20] => addr[20].IN1
addr[21] => addr[21].IN1
addr[22] => addr[22].IN1
addr[23] => addr[23].IN1
bulk_erase => bulk_erase.IN1
clkin => clkin.IN1
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
rden => rden.IN1
read => read.IN1
reset => reset.IN1
sector_erase => sector_erase.IN1
sector_protect => sector_protect.IN1
shift_bytes => shift_bytes.IN1
wren => wren.IN1
write => write.IN1
busy <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.busy
data_valid <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.data_valid
dataout[0] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[1] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[2] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[3] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[4] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[5] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[6] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
dataout[7] <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.dataout
illegal_erase <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.illegal_erase
illegal_write <= ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component.illegal_write


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component
addr[0] => wire_addr_reg_d.IN1
addr[1] => wire_addr_reg_d.IN1
addr[2] => wire_addr_reg_d.IN1
addr[3] => wire_addr_reg_d.IN1
addr[4] => wire_addr_reg_d.IN1
addr[5] => wire_addr_reg_d.IN1
addr[6] => wire_addr_reg_d.IN1
addr[7] => wire_addr_reg_d.IN1
addr[8] => wire_addr_reg_d.IN1
addr[9] => wire_addr_reg_d.IN1
addr[10] => wire_addr_reg_d.IN1
addr[11] => wire_addr_reg_d.IN1
addr[12] => wire_addr_reg_d.IN1
addr[13] => wire_addr_reg_d.IN1
addr[14] => wire_addr_reg_d.IN1
addr[15] => wire_addr_reg_d.IN1
addr[16] => wire_addr_reg_d.IN1
addr[17] => wire_addr_reg_d.IN1
addr[18] => wire_addr_reg_d.IN1
addr[19] => wire_addr_reg_d.IN1
addr[20] => wire_addr_reg_d.IN1
addr[21] => wire_addr_reg_d.IN1
addr[22] => wire_addr_reg_d.IN1
addr[23] => wire_addr_reg_d.IN1
bulk_erase => bulk_erase_reg.DATAA
busy <= busy_wire.DB_MAX_OUTPUT_PORT_TYPE
clkin => clkin_wire.IN5
data_valid <= dvalid_reg2.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
dataout[0] <= read_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= read_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= read_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= read_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= read_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= read_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= read_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= read_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
illegal_erase <= ill_erase_reg.DB_MAX_OUTPUT_PORT_TYPE
illegal_write <= ill_write_reg.DB_MAX_OUTPUT_PORT_TYPE
rden => wire_addr_reg_ena.IN0
rden => wire_read_reg_ena.IN1
rden => end_read_reg.IN1
read => read_reg.DATAA
reset => reset.IN8
sector_erase => sec_erase_reg.DATAA
sector_protect => sec_prot_reg.DATAA
shift_bytes => maxcnt_shift_reg.IN1
shift_bytes => comb.IN0
shift_bytes => comb.IN0
wren => wire_addr_reg_ena.IN1
wren => wire_bulk_erase_reg_ena.IN1
wren => maxcnt_shift_reg.IN1
wren => wire_wrstat_dreg_ena.IN1
wren => comb.IN1
wren => comb.IN1
write => write_reg.DATAA


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr
aclr => a_graycounter_33h:auto_generated.aclr
clk_en => a_graycounter_33h:auto_generated.clk_en
clock => a_graycounter_33h:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_33h:auto_generated.q[0]
q[1] <= a_graycounter_33h:auto_generated.q[1]
q[2] <= a_graycounter_33h:auto_generated.q[2]
qbin[0] <= <GND>
qbin[1] <= <GND>
qbin[2] <= <GND>
sclr => a_graycounter_33h:auto_generated.sclr
updown => ~NO_FANOUT~


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[2].IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[2].ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr
aclr => a_graycounter_33h:auto_generated.aclr
clk_en => a_graycounter_33h:auto_generated.clk_en
clock => a_graycounter_33h:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_33h:auto_generated.q[0]
q[1] <= a_graycounter_33h:auto_generated.q[1]
q[2] <= a_graycounter_33h:auto_generated.q[2]
qbin[0] <= <GND>
qbin[1] <= <GND>
qbin[2] <= <GND>
sclr => a_graycounter_33h:auto_generated.sclr
updown => ~NO_FANOUT~


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[2].IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[2].ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr
aclr => a_graycounter_23h:auto_generated.aclr
clk_en => a_graycounter_23h:auto_generated.clk_en
clock => a_graycounter_23h:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_23h:auto_generated.q[0]
q[1] <= a_graycounter_23h:auto_generated.q[1]
qbin[0] <= <GND>
qbin[1] <= <GND>
sclr => a_graycounter_23h:auto_generated.sclr
updown => ~NO_FANOUT~


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr|a_graycounter_23h:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr
aclr => a_graycounter_23h:auto_generated.aclr
clk_en => a_graycounter_23h:auto_generated.clk_en
clock => a_graycounter_23h:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_23h:auto_generated.q[0]
q[1] <= a_graycounter_23h:auto_generated.q[1]
qbin[0] <= <GND>
qbin[1] <= <GND>
sclr => a_graycounter_23h:auto_generated.sclr
updown => ~NO_FANOUT~


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr
aclr => a_graycounter_23h:auto_generated.aclr
clk_en => a_graycounter_23h:auto_generated.clk_en
clock => a_graycounter_23h:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_23h:auto_generated.q[0]
q[1] <= a_graycounter_23h:auto_generated.q[1]
qbin[0] <= <GND>
qbin[1] <= <GND>
sclr => a_graycounter_23h:auto_generated.sclr
updown => ~NO_FANOUT~


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_compare:cmpr4
dataa[0] => cmpr_1td:auto_generated.dataa[0]
dataa[1] => cmpr_1td:auto_generated.dataa[1]
dataa[2] => cmpr_1td:auto_generated.dataa[2]
dataa[3] => cmpr_1td:auto_generated.dataa[3]
dataa[4] => cmpr_1td:auto_generated.dataa[4]
dataa[5] => cmpr_1td:auto_generated.dataa[5]
dataa[6] => cmpr_1td:auto_generated.dataa[6]
dataa[7] => cmpr_1td:auto_generated.dataa[7]
dataa[8] => cmpr_1td:auto_generated.dataa[8]
datab[0] => cmpr_1td:auto_generated.datab[0]
datab[1] => cmpr_1td:auto_generated.datab[1]
datab[2] => cmpr_1td:auto_generated.datab[2]
datab[3] => cmpr_1td:auto_generated.datab[3]
datab[4] => cmpr_1td:auto_generated.datab[4]
datab[5] => cmpr_1td:auto_generated.datab[5]
datab[6] => cmpr_1td:auto_generated.datab[6]
datab[7] => cmpr_1td:auto_generated.datab[7]
datab[8] => cmpr_1td:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_1td:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_compare:cmpr4|cmpr_1td:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_compare:cmpr5
dataa[0] => cmpr_1td:auto_generated.dataa[0]
dataa[1] => cmpr_1td:auto_generated.dataa[1]
dataa[2] => cmpr_1td:auto_generated.dataa[2]
dataa[3] => cmpr_1td:auto_generated.dataa[3]
dataa[4] => cmpr_1td:auto_generated.dataa[4]
dataa[5] => cmpr_1td:auto_generated.dataa[5]
dataa[6] => cmpr_1td:auto_generated.dataa[6]
dataa[7] => cmpr_1td:auto_generated.dataa[7]
dataa[8] => cmpr_1td:auto_generated.dataa[8]
datab[0] => cmpr_1td:auto_generated.datab[0]
datab[1] => cmpr_1td:auto_generated.datab[1]
datab[2] => cmpr_1td:auto_generated.datab[2]
datab[3] => cmpr_1td:auto_generated.datab[3]
datab[4] => cmpr_1td:auto_generated.datab[4]
datab[5] => cmpr_1td:auto_generated.datab[5]
datab[6] => cmpr_1td:auto_generated.datab[6]
datab[7] => cmpr_1td:auto_generated.datab[7]
datab[8] => cmpr_1td:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_1td:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_compare:cmpr5|cmpr_1td:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr
clock => cntr_bej:auto_generated.clock
clk_en => cntr_bej:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_bej:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bej:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bej:auto_generated.q[0]
q[1] <= cntr_bej:auto_generated.q[1]
q[2] <= cntr_bej:auto_generated.q[2]
q[3] <= cntr_bej:auto_generated.q[3]
q[4] <= cntr_bej:auto_generated.q[4]
q[5] <= cntr_bej:auto_generated.q[5]
q[6] <= cntr_bej:auto_generated.q[6]
q[7] <= cntr_bej:auto_generated.q[7]
q[8] <= cntr_bej:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr|cntr_bej:auto_generated
aclr => counter_reg_bit[8].IN0
clk_en => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr
clock => cntr_bej:auto_generated.clock
clk_en => cntr_bej:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_bej:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bej:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bej:auto_generated.q[0]
q[1] <= cntr_bej:auto_generated.q[1]
q[2] <= cntr_bej:auto_generated.q[2]
q[3] <= cntr_bej:auto_generated.q[3]
q[4] <= cntr_bej:auto_generated.q[4]
q[5] <= cntr_bej:auto_generated.q[5]
q[6] <= cntr_bej:auto_generated.q[6]
q[7] <= cntr_bej:auto_generated.q[7]
q[8] <= cntr_bej:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr|cntr_bej:auto_generated
aclr => counter_reg_bit[8].IN0
clk_en => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3
data[0] => scfifo_thm:auto_generated.data[0]
data[1] => scfifo_thm:auto_generated.data[1]
data[2] => scfifo_thm:auto_generated.data[2]
data[3] => scfifo_thm:auto_generated.data[3]
data[4] => scfifo_thm:auto_generated.data[4]
data[5] => scfifo_thm:auto_generated.data[5]
data[6] => scfifo_thm:auto_generated.data[6]
data[7] => scfifo_thm:auto_generated.data[7]
q[0] <= scfifo_thm:auto_generated.q[0]
q[1] <= scfifo_thm:auto_generated.q[1]
q[2] <= scfifo_thm:auto_generated.q[2]
q[3] <= scfifo_thm:auto_generated.q[3]
q[4] <= scfifo_thm:auto_generated.q[4]
q[5] <= scfifo_thm:auto_generated.q[5]
q[6] <= scfifo_thm:auto_generated.q[6]
q[7] <= scfifo_thm:auto_generated.q[7]
wrreq => scfifo_thm:auto_generated.wrreq
rdreq => scfifo_thm:auto_generated.rdreq
clock => scfifo_thm:auto_generated.clock
aclr => scfifo_thm:auto_generated.aclr
sclr => scfifo_thm:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated
aclr => a_dpfifo_4fs:dpfifo.aclr
clock => a_dpfifo_4fs:dpfifo.clock
data[0] => a_dpfifo_4fs:dpfifo.data[0]
data[1] => a_dpfifo_4fs:dpfifo.data[1]
data[2] => a_dpfifo_4fs:dpfifo.data[2]
data[3] => a_dpfifo_4fs:dpfifo.data[3]
data[4] => a_dpfifo_4fs:dpfifo.data[4]
data[5] => a_dpfifo_4fs:dpfifo.data[5]
data[6] => a_dpfifo_4fs:dpfifo.data[6]
data[7] => a_dpfifo_4fs:dpfifo.data[7]
q[0] <= a_dpfifo_4fs:dpfifo.q[0]
q[1] <= a_dpfifo_4fs:dpfifo.q[1]
q[2] <= a_dpfifo_4fs:dpfifo.q[2]
q[3] <= a_dpfifo_4fs:dpfifo.q[3]
q[4] <= a_dpfifo_4fs:dpfifo.q[4]
q[5] <= a_dpfifo_4fs:dpfifo.q[5]
q[6] <= a_dpfifo_4fs:dpfifo.q[6]
q[7] <= a_dpfifo_4fs:dpfifo.q[7]
rdreq => a_dpfifo_4fs:dpfifo.rreq
sclr => a_dpfifo_4fs:dpfifo.sclr
wrreq => a_dpfifo_4fs:dpfifo.wreq


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo
aclr => a_fefifo_48e:fifo_state.aclr
aclr => cntr_urb:rd_ptr_count.aclr
aclr => cntr_urb:wr_ptr.aclr
clock => a_fefifo_48e:fifo_state.clock
clock => dpram_iqt:FIFOram.inclock
clock => dpram_iqt:FIFOram.outclock
clock => cntr_urb:rd_ptr_count.clock
clock => cntr_urb:wr_ptr.clock
data[0] => dpram_iqt:FIFOram.data[0]
data[1] => dpram_iqt:FIFOram.data[1]
data[2] => dpram_iqt:FIFOram.data[2]
data[3] => dpram_iqt:FIFOram.data[3]
data[4] => dpram_iqt:FIFOram.data[4]
data[5] => dpram_iqt:FIFOram.data[5]
data[6] => dpram_iqt:FIFOram.data[6]
data[7] => dpram_iqt:FIFOram.data[7]
q[0] <= dpram_iqt:FIFOram.q[0]
q[1] <= dpram_iqt:FIFOram.q[1]
q[2] <= dpram_iqt:FIFOram.q[2]
q[3] <= dpram_iqt:FIFOram.q[3]
q[4] <= dpram_iqt:FIFOram.q[4]
q[5] <= dpram_iqt:FIFOram.q[5]
q[6] <= dpram_iqt:FIFOram.q[6]
q[7] <= dpram_iqt:FIFOram.q[7]
rreq => a_fefifo_48e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_48e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_urb:rd_ptr_count.sclr
sclr => cntr_urb:wr_ptr.sclr
wreq => a_fefifo_48e:fifo_state.wreq
wreq => valid_wreq.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_as7:count_usedw.aclr
clock => cntr_as7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_as7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram
data[0] => altsyncram_m4k1:altsyncram1.data_a[0]
data[1] => altsyncram_m4k1:altsyncram1.data_a[1]
data[2] => altsyncram_m4k1:altsyncram1.data_a[2]
data[3] => altsyncram_m4k1:altsyncram1.data_a[3]
data[4] => altsyncram_m4k1:altsyncram1.data_a[4]
data[5] => altsyncram_m4k1:altsyncram1.data_a[5]
data[6] => altsyncram_m4k1:altsyncram1.data_a[6]
data[7] => altsyncram_m4k1:altsyncram1.data_a[7]
inclock => altsyncram_m4k1:altsyncram1.clock0
outclock => altsyncram_m4k1:altsyncram1.clock1
outclocken => altsyncram_m4k1:altsyncram1.clocken1
q[0] <= altsyncram_m4k1:altsyncram1.q_b[0]
q[1] <= altsyncram_m4k1:altsyncram1.q_b[1]
q[2] <= altsyncram_m4k1:altsyncram1.q_b[2]
q[3] <= altsyncram_m4k1:altsyncram1.q_b[3]
q[4] <= altsyncram_m4k1:altsyncram1.q_b[4]
q[5] <= altsyncram_m4k1:altsyncram1.q_b[5]
q[6] <= altsyncram_m4k1:altsyncram1.q_b[6]
q[7] <= altsyncram_m4k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_m4k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_m4k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_m4k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_m4k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_m4k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_m4k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_m4k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_m4k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_m4k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_m4k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_m4k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_m4k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_m4k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_m4k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_m4k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_m4k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_m4k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_m4k1:altsyncram1.address_a[8]
wren => altsyncram_m4k1:altsyncram1.wren_a


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Bootloader|Rx_fifo:Rx_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_ksm1:auto_generated.data[0]
data[1] => dcfifo_ksm1:auto_generated.data[1]
data[2] => dcfifo_ksm1:auto_generated.data[2]
data[3] => dcfifo_ksm1:auto_generated.data[3]
data[4] => dcfifo_ksm1:auto_generated.data[4]
data[5] => dcfifo_ksm1:auto_generated.data[5]
data[6] => dcfifo_ksm1:auto_generated.data[6]
data[7] => dcfifo_ksm1:auto_generated.data[7]
q[0] <= dcfifo_ksm1:auto_generated.q[0]
q[1] <= dcfifo_ksm1:auto_generated.q[1]
q[2] <= dcfifo_ksm1:auto_generated.q[2]
q[3] <= dcfifo_ksm1:auto_generated.q[3]
q[4] <= dcfifo_ksm1:auto_generated.q[4]
q[5] <= dcfifo_ksm1:auto_generated.q[5]
q[6] <= dcfifo_ksm1:auto_generated.q[6]
q[7] <= dcfifo_ksm1:auto_generated.q[7]
rdclk => dcfifo_ksm1:auto_generated.rdclk
rdreq => dcfifo_ksm1:auto_generated.rdreq
wrclk => dcfifo_ksm1:auto_generated.wrclk
wrreq => dcfifo_ksm1:auto_generated.wrreq
aclr => dcfifo_ksm1:auto_generated.aclr
rdempty <= dcfifo_ksm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= dcfifo_ksm1:auto_generated.wrempty
wrfull <= dcfifo_ksm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ksm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ksm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ksm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ksm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ksm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ksm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ksm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ksm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ksm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ksm1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ksm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ksm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ksm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ksm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ksm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ksm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ksm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ksm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ksm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ksm1:auto_generated.wrusedw[9]


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated
aclr => a_graycounter_0b7:rdptr_g1p.aclr
aclr => a_graycounter_soc:wrptr_g1p.aclr
aclr => altsyncram_an31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_an31:fifo_ram.data_a[0]
data[1] => altsyncram_an31:fifo_ram.data_a[1]
data[2] => altsyncram_an31:fifo_ram.data_a[2]
data[3] => altsyncram_an31:fifo_ram.data_a[3]
data[4] => altsyncram_an31:fifo_ram.data_a[4]
data[5] => altsyncram_an31:fifo_ram.data_a[5]
data[6] => altsyncram_an31:fifo_ram.data_a[6]
data[7] => altsyncram_an31:fifo_ram.data_a[7]
q[0] <= altsyncram_an31:fifo_ram.q_b[0]
q[1] <= altsyncram_an31:fifo_ram.q_b[1]
q[2] <= altsyncram_an31:fifo_ram.q_b[2]
q[3] <= altsyncram_an31:fifo_ram.q_b[3]
q[4] <= altsyncram_an31:fifo_ram.q_b[4]
q[5] <= altsyncram_an31:fifo_ram.q_b[5]
q[6] <= altsyncram_an31:fifo_ram.q_b[6]
q[7] <= altsyncram_an31:fifo_ram.q_b[7]
rdclk => a_graycounter_0b7:rdptr_g1p.clock
rdclk => altsyncram_an31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_soc:wrptr_g1p.clock
wrclk => altsyncram_an31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_sld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_ib6:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_gray2bin_1mb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_gray2bin_1mb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_gray2bin_1mb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_gray2bin_1mb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp
clock => dffpipe_re9:dffpipe16.clock
clrn => dffpipe_re9:dffpipe16.clrn
d[0] => dffpipe_re9:dffpipe16.d[0]
d[1] => dffpipe_re9:dffpipe16.d[1]
d[2] => dffpipe_re9:dffpipe16.d[2]
d[3] => dffpipe_re9:dffpipe16.d[3]
d[4] => dffpipe_re9:dffpipe16.d[4]
d[5] => dffpipe_re9:dffpipe16.d[5]
d[6] => dffpipe_re9:dffpipe16.d[6]
d[7] => dffpipe_re9:dffpipe16.d[7]
d[8] => dffpipe_re9:dffpipe16.d[8]
d[9] => dffpipe_re9:dffpipe16.d[9]
d[10] => dffpipe_re9:dffpipe16.d[10]
q[0] <= dffpipe_re9:dffpipe16.q[0]
q[1] <= dffpipe_re9:dffpipe16.q[1]
q[2] <= dffpipe_re9:dffpipe16.q[2]
q[3] <= dffpipe_re9:dffpipe16.q[3]
q[4] <= dffpipe_re9:dffpipe16.q[4]
q[5] <= dffpipe_re9:dffpipe16.q[5]
q[6] <= dffpipe_re9:dffpipe16.q[6]
q[7] <= dffpipe_re9:dffpipe16.q[7]
q[8] <= dffpipe_re9:dffpipe16.q[8]
q[9] <= dffpipe_re9:dffpipe16.q[9]
q[10] <= dffpipe_re9:dffpipe16.q[10]


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|cmpr_ib6:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|cmpr_ib6:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|cmpr_ib6:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Bootloader|CRC32:CRC32_inst
rst => crc[0]~reg0.ACLR
rst => crc[1]~reg0.ACLR
rst => crc[2]~reg0.ACLR
rst => crc[3]~reg0.ACLR
rst => crc[4]~reg0.ACLR
rst => crc[5]~reg0.ACLR
rst => crc[6]~reg0.ACLR
rst => crc[7]~reg0.ACLR
rst => crc[8]~reg0.ACLR
rst => crc[9]~reg0.ACLR
rst => crc[10]~reg0.ACLR
rst => crc[11]~reg0.ACLR
rst => crc[12]~reg0.ACLR
rst => crc[13]~reg0.ACLR
rst => crc[14]~reg0.ACLR
rst => crc[15]~reg0.ACLR
rst => crc[16]~reg0.ACLR
rst => crc[17]~reg0.ACLR
rst => crc[18]~reg0.ACLR
rst => crc[19]~reg0.ACLR
rst => crc[20]~reg0.ACLR
rst => crc[21]~reg0.ACLR
rst => crc[22]~reg0.ACLR
rst => crc[23]~reg0.ACLR
rst => crc[24]~reg0.ACLR
rst => crc[25]~reg0.ACLR
rst => crc[26]~reg0.ACLR
rst => crc[27]~reg0.ACLR
rst => crc[28]~reg0.ACLR
rst => crc[29]~reg0.ACLR
rst => crc[30]~reg0.ACLR
rst => crc[31]~reg0.ACLR
clk => crc[0]~reg0.CLK
clk => crc[1]~reg0.CLK
clk => crc[2]~reg0.CLK
clk => crc[3]~reg0.CLK
clk => crc[4]~reg0.CLK
clk => crc[5]~reg0.CLK
clk => crc[6]~reg0.CLK
clk => crc[7]~reg0.CLK
clk => crc[8]~reg0.CLK
clk => crc[9]~reg0.CLK
clk => crc[10]~reg0.CLK
clk => crc[11]~reg0.CLK
clk => crc[12]~reg0.CLK
clk => crc[13]~reg0.CLK
clk => crc[14]~reg0.CLK
clk => crc[15]~reg0.CLK
clk => crc[16]~reg0.CLK
clk => crc[17]~reg0.CLK
clk => crc[18]~reg0.CLK
clk => crc[19]~reg0.CLK
clk => crc[20]~reg0.CLK
clk => crc[21]~reg0.CLK
clk => crc[22]~reg0.CLK
clk => crc[23]~reg0.CLK
clk => crc[24]~reg0.CLK
clk => crc[25]~reg0.CLK
clk => crc[26]~reg0.CLK
clk => crc[27]~reg0.CLK
clk => crc[28]~reg0.CLK
clk => crc[29]~reg0.CLK
clk => crc[30]~reg0.CLK
clk => crc[31]~reg0.CLK
crc[0] <= crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[1] <= crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[2] <= crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[3] <= crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[4] <= crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[5] <= crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[6] <= crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[7] <= crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[8] <= crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[9] <= crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[10] <= crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[11] <= crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[12] <= crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[13] <= crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[14] <= crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[15] <= crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[16] <= crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[17] <= crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[18] <= crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[19] <= crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[20] <= crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[21] <= crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[22] <= crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[23] <= crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[24] <= crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[25] <= crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[26] <= crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[27] <= crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[28] <= crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[29] <= crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[30] <= crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc[31] <= crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => crc1.IN1
data[1] => crc1.IN1
data[2] => crc1.IN1
data[3] => crc1.IN1
data[4] => crc2.IN1
data[5] => crc2.IN1
data[6] => crc2.IN1
data[7] => crc2.IN1


|Bootloader|Led_flash:Flash_LED1
clock => LED~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => LED.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => Equal0.IN23
period[1] => Equal0.IN22
period[2] => Equal0.IN21
period[3] => Equal0.IN20
period[4] => Equal0.IN19
period[5] => Equal0.IN18
period[6] => Equal0.IN17
period[7] => Equal0.IN16
period[8] => Equal0.IN15
period[9] => Equal0.IN14
period[10] => Equal0.IN13
period[11] => Equal0.IN12
period[12] => Equal0.IN11
period[13] => Equal0.IN10
period[14] => Equal0.IN9
period[15] => Equal0.IN8
period[16] => Equal0.IN7
period[17] => Equal0.IN6
period[18] => Equal0.IN5
period[19] => Equal0.IN4
period[20] => Equal0.IN3
period[21] => Equal0.IN2
period[22] => Equal0.IN1
period[23] => Equal0.IN0


|Bootloader|Led_flash:Flash_LED2
clock => LED~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => LED.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => Equal0.IN23
period[1] => Equal0.IN22
period[2] => Equal0.IN21
period[3] => Equal0.IN20
period[4] => Equal0.IN19
period[5] => Equal0.IN18
period[6] => Equal0.IN17
period[7] => Equal0.IN16
period[8] => Equal0.IN15
period[9] => Equal0.IN14
period[10] => Equal0.IN13
period[11] => Equal0.IN12
period[12] => Equal0.IN11
period[13] => Equal0.IN10
period[14] => Equal0.IN9
period[15] => Equal0.IN8
period[16] => Equal0.IN7
period[17] => Equal0.IN6
period[18] => Equal0.IN5
period[19] => Equal0.IN4
period[20] => Equal0.IN3
period[21] => Equal0.IN2
period[22] => Equal0.IN1
period[23] => Equal0.IN0


|Bootloader|Led_flash:Flash_LED3
clock => LED~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => LED.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => Equal0.IN23
period[1] => Equal0.IN22
period[2] => Equal0.IN21
period[3] => Equal0.IN20
period[4] => Equal0.IN19
period[5] => Equal0.IN18
period[6] => Equal0.IN17
period[7] => Equal0.IN16
period[8] => Equal0.IN15
period[9] => Equal0.IN14
period[10] => Equal0.IN13
period[11] => Equal0.IN12
period[12] => Equal0.IN11
period[13] => Equal0.IN10
period[14] => Equal0.IN9
period[15] => Equal0.IN8
period[16] => Equal0.IN7
period[17] => Equal0.IN6
period[18] => Equal0.IN5
period[19] => Equal0.IN4
period[20] => Equal0.IN3
period[21] => Equal0.IN2
period[22] => Equal0.IN1
period[23] => Equal0.IN0


|Bootloader|Led_flash:Flash_LED4
clock => LED~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => LED.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => Equal0.IN23
period[1] => Equal0.IN22
period[2] => Equal0.IN21
period[3] => Equal0.IN20
period[4] => Equal0.IN19
period[5] => Equal0.IN18
period[6] => Equal0.IN17
period[7] => Equal0.IN16
period[8] => Equal0.IN15
period[9] => Equal0.IN14
period[10] => Equal0.IN13
period[11] => Equal0.IN12
period[12] => Equal0.IN11
period[13] => Equal0.IN10
period[14] => Equal0.IN9
period[15] => Equal0.IN8
period[16] => Equal0.IN7
period[17] => Equal0.IN6
period[18] => Equal0.IN5
period[19] => Equal0.IN4
period[20] => Equal0.IN3
period[21] => Equal0.IN2
period[22] => Equal0.IN1
period[23] => Equal0.IN0


|Bootloader|Led_flash:Flash_LED6
clock => LED~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => counter.OUTPUTSELECT
signal => LED.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => Equal0.IN23
period[1] => Equal0.IN22
period[2] => Equal0.IN21
period[3] => Equal0.IN20
period[4] => Equal0.IN19
period[5] => Equal0.IN18
period[6] => Equal0.IN17
period[7] => Equal0.IN16
period[8] => Equal0.IN15
period[9] => Equal0.IN14
period[10] => Equal0.IN13
period[11] => Equal0.IN12
period[12] => Equal0.IN11
period[13] => Equal0.IN10
period[14] => Equal0.IN9
period[15] => Equal0.IN8
period[16] => Equal0.IN7
period[17] => Equal0.IN6
period[18] => Equal0.IN5
period[19] => Equal0.IN4
period[20] => Equal0.IN3
period[21] => Equal0.IN2
period[22] => Equal0.IN1
period[23] => Equal0.IN0


|Bootloader|Led_control:Control_LED0
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => LED~reg0.CLK
on => LED.OUTPUTSELECT
on => counter[2].ENA
on => counter[1].ENA
on => counter[0].ENA
on => counter[3].ENA
on => counter[4].ENA
on => counter[5].ENA
on => counter[6].ENA
on => counter[7].ENA
on => counter[8].ENA
on => counter[9].ENA
on => counter[10].ENA
on => counter[11].ENA
on => counter[12].ENA
on => counter[13].ENA
on => counter[14].ENA
on => counter[15].ENA
on => counter[16].ENA
on => counter[17].ENA
on => counter[18].ENA
on => counter[19].ENA
on => counter[20].ENA
on => counter[21].ENA
on => counter[22].ENA
on => counter[23].ENA
slow_flash => LED.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
slow_flash => counter.OUTPUTSELECT
fast_flash => LED.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
fast_flash => counter.OUTPUTSELECT
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE


