// Seed: 3838308487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2(
      id_3, id_3, id_2, id_3, id_3, id_4
  );
  tri0 id_5 = 1;
  logic [7:0] id_6;
  always @(id_5 or posedge (1)) force id_4 = id_6[""];
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    if (1) disable id_7;
    else begin
      $display(1, 1, 1, id_3, id_7, id_7, id_7);
    end
  end
  always @(posedge id_1) id_5 = 1;
endmodule
