Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 12 15:40:45 2018
| Host         : ASUS-K556URK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_geral_wrapper_timing_summary_routed.rpt -pb design_geral_wrapper_timing_summary_routed.pb -rpx design_geral_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_geral_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 45 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.538   -46541.871                   5716                20760        0.066        0.000                      0                20760        3.750        0.000                       0                  3864  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -21.538   -46541.871                   5716                20760        0.066        0.000                      0                20760        3.750        0.000                       0                  3864  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5716  Failing Endpoints,  Worst Slack      -21.538ns,  Total Violation   -46541.871ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.538ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.593ns  (logic 8.399ns (27.454%)  route 22.194ns (72.546%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.190    28.451 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=5, routed)           0.674    29.125    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[11]
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.249 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_73/O
                         net (fo=1, routed)           0.154    29.403    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X55Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.527 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_5/O
                         net (fo=648, routed)         1.520    31.047    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/A3
    SLICE_X58Y28         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    31.171 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SP.LOW/O
                         net (fo=1, routed)           0.000    31.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SPO0
    SLICE_X58Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    31.412 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/F7.SP/O
                         net (fo=1, routed)           0.792    32.204    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8_n_1
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.298    32.502 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[8]_INST_0/O
                         net (fo=3, routed)           0.304    32.806    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_54/O
                         net (fo=8, routed)           0.680    33.610    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/D
    SLICE_X58Y28         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.542    12.722    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/WCLK
    SLICE_X58Y28         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/DP.HIGH/CLK
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X58Y28         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.072    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -33.610    
  -------------------------------------------------------------------
                         slack                                -21.538    

Slack (VIOLATED) :        -21.519ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.383ns  (logic 8.409ns (27.676%)  route 21.974ns (72.324%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.631    31.148    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/A2
    SLICE_X50Y51         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.272 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SP.LOW/O
                         net (fo=1, routed)           0.000    31.272    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SPO0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.241    31.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/F7.SP/O
                         net (fo=1, routed)           0.662    32.175    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49_n_1
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.298    32.473 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[49]_INST_0/O
                         net (fo=2, routed)           0.167    32.640    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][41]
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124    32.764 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_13/O
                         net (fo=8, routed)           0.637    33.400    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/D
    SLICE_X50Y51         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.467    12.646    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/WCLK
    SLICE_X50Y51         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/CLK
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.882    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                         -33.400    
  -------------------------------------------------------------------
                         slack                                -21.519    

Slack (VIOLATED) :        -21.477ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.463ns  (logic 8.409ns (27.604%)  route 22.054ns (72.396%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.576    31.094    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/A2
    SLICE_X50Y32         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.218 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/SP.LOW/O
                         net (fo=1, routed)           0.000    31.218    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/SPO0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I0_O)      0.241    31.459 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/F7.SP/O
                         net (fo=1, routed)           0.667    32.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43_n_1
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.298    32.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[43]_INST_0/O
                         net (fo=2, routed)           0.331    32.755    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][35]
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124    32.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_19/O
                         net (fo=8, routed)           0.602    33.480    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/D
    SLICE_X50Y32         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.474    12.653    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/WCLK
    SLICE_X50Y32         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/DP.HIGH/CLK
                         clock pessimism              0.230    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X50Y32         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.004    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_43_43/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                -21.477    

Slack (VIOLATED) :        -21.473ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.469ns  (logic 8.409ns (27.599%)  route 22.060ns (72.401%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.548    31.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/A2
    SLICE_X50Y49         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.190 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/SP.LOW/O
                         net (fo=1, routed)           0.000    31.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/SPO0
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    31.431 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/F7.SP/O
                         net (fo=1, routed)           0.735    32.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32_n_1
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.298    32.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[32]_INST_0/O
                         net (fo=2, routed)           0.306    32.770    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][24]
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.124    32.894 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_30/O
                         net (fo=8, routed)           0.591    33.486    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/D
    SLICE_X50Y49         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.483    12.663    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/WCLK
    SLICE_X50Y49         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/DP.HIGH/CLK
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X50Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.013    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -33.486    
  -------------------------------------------------------------------
                         slack                                -21.473    

Slack (VIOLATED) :        -21.391ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.387ns  (logic 8.409ns (27.673%)  route 21.978ns (72.327%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.531    31.049    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_48_48/A2
    SLICE_X54Y53         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_48_48/SP.LOW/O
                         net (fo=1, routed)           0.000    31.173    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_48_48/SPO0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    31.414 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_48_48/F7.SP/O
                         net (fo=1, routed)           0.689    32.103    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_48_48_n_1
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.298    32.401 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[48]_INST_0/O
                         net (fo=2, routed)           0.161    32.562    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][40]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    32.686 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_14/O
                         net (fo=8, routed)           0.718    33.404    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/D
    SLICE_X50Y47         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.483    12.663    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/WCLK
    SLICE_X50Y47         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/DP.HIGH/CLK
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X50Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.013    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -33.404    
  -------------------------------------------------------------------
                         slack                                -21.391    

Slack (VIOLATED) :        -21.385ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.453ns  (logic 8.409ns (27.613%)  route 22.044ns (72.387%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.364    30.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/A2
    SLICE_X58Y48         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/SP.LOW/O
                         net (fo=1, routed)           0.000    31.005    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/SPO0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    31.246 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/F7.SP/O
                         net (fo=1, routed)           0.855    32.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44_n_1
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.298    32.399 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[44]_INST_0/O
                         net (fo=2, routed)           0.421    32.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][36]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_18/O
                         net (fo=8, routed)           0.526    33.470    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/D
    SLICE_X58Y47         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.555    12.734    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/WCLK
    SLICE_X58Y47         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/CLK
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X58Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.085    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                         -33.470    
  -------------------------------------------------------------------
                         slack                                -21.385    

Slack (VIOLATED) :        -21.362ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.423ns  (logic 8.399ns (27.607%)  route 22.024ns (72.393%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.190    28.451 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=5, routed)           0.674    29.125    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[11]
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.249 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_73/O
                         net (fo=1, routed)           0.154    29.403    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X55Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.527 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_5/O
                         net (fo=648, routed)         1.520    31.047    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/A3
    SLICE_X58Y28         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    31.171 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SP.LOW/O
                         net (fo=1, routed)           0.000    31.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/SPO0
    SLICE_X58Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    31.412 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8/F7.SP/O
                         net (fo=1, routed)           0.792    32.204    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_8_8_n_1
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.298    32.502 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[8]_INST_0/O
                         net (fo=3, routed)           0.304    32.806    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_54/O
                         net (fo=8, routed)           0.510    33.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/D
    SLICE_X54Y35         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.548    12.727    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/WCLK
    SLICE_X54Y35         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/CLK
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X54Y35         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.078    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -33.440    
  -------------------------------------------------------------------
                         slack                                -21.362    

Slack (VIOLATED) :        -21.347ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.339ns  (logic 8.409ns (27.716%)  route 21.930ns (72.284%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT5=1 LUT6=6 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.360    30.878    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/A2
    SLICE_X50Y38         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.002 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    31.002    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/SPO0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    31.243 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/F7.SP/O
                         net (fo=1, routed)           0.695    31.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3_n_1
    SLICE_X52Y34         LUT3 (Prop_lut3_I2_O)        0.298    32.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.294    32.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][3]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    32.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_59/O
                         net (fo=8, routed)           0.703    33.356    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/D
    SLICE_X50Y38         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.479    12.658    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/WCLK
    SLICE_X50Y38         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/CLK
                         clock pessimism              0.230    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X50Y38         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.009    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                         -33.356    
  -------------------------------------------------------------------
                         slack                                -21.347    

Slack (VIOLATED) :        -21.343ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.411ns  (logic 8.409ns (27.651%)  route 22.002ns (72.349%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.364    30.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/A2
    SLICE_X58Y48         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/SP.LOW/O
                         net (fo=1, routed)           0.000    31.005    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/SPO0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    31.246 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/F7.SP/O
                         net (fo=1, routed)           0.855    32.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44_n_1
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.298    32.399 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[44]_INST_0/O
                         net (fo=2, routed)           0.421    32.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][36]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    32.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_18/O
                         net (fo=8, routed)           0.484    33.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/D
    SLICE_X58Y48         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.555    12.734    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/WCLK
    SLICE_X58Y48         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/CLK
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X58Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.085    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                         -33.428    
  -------------------------------------------------------------------
                         slack                                -21.343    

Slack (VIOLATED) :        -21.342ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.411ns  (logic 8.645ns (28.427%)  route 21.766ns (71.573%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.723     3.017    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[0]/Q
                         net (fo=60, routed)          1.041     4.514    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA0
    SLICE_X62Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.664 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.531     5.194    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.328     5.522 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.398     5.920    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X60Y35         MUXF7 (Prop_muxf7_S_O)       0.276     6.196 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.684     6.880    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.299     7.179 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.298     7.477    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.355     7.955    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.069 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.576     8.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.158     8.927    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.051 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.866     9.917    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X58Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X58Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    10.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.301    10.584    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.298    10.882 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.164    11.045    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.124    11.169 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.643    11.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y29         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.044    11.768 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.558    12.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.154    12.604    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.728 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.991    13.719    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X62Y27         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.843    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I0_O)      0.241    14.084 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.791    14.875    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.298    15.173 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.302    15.475    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.124    15.599 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.894    16.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.070    16.424 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.518    16.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    17.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.601    17.884    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X58Y36         MUXF7 (Prop_muxf7_S_O)       0.489    18.373 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.440    18.814    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y36         LUT3 (Prop_lut3_I0_O)        0.298    19.112 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.161    19.273    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.124    19.397 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.712    20.108    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.439    20.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    20.796 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    20.796    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    21.041 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.688    21.729    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y33         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.027 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.027    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    22.268 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.429    22.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.298    22.994 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.164    23.158    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I2_O)        0.124    23.282 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          0.889    24.171    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.327    24.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    24.881    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.005 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.740    25.746    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y28         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    25.870 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    25.870    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    26.111 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.607    26.718    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.298    27.016 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.308    27.324    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124    27.448 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.193    28.641    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.180    28.461 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.655    29.115    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.239 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.154    29.394    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I2_O)        0.124    29.518 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.294    30.811    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_35_35/A2
    SLICE_X66Y42         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    30.935 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_35_35/SP.LOW/O
                         net (fo=1, routed)           0.000    30.935    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_35_35/SPO0
    SLICE_X66Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    31.176 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_35_35/F7.SP/O
                         net (fo=1, routed)           0.818    31.994    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_35_35_n_1
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.326    32.320 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[35]_INST_0/O
                         net (fo=2, routed)           0.304    32.624    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][27]
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.332    32.956 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_27/O
                         net (fo=8, routed)           0.472    33.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/D
    SLICE_X66Y41         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        1.556    12.736    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/WCLK
    SLICE_X66Y41         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/DP.HIGH/CLK
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X66Y41         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.086    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_35_35/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                         -33.428    
  -------------------------------------------------------------------
                         slack                                -21.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.554%)  route 0.114ns (33.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.656     0.992    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.114     1.234    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.099     1.333 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X29Y99         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.845     1.211    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.659     0.995    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.295    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y102        SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.930     1.296    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y102        SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.211    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.611%)  route 0.162ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.569     0.905    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y81         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.162     1.207    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X26Y82         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.835     1.201    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y82         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.937    
    SLICE_X26Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.570     0.906    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y82         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.123     1.157    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y81         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.834     1.200    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.066    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.547     0.883    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y79         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[2]/Q
                         net (fo=9, routed)           0.129     1.152    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/D
    SLICE_X42Y79         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.813     1.179    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/WCLK
    SLICE_X42Y79         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/SP.LOW/CLK
                         clock pessimism             -0.264     0.915    
    SLICE_X42Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.059    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_34_34/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.552     0.888    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[16]/Q
                         net (fo=9, routed)           0.112     1.141    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/D
    SLICE_X36Y83         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.817     1.183    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/WCLK
    SLICE_X36Y83         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/SP.LOW/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.045    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_48_48/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrtcb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.946%)  route 0.317ns (63.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.586     0.922    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/s00_axi_aclk
    SLICE_X63Y49         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrtcb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrtcb_reg_reg[10]/Q
                         net (fo=1, routed)           0.204     1.267    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrtcb_reg[10]
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.312 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_30/O
                         net (fo=8, routed)           0.113     1.425    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/D
    SLICE_X58Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.848     1.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/WCLK
    SLICE_X58Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/SP.LOW/CLK
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.328    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.030%)  route 0.329ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.574     0.910    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y89         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.329     1.366    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X30Y103        FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.930     1.296    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y103        FDRE (Hold_fdre_C_D)         0.005     1.266    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.303%)  route 0.139ns (49.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.550     0.886    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y82         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/Q
                         net (fo=9, routed)           0.139     1.166    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/D
    SLICE_X38Y82         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.816     1.182    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/WCLK
    SLICE_X38Y82         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/SP.LOW/CLK
                         clock pessimism             -0.264     0.918    
    SLICE_X38Y82         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.062    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.303%)  route 0.139ns (49.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.552     0.888    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y84         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[14]/Q
                         net (fo=9, routed)           0.139     1.168    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/D
    SLICE_X42Y84         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3864, routed)        0.818     1.184    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/WCLK
    SLICE_X42Y84         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/SP.LOW/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X42Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.064    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_46_46/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y70    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y70    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y70    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y70    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_21_21/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y81    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y83    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y100   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_15_15/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y100   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_15_15/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y84    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK



