"Address","Occurrences","Meta Robots 1","X-Robots-Tag 1","Meta Refresh 1","Canonical Link Element 1","HTTP Canonical","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","0","","","","https://www.vlsiphysicaldesign.top/","","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","0","","","","https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","0","","","","https://www.vlsiphysicaldesign.top/io_design","","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","0","","","","https://www.vlsiphysicaldesign.top/eco","","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","0","","","","https://www.vlsiphysicaldesign.top/ccs_modeling","","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","0","","","","https://www.vlsiphysicaldesign.top/placement","","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","0","","","","https://www.vlsiphysicaldesign.top/power_analysis","","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","0","","","","https://www.vlsiphysicaldesign.top/routing","","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","0","","","","https://www.vlsiphysicaldesign.top/sta","","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","0","","","","https://www.vlsiphysicaldesign.top/logic_synthesis","","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","0","","","","https://www.vlsiphysicaldesign.top/ir_analysis","","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","0","","","","https://www.vlsiphysicaldesign.top/powerplan","","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","0","","","","https://www.vlsiphysicaldesign.top/delay_models","","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","0","","","","https://www.vlsiphysicaldesign.top/who-am-i","","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","0","","","","https://www.vlsiphysicaldesign.top/cmos_fundamentals","","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","1","index,follow","","","https://www.vlsiphysicaldesign.top/blog","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","0","","","","https://www.vlsiphysicaldesign.top/pd_inputs","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","0","","","","https://www.vlsiphysicaldesign.top/pd_issues","","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","0","","","","https://www.vlsiphysicaldesign.top/congestion_analysis","","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","0","","","","https://www.vlsiphysicaldesign.top/work_sited","","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","0","","","","https://www.vlsiphysicaldesign.top/sta_numericals","","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","0","","","","https://www.vlsiphysicaldesign.top/floorplan","","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","0","","","","https://www.vlsiphysicaldesign.top/std_cell_types","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","0","","","","https://www.vlsiphysicaldesign.top/pd_cells","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","0","","","","https://www.vlsiphysicaldesign.top/pd_verification","","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","0","","","","https://www.vlsiphysicaldesign.top/cts","","Indexable",""
"https://www.vlsiphysicaldesign.top/main.css","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/about","0","","","","https://www.vlsiphysicaldesign.top/about","","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","1","index,follow","","","https://www.vlsiphysicaldesign.top/projects","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/unsplash-1581094486392-3901b5539c6d.jpg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Clock%20Path%20Optimization.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/register_merging_flow.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Carry%20Save%20adder.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Data%20Path%20optimization.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/main.js","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/self_gating_xor.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/constant%20Propagation.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Useful%20skew%20based%20optimization.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Mux%20Mapping.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","0","","","","https://www.vlsiphysicaldesign.top/advanced_synthesis","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Multibit%20Banking%20Optimization%20Flow.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/ir_drop_shaping.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/physical%20synthesis%20Flow.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Inversion%20Push.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Multi%20Bit%20Debanking.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Optimizations.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Multi%20Vt%20cells.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/clock%20and%20data%20path%20Optimization.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/area_recovery_tradeoff.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/register_replication_flow.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Multibit%20Banking.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Multibit%20bankng%20from%20RTL%20Inference.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Logic%20simplification.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/generated/scan_mapping_flow.svg","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Power%20optimization.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Clock%20Gating.webp","0","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/assets/images/advanced_logic_synthesis/Unused%20logic%20removal.webp","0","","","","","","Indexable",""
