(pcb "C:\msys64\home\meesokim\msx-cartridge\rompack\rompack.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  117221 -80030  117221 -111455  117248 -111675  117316 -111885
            117423 -112078  117565 -112247  117737 -112386  117933 -112488
            118144 -112551  118364 -112573  181204 -112573  181427 -112557
            181643 -112497  181843 -112395  182019 -112257  182165 -112086
            182275 -111891  182345 -111678  182372 -111455  182372 -80269
            182317 -79661.8  182146 -79068.3  181868 -78516.8  181492 -78026.5
            181032 -77614.5  180504 -77295  179925 -77079.3  179316 -76974.7
            120523 -76974.7  119908 -77032.3  119315 -77203.1  118763 -77481
            118273 -77856.6  117861 -78316.6  117541 -78845.1  117326 -79423.8
            117221 -80032.5  117221 -80030)
    )
    (plane GND (polygon F.Cu 0  117602 -70866  117246 -112319  182423 -112522  182626 -70866))
    (plane GND (polygon B.Cu 0  117145 -112471  182372 -112370  182626 -70612  117246 -70764.4))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MSX:card_edge_connector
      (place P1 148501 -105004 front 0 (PN CONN_MSXSLOT))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U1 133350 -98806 front 90 (PN 28C256))
    )
    (component "MSX:msx-logo"
      (place G1 149987 -91059 front 0 (PN LOGO))
      (place G*** 161671 -91313 back 0 (PN LOGO))
    )
  )
  (library
    (image MSX:card_edge_connector
      (outline (path signal 100  -25523.5 12985.4  -25589.5 12568.2  -25781.3 12191.9  -26079.9 11893.2
            -26456.3 11701.5  -26873.5 11635.4  -27290.6 11701.5  -27667 11893.2
            -27965.6 12191.9  -28157.4 12568.2  -28223.5 12985.4  -28157.4 13402.6
            -27965.6 13778.9  -27667 14077.6  -27290.6 14269.3  -26873.5 14335.4
            -26456.3 14269.3  -26079.9 14077.6  -25781.3 13778.9  -25589.5 13402.6))
      (outline (path signal 100  30476.5 7785.39  30410.5 7368.22  30218.7 6991.88  29920.1 6693.22
            29543.7 6501.46  29126.5 6435.39  28709.4 6501.46  28333 6693.22
            28034.4 6991.88  27842.6 7368.22  27776.5 7785.39  27842.6 8202.56
            28034.4 8578.9  28333 8877.56  28709.4 9069.31  29126.5 9135.39
            29543.7 9069.31  29920.1 8877.56  30218.7 8578.9  30410.5 8202.56))
      (outline (path signal 100  -24623.5 12985.4  -24733.6 12290.1  -25053.2 11662.9  -25550.9 11165.1
            -26178.2 10845.5  -26873.5 10735.4  -27568.7 10845.5  -28196 11165.1
            -28693.7 11662.9  -29013.3 12290.1  -29123.5 12985.4  -29013.3 13680.7
            -28693.7 14307.9  -28196 14805.7  -27568.7 15125.3  -26873.5 15235.4
            -26178.2 15125.3  -25550.9 14805.7  -25053.2 14307.9  -24733.6 13680.7))
      (outline (path signal 100  31376.5 7785.39  31266.4 7090.1  30946.8 6462.87  30449.1 5965.1
            29821.8 5645.51  29126.5 5535.39  28431.3 5645.51  27804 5965.1
            27306.3 6462.87  26986.7 7090.1  26876.5 7785.39  26986.7 8480.68
            27306.3 9107.91  27804 9605.68  28431.3 9925.26  29126.5 10035.4
            29821.8 9925.26  30449.1 9605.68  30946.8 9107.91  31266.4 8480.68))
      (outline (path signal 100  47626.5 2785.39  47626.5 56985.4))
      (outline (path signal 100  33836.7 -7262.87  33836.7 2737.13))
      (outline (path signal 100  47626.5 56985.4  -55073.5 56985.4))
      (outline (path signal 100  -55073.5 13785.4  -43573.5 13785.4))
      (outline (path signal 100  33826.5 2785.39  47626.5 2785.39))
      (outline (path signal 100  -43573.5 2785.39  -31273.5 2785.39))
      (outline (path signal 100  -31268.4 2724.43  -31268.4 -7275.57))
      (outline (path signal 100  -30253.1 -8356.85  32846.9 -8356.85))
      (outline (path signal 100  -43573.5 13785.4  -43573.5 2785.39))
      (outline (path signal 100  -55073.5 56985.4  -55073.5 13785.4))
      (outline (path signal 100  -55073.5 56985.4  -55073.5 13785.4))
      (outline (path signal 100  -43573.5 13785.4  -43573.5 2785.39))
      (outline (path signal 100  -30253.1 -8356.85  32846.9 -8356.85))
      (outline (path signal 100  -31273.5 2785.39  -31273.5 -7214.61))
      (outline (path signal 100  -43573.5 2785.39  -31273.5 2785.39))
      (outline (path signal 100  33826.5 2785.39  47626.5 2785.39))
      (outline (path signal 100  -55073.5 13785.4  -43573.5 13785.4))
      (outline (path signal 100  47626.5 56985.4  -55073.5 56985.4))
      (outline (path signal 100  47626.5 2785.39  47626.5 56985.4))
      (outline (path signal 100  31376.5 7785.39  31266.4 7090.1  30946.8 6462.87  30449.1 5965.1
            29821.8 5645.51  29126.5 5535.39  28431.3 5645.51  27804 5965.1
            27306.3 6462.87  26986.7 7090.1  26876.5 7785.39  26986.7 8480.68
            27306.3 9107.91  27804 9605.68  28431.3 9925.26  29126.5 10035.4
            29821.8 9925.26  30449.1 9605.68  30946.8 9107.91  31266.4 8480.68))
      (outline (path signal 100  -24623.5 12985.4  -24733.6 12290.1  -25053.2 11662.9  -25550.9 11165.1
            -26178.2 10845.5  -26873.5 10735.4  -27568.7 10845.5  -28196 11165.1
            -28693.7 11662.9  -29013.3 12290.1  -29123.5 12985.4  -29013.3 13680.7
            -28693.7 14307.9  -28196 14805.7  -27568.7 15125.3  -26873.5 15235.4
            -26178.2 15125.3  -25550.9 14805.7  -25053.2 14307.9  -24733.6 13680.7))
      (outline (path signal 100  30476.5 7785.39  30410.5 7368.22  30218.7 6991.88  29920.1 6693.22
            29543.7 6501.46  29126.5 6435.39  28709.4 6501.46  28333 6693.22
            28034.4 6991.88  27842.6 7368.22  27776.5 7785.39  27842.6 8202.56
            28034.4 8578.9  28333 8877.56  28709.4 9069.31  29126.5 9135.39
            29543.7 9069.31  29920.1 8877.56  30218.7 8578.9  30410.5 8202.56))
      (outline (path signal 100  -25523.5 12985.4  -25589.5 12568.2  -25781.3 12191.9  -26079.9 11893.2
            -26456.3 11701.5  -26873.5 11635.4  -27290.6 11701.5  -27667 11893.2
            -27965.6 12191.9  -28157.4 12568.2  -28223.5 12985.4  -28157.4 13402.6
            -27965.6 13778.9  -27667 14077.6  -27290.6 14269.3  -26873.5 14335.4
            -26456.3 14269.3  -26079.9 14077.6  -25781.3 13778.9  -25589.5 13402.6))
      (pin Rect[B]Pad_1800x8000_um 1 31739.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 2 31739.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 3 29199.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 4 29199.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 5 26659.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 6 26659.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 7 24119.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 8 24119.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 9 21579.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 10 21579.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 11 19039.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 12 19039.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 13 16499.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 14 16499.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 15 13959.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 16 13959.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 17 11419.8 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 18 11419.8 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 19 8879.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 20 8879.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 21 6339.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 22 6339.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 23 3799.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 24 3799.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 25 1259.84 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 26 1259.84 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 27 -1280.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 28 -1280.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 29 -3820.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 30 -3820.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 31 -6360.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 32 -6360.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 33 -8900.16 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 34 -8900.16 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 35 -11440.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 36 -11440.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 37 -13980.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 38 -13980.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 39 -16520.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 40 -16520.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 41 -19060.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 42 -19060.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 43 -21600.2 -3147.44)
      (pin Rect[T]Pad_1800x7000_um 44 -21605.2 -2654.68)
      (pin Rect[B]Pad_1800x8000_um 45 -24140.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 46 -24140.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 47 -26680.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 48 -26680.2 -3147.44)
      (pin Rect[B]Pad_1800x8000_um 49 -29220.2 -3147.44)
      (pin Rect[T]Pad_1800x8000_um 50 -29220.2 -3147.44)
      (keepout "" (circle F.Cu 4500 29123.6 7782.56))
      (keepout "" (circle B.Cu 4500 29123.6 7782.56))
      (keepout "" (circle F.Cu 4500 -26875.7 12984.5))
      (keepout "" (circle B.Cu 4500 -26875.7 12984.5))
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_2000x1700_um 1 0 0)
      (pin Oval[A]Pad_2000x1700_um 15 15240 -33020)
      (pin Oval[A]Pad_2000x1700_um 2 0 -2540)
      (pin Oval[A]Pad_2000x1700_um 16 15240 -30480)
      (pin Oval[A]Pad_2000x1700_um 3 0 -5080)
      (pin Oval[A]Pad_2000x1700_um 17 15240 -27940)
      (pin Oval[A]Pad_2000x1700_um 4 0 -7620)
      (pin Oval[A]Pad_2000x1700_um 18 15240 -25400)
      (pin Oval[A]Pad_2000x1700_um 5 0 -10160)
      (pin Oval[A]Pad_2000x1700_um 19 15240 -22860)
      (pin Oval[A]Pad_2000x1700_um 6 0 -12700)
      (pin Oval[A]Pad_2000x1700_um 20 15240 -20320)
      (pin Oval[A]Pad_2000x1700_um 7 0 -15240)
      (pin Oval[A]Pad_2000x1700_um 21 15240 -17780)
      (pin Oval[A]Pad_2000x1700_um 8 0 -17780)
      (pin Oval[A]Pad_2000x1700_um 22 15240 -15240)
      (pin Oval[A]Pad_2000x1700_um 9 0 -20320)
      (pin Oval[A]Pad_2000x1700_um 23 15240 -12700)
      (pin Oval[A]Pad_2000x1700_um 10 0 -22860)
      (pin Oval[A]Pad_2000x1700_um 24 15240 -10160)
      (pin Oval[A]Pad_2000x1700_um 11 0 -25400)
      (pin Oval[A]Pad_2000x1700_um 25 15240 -7620)
      (pin Oval[A]Pad_2000x1700_um 12 0 -27940)
      (pin Oval[A]Pad_2000x1700_um 26 15240 -5080)
      (pin Oval[A]Pad_2000x1700_um 13 0 -30480)
      (pin Oval[A]Pad_2000x1700_um 27 15240 -2540)
      (pin Oval[A]Pad_2000x1700_um 14 0 -33020)
      (pin Oval[A]Pad_2000x1700_um 28 15240 0)
    )
    (image "MSX:msx-logo"
    )
    (padstack Oval[A]Pad_2000x1700_um
      (shape (path F.Cu 1700  -150 0  150 0))
      (shape (path B.Cu 1700  -150 0  150 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1800x8000_um
      (shape (rect B.Cu -900 -4000 900 4000))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (shape (rect B.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x7000_um
      (shape (rect F.Cu -900 -3500 900 3500))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x8000_um
      (shape (rect F.Cu -900 -4000 900 4000))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(P1-Pad1)"
      (pins P1-1)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2)
    )
    (net /SLTSL
      (pins P1-4 U1-20)
    )
    (net "Net-(P1-Pad6)"
      (pins P1-6)
    )
    (net "Net-(P1-Pad7)"
      (pins P1-7)
    )
    (net "Net-(P1-Pad8)"
      (pins P1-8)
    )
    (net "Net-(P1-Pad9)"
      (pins P1-9)
    )
    (net "Net-(P1-Pad10)"
      (pins P1-10)
    )
    (net "Net-(P1-Pad11)"
      (pins P1-11)
    )
    (net "Net-(P1-Pad12)"
      (pins P1-12)
    )
    (net "Net-(P1-Pad13)"
      (pins P1-13)
    )
    (net "Net-(P1-Pad15)"
      (pins P1-15)
    )
    (net "Net-(P1-Pad16)"
      (pins P1-16)
    )
    (net /A9
      (pins P1-17 U1-24)
    )
    (net /A11
      (pins P1-19 U1-23)
    )
    (net /A10
      (pins P1-20 U1-21)
    )
    (net /A7
      (pins P1-21 U1-3)
    )
    (net /A6
      (pins P1-22 U1-4)
    )
    (net /A12
      (pins P1-23 U1-2)
    )
    (net /A8
      (pins P1-24 U1-25)
    )
    (net /A14
      (pins P1-18 U1-1)
    )
    (net /A13
      (pins P1-26 U1-26)
    )
    (net /A1
      (pins P1-27 U1-9)
    )
    (net /A0
      (pins P1-28 U1-10)
    )
    (net /A3
      (pins P1-29 U1-7)
    )
    (net /A2
      (pins P1-30 U1-8)
    )
    (net /A5
      (pins P1-31 U1-5)
    )
    (net /A4
      (pins P1-32 U1-6)
    )
    (net /D1
      (pins P1-33 U1-12)
    )
    (net /D0
      (pins P1-34 U1-11)
    )
    (net /D3
      (pins P1-35 U1-15)
    )
    (net /D2
      (pins P1-36 U1-13)
    )
    (net /D5
      (pins P1-37 U1-17)
    )
    (net /D4
      (pins P1-38 U1-16)
    )
    (net /D7
      (pins P1-39 U1-19)
    )
    (net /D6
      (pins P1-40 U1-18)
    )
    (net GND
      (pins P1-41 P1-43 U1-14)
    )
    (net "Net-(P1-Pad42)"
      (pins P1-42)
    )
    (net "Net-(P1-Pad44)"
      (pins P1-44 P1-46)
    )
    (net "Net-(P1-Pad48)"
      (pins P1-48)
    )
    (net "Net-(P1-Pad49)"
      (pins P1-49)
    )
    (net "Net-(P1-Pad50)"
      (pins P1-50)
    )
    (net VCC
      (pins P1-45 P1-47 U1-28)
    )
    (net "Net-(P1-Pad25)"
      (pins P1-25)
    )
    (net /CS12
      (pins P1-3 U1-22)
    )
    (net /WR0
      (pins P1-5 U1-27)
    )
    (net "Net-(P1-Pad14)"
      (pins P1-14)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A2 /A3 /A4 /A5
      /A6 /A7 /A8 /A9 /CS12 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /SLTSL /WR0 GND
      "Net-(P1-Pad1)" "Net-(P1-Pad10)" "Net-(P1-Pad11)" "Net-(P1-Pad12)" "Net-(P1-Pad13)"
      "Net-(P1-Pad14)" "Net-(P1-Pad15)" "Net-(P1-Pad16)" "Net-(P1-Pad2)" "Net-(P1-Pad25)"
      "Net-(P1-Pad42)" "Net-(P1-Pad44)" "Net-(P1-Pad48)" "Net-(P1-Pad49)"
      "Net-(P1-Pad50)" "Net-(P1-Pad6)" "Net-(P1-Pad7)" "Net-(P1-Pad8)" "Net-(P1-Pad9)"
      VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 250  177701 -108151  177701 -103826  177476 -103826)(net /SLTSL)(type protect))
    (wire (path B.Cu 250  177701 -108151  177701 -103826)(net /CS12)(type protect))
    (wire (path B.Cu 250  175161 -102278  175161 -108151)(net /WR0)(type protect))
  )
)
