module mod_cu (
    input wire clk,
    input wire rst,
    input wire start,
    output wire done
);

    reg state;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            state <= 2'b00;
        end else begin
            case (state)
                2'b00: begin
                    if (start) begin
                        state <= 2'b01;
                    end
                end

                2'b01: begin
                    state <= 2'b10;
                end

                2'b10: begin
                    state <= 2'b00;
                end
            endcase
        end
    end

    assign done = (state == 2'b10);

endmodule
