TimeQuest Timing Analyzer report for RAMROM
Thu Nov 29 10:31:05 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLK'
 27. Slow 1200mV 0C Model Hold: 'CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'CLK'
 40. Fast 1200mV 0C Model Hold: 'CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; RAMROM                                              ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 498.75 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -1.005 ; -23.310            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.382 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -37.696                          ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.005 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.193      ;
; -0.976 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.627      ;
; -0.970 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.174      ; 2.192      ;
; -0.937 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.588      ;
; -0.931 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.903      ;
; -0.927 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.578      ;
; -0.925 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.897      ;
; -0.916 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.888      ;
; -0.915 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.566      ;
; -0.914 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.886      ;
; -0.889 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.077      ;
; -0.888 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.076      ;
; -0.862 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.837      ;
; -0.859 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.510      ;
; -0.850 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.501      ;
; -0.840 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.491      ;
; -0.831 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.232      ; 2.111      ;
; -0.831 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.232      ; 2.111      ;
; -0.830 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.481      ;
; -0.829 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.237      ; 2.114      ;
; -0.815 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.787      ;
; -0.814 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.002      ;
; -0.814 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.002      ;
; -0.814 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.002      ;
; -0.814 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.002      ;
; -0.814 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.173      ; 2.002      ;
; -0.809 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.781      ;
; -0.801 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.773      ;
; -0.800 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.772      ;
; -0.800 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.772      ;
; -0.798 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.770      ;
; -0.795 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.767      ;
; -0.794 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.766      ;
; -0.792 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.764      ;
; -0.783 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.434      ;
; -0.779 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.753      ;
; -0.775 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.748      ;
; -0.774 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.747      ;
; -0.773 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.747      ;
; -0.773 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.747      ;
; -0.768 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.741      ;
; -0.710 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.361      ;
; -0.699 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.671      ;
; -0.698 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.672      ;
; -0.694 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.667      ;
; -0.693 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.665      ;
; -0.693 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.665      ;
; -0.687 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.659      ;
; -0.685 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.657      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.656      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.656      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; 0.176      ; 1.875      ;
; -0.682 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.654      ;
; -0.679 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.651      ;
; -0.678 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.650      ;
; -0.678 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.650      ;
; -0.676 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.648      ;
; -0.674 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.325      ;
; -0.663 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.637      ;
; -0.663 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.637      ;
; -0.661 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.634      ;
; -0.661 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.634      ;
; -0.660 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.634      ;
; -0.659 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.632      ;
; -0.658 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.631      ;
; -0.657 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.631      ;
; -0.657 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.631      ;
; -0.657 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.631      ;
; -0.657 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 1.632      ;
; -0.656 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.307      ;
; -0.655 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.628      ;
; -0.652 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.625      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.635 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.792      ;
; -0.628 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.279      ;
; -0.627 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.364     ; 1.278      ;
; -0.582 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.556      ;
; -0.580 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.554      ;
; -0.579 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.552      ;
; -0.578 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.551      ;
; -0.570 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; -0.010     ; 1.608      ;
; -0.568 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.540      ;
; -0.566 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.538      ;
; -0.560 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.532      ;
; -0.548 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.521      ;
; -0.547 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.521      ;
; -0.547 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 1.521      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.577      ;
; 0.415 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.610      ;
; 0.508 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.908      ;
; 0.508 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.908      ;
; 0.509 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.909      ;
; 0.514 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.914      ;
; 0.546 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.946      ;
; 0.593 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.788      ;
; 0.594 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.789      ;
; 0.595 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.790      ;
; 0.596 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.791      ;
; 0.597 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.792      ;
; 0.598 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.793      ;
; 0.599 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.794      ;
; 0.599 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.794      ;
; 0.599 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.794      ;
; 0.602 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.905      ;
; 0.607 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.910      ;
; 0.611 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.806      ;
; 0.612 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.915      ;
; 0.613 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.808      ;
; 0.615 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.810      ;
; 0.617 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.812      ;
; 0.630 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.825      ;
; 0.631 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.934      ;
; 0.634 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.937      ;
; 0.643 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.946      ;
; 0.644 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.947      ;
; 0.667 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.116      ; 0.970      ;
; 0.701 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.222      ;
; 0.702 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.223      ;
; 0.704 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.225      ;
; 0.704 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 1.104      ;
; 0.714 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.235      ;
; 0.725 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.246      ;
; 0.734 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.929      ;
; 0.738 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.933      ;
; 0.742 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.937      ;
; 0.753 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.948      ;
; 0.754 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.949      ;
; 0.800 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 0.000        ; 0.445      ; 1.432      ;
; 0.820 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.341      ;
; 0.821 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.342      ;
; 0.864 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.063      ;
; 0.865 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.064      ;
; 0.866 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.064      ;
; 0.867 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.065      ;
; 0.867 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.065      ;
; 0.867 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.066      ;
; 0.877 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.077      ;
; 0.879 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.078      ;
; 0.880 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.080      ;
; 0.880 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.078      ;
; 0.880 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.079      ;
; 0.881 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.080      ;
; 0.882 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.081      ;
; 0.883 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.081      ;
; 0.883 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.081      ;
; 0.883 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.082      ;
; 0.885 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.083      ;
; 0.885 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.083      ;
; 0.894 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.094      ;
; 0.948 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; -0.173     ; 0.932      ;
; 0.969 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.490      ;
; 0.974 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.173      ;
; 0.975 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.174      ;
; 0.976 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.174      ;
; 0.976 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.175      ;
; 0.977 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.175      ;
; 0.977 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.175      ;
; 0.977 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.176      ;
; 0.977 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.176      ;
; 0.979 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.177      ;
; 0.979 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.177      ;
; 0.989 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.189      ;
; 0.991 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.190      ;
; 0.992 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.190      ;
; 0.992 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.191      ;
; 0.993 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.192      ;
; 0.994 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.192      ;
; 0.994 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.193      ;
; 0.995 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.193      ;
; 0.995 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.193      ;
; 0.995 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.194      ;
; 0.997 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.195      ;
; 1.003 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.203      ;
; 1.005 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.205      ;
; 1.006 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.206      ;
; 1.011 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.211      ;
; 1.019 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.219      ;
; 1.022 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.222      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.029  ; 0.213        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; 0.031  ; 0.215        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; 0.049  ; 0.279        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.049  ; 0.279        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.049  ; 0.279        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.142  ; 0.326        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.142  ; 0.326        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]|clk                                                                                    ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]|clk                                                                                    ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]|clk                                                                          ;
; 0.193  ; 0.193        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]|clk                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]|clk                                                                                          ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]|clk                                                                                          ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full|clk                                                                                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty|clk                                                                                             ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk0                                                                                  ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk1                                                                                  ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                                                                        ;
; 0.454  ; 0.670        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.454  ; 0.670        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.474  ; 0.704        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.476  ; 0.706        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.476  ; 0.706        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 1.282 ; 1.749 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 1.017 ; 1.408 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.976 ; 1.375 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 1.034 ; 1.421 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 1.132 ; 1.638 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 1.282 ; 1.749 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 1.257 ; 1.725 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 0.656 ; 1.061 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 1.047 ; 1.434 ; Rise       ; CLK             ;
; WREN      ; CLK        ; 2.883 ; 3.451 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; -0.283 ; -0.679 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.630 ; -1.012 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; -0.590 ; -0.981 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; -0.646 ; -1.025 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.741 ; -1.233 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.884 ; -1.340 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; -0.860 ; -1.316 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.283 ; -0.679 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.659 ; -1.037 ; Rise       ; CLK             ;
; WREN      ; CLK        ; -1.243 ; -1.660 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 9.437 ; 9.343 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 9.197 ; 9.123 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 9.199 ; 9.113 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 9.103 ; 9.068 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 9.437 ; 9.343 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 8.636 ; 8.586 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 8.633 ; 8.580 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 8.897 ; 8.876 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 8.885 ; 8.864 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 6.532 ; 6.500 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 6.508 ; 6.477 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 6.113 ; 6.094 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 6.532 ; 6.500 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 6.122 ; 6.112 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 5.806 ; 5.787 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 5.827 ; 5.803 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 6.319 ; 6.293 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 6.332 ; 6.323 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 8.392 ; 8.339 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 8.933 ; 8.859 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 8.935 ; 8.850 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 8.842 ; 8.807 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 9.163 ; 9.071 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 8.395 ; 8.345 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 8.392 ; 8.339 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 8.645 ; 8.622 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 8.633 ; 8.610 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 5.668 ; 5.647 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 6.341 ; 6.309 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 5.963 ; 5.943 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 6.364 ; 6.332 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 5.971 ; 5.959 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 5.668 ; 5.647 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 5.688 ; 5.662 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 6.161 ; 6.134 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 6.173 ; 6.163 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 560.54 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.784 ; -18.106           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.333 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -37.696                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.784 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.950      ;
; -0.781 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.961      ;
; -0.766 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.454      ;
; -0.723 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.411      ;
; -0.714 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.402      ;
; -0.703 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.391      ;
; -0.699 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.678      ;
; -0.688 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.667      ;
; -0.686 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.665      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.850      ;
; -0.684 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.850      ;
; -0.681 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.660      ;
; -0.674 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 1.905      ;
; -0.674 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.195      ; 1.909      ;
; -0.674 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.191      ; 1.905      ;
; -0.653 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.631      ;
; -0.652 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.340      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.333      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.811      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.811      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.811      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.811      ;
; -0.645 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.151      ; 1.811      ;
; -0.644 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.332      ;
; -0.633 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.321      ;
; -0.599 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.578      ;
; -0.589 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.568      ;
; -0.588 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.567      ;
; -0.587 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.566      ;
; -0.586 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.565      ;
; -0.582 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.270      ;
; -0.581 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.560      ;
; -0.571 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.550      ;
; -0.570 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.549      ;
; -0.570 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.548      ;
; -0.569 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.548      ;
; -0.568 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.547      ;
; -0.567 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.546      ;
; -0.566 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.544      ;
; -0.553 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.532      ;
; -0.548 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.526      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.527 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; 0.154      ; 1.696      ;
; -0.522 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.210      ;
; -0.505 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.484      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.501 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; 0.117      ; 1.633      ;
; -0.500 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.478      ;
; -0.499 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.478      ;
; -0.497 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.476      ;
; -0.490 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.178      ;
; -0.489 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.468      ;
; -0.488 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.467      ;
; -0.487 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.466      ;
; -0.486 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.465      ;
; -0.481 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.460      ;
; -0.479 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.458      ;
; -0.472 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.160      ;
; -0.471 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.450      ;
; -0.471 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.450      ;
; -0.471 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.450      ;
; -0.471 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.450      ;
; -0.471 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.449      ;
; -0.470 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.449      ;
; -0.470 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.448      ;
; -0.469 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.448      ;
; -0.469 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.447      ;
; -0.468 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.447      ;
; -0.467 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.446      ;
; -0.466 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.444      ;
; -0.465 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.153      ;
; -0.464 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.442      ;
; -0.453 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.432      ;
; -0.453 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.432      ;
; -0.451 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.429      ;
; -0.448 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.446 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.327     ; 1.134      ;
; -0.427 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.449      ;
; -0.405 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.384      ;
; -0.401 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.380      ;
; -0.401 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.379      ;
; -0.400 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.378      ;
; -0.398 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.420      ;
; -0.389 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.368      ;
; -0.386 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.365      ;
; -0.373 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.351      ;
; -0.371 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.350      ;
; -0.371 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.511      ;
; 0.369 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.547      ;
; 0.484 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 0.843      ;
; 0.486 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 0.845      ;
; 0.487 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 0.846      ;
; 0.492 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 0.851      ;
; 0.522 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 0.881      ;
; 0.532 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.710      ;
; 0.533 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.711      ;
; 0.534 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.712      ;
; 0.536 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.714      ;
; 0.537 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.715      ;
; 0.538 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.716      ;
; 0.548 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.726      ;
; 0.549 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.727      ;
; 0.550 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.728      ;
; 0.552 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.730      ;
; 0.563 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.741      ;
; 0.574 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.836      ;
; 0.578 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.840      ;
; 0.584 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.846      ;
; 0.602 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.864      ;
; 0.604 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.866      ;
; 0.613 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.875      ;
; 0.614 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.876      ;
; 0.626 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.097      ;
; 0.627 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.098      ;
; 0.629 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.100      ;
; 0.636 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 0.898      ;
; 0.643 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.114      ;
; 0.649 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.120      ;
; 0.666 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.190      ; 1.025      ;
; 0.669 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.847      ;
; 0.671 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.849      ;
; 0.676 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.854      ;
; 0.685 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.863      ;
; 0.686 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.864      ;
; 0.727 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.198      ;
; 0.729 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.200      ;
; 0.732 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.292      ;
; 0.773 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.954      ;
; 0.774 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.955      ;
; 0.775 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.955      ;
; 0.778 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.959      ;
; 0.779 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.959      ;
; 0.779 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.959      ;
; 0.780 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.961      ;
; 0.781 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.961      ;
; 0.782 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.963      ;
; 0.784 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.964      ;
; 0.784 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.965      ;
; 0.784 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.965      ;
; 0.785 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.965      ;
; 0.785 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.965      ;
; 0.787 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.968      ;
; 0.788 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.968      ;
; 0.788 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.968      ;
; 0.789 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.969      ;
; 0.789 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.970      ;
; 0.791 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.972      ;
; 0.792 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.972      ;
; 0.792 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.972      ;
; 0.801 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.981      ;
; 0.855 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; -0.151     ; 0.848      ;
; 0.862 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.043      ;
; 0.863 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.044      ;
; 0.864 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.044      ;
; 0.865 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.327      ; 1.336      ;
; 0.867 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.048      ;
; 0.868 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.048      ;
; 0.868 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.048      ;
; 0.869 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.050      ;
; 0.870 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.051      ;
; 0.875 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.055      ;
; 0.875 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.055      ;
; 0.876 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.057      ;
; 0.877 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.057      ;
; 0.878 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.059      ;
; 0.880 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.061      ;
; 0.881 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.061      ;
; 0.881 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.061      ;
; 0.884 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.064      ;
; 0.884 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.064      ;
; 0.885 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.066      ;
; 0.887 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 1.068      ;
; 0.888 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.068      ;
; 0.897 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.077      ;
; 0.910 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.090      ;
; 0.912 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.092      ;
; 0.919 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.099      ;
; 0.923 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.103      ;
; 0.925 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.089  ; 0.319        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]|clk                                                                          ;
; 0.240  ; 0.240        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]|clk                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]|clk                                                                                          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]|clk                                                                                          ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]|clk                                                                                    ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]|clk                                                                                    ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                                                                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full|clk                                                                                                  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty|clk                                                                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk0                                                                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk1                                                                                  ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.453  ; 0.683        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.455  ; 0.685        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.455  ; 0.685        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 1.049 ; 1.414 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 0.799 ; 1.110 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.763 ; 1.081 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 0.816 ; 1.121 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 0.907 ; 1.323 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 1.049 ; 1.414 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 1.023 ; 1.397 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 0.462 ; 0.806 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 0.825 ; 1.129 ; Rise       ; CLK             ;
; WREN      ; CLK        ; 2.425 ; 2.901 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; -0.123 ; -0.458 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.446 ; -0.749 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; -0.412 ; -0.723 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; -0.463 ; -0.761 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.549 ; -0.954 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.685 ; -1.042 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; -0.661 ; -1.025 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.123 ; -0.458 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.471 ; -0.768 ; Rise       ; CLK             ;
; WREN      ; CLK        ; -0.976 ; -1.328 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 8.851 ; 8.693 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 8.627 ; 8.502 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 8.631 ; 8.500 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 8.537 ; 8.454 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 8.851 ; 8.693 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 8.107 ; 8.036 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 8.106 ; 8.033 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 8.338 ; 8.272 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 8.336 ; 8.270 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 6.240 ; 6.151 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 6.215 ; 6.140 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 5.850 ; 5.799 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 6.240 ; 6.151 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 5.854 ; 5.809 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 5.559 ; 5.518 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 5.579 ; 5.535 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 6.043 ; 5.977 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 6.054 ; 6.007 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 7.884 ; 7.811 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 8.383 ; 8.261 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 8.387 ; 8.259 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 8.297 ; 8.216 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 8.598 ; 8.444 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 7.884 ; 7.814 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 7.884 ; 7.811 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 8.106 ; 8.041 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 8.103 ; 8.038 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 5.434 ; 5.392 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 6.063 ; 5.989 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 5.714 ; 5.663 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 6.088 ; 6.001 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 5.717 ; 5.672 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 5.434 ; 5.392 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 5.454 ; 5.409 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 5.899 ; 5.834 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 5.911 ; 5.863 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.115 ; -0.536            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.201 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -41.025                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.115 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.110      ; 1.254      ;
; -0.106 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.226      ;
; -0.103 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.887      ;
; -0.094 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.878      ;
; -0.090 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.874      ;
; -0.084 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.066      ;
; -0.082 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.866      ;
; -0.080 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.062      ;
; -0.071 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.053      ;
; -0.069 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 1.051      ;
; -0.050 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.834      ;
; -0.045 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.829      ;
; -0.042 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.162      ;
; -0.038 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.158      ;
; -0.031 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.815      ;
; -0.029 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 1.012      ;
; -0.027 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.811      ;
; -0.016 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.998      ;
; -0.012 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.796      ;
; -0.012 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.994      ;
; -0.007 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.989      ;
; -0.007 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.989      ;
; -0.005 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.987      ;
; -0.003 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.985      ;
; -0.003 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.985      ;
; -0.002 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.984      ;
; -0.001 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.983      ;
; 0.006  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.976      ;
; 0.010  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.972      ;
; 0.010  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.972      ;
; 0.012  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.159      ;
; 0.012  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.145      ; 1.162      ;
; 0.012  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.159      ;
; 0.014  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.968      ;
; 0.019  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.101      ;
; 0.019  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.101      ;
; 0.019  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.101      ;
; 0.019  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.101      ;
; 0.019  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.113      ; 1.101      ;
; 0.020  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.962      ;
; 0.021  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.961      ;
; 0.034  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; -0.015     ; 0.980      ;
; 0.036  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.748      ;
; 0.052  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.930      ;
; 0.055  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.927      ;
; 0.055  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; -0.015     ; 0.959      ;
; 0.056  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.926      ;
; 0.058  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.924      ;
; 0.059  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.923      ;
; 0.059  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.923      ;
; 0.060  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.724      ;
; 0.061  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.921      ;
; 0.061  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.921      ;
; 0.062  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.920      ;
; 0.063  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.919      ;
; 0.065  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.917      ;
; 0.065  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.917      ;
; 0.066  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.916      ;
; 0.067  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.915      ;
; 0.069  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.715      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 1.068      ;
; 0.071  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.024     ; 0.912      ;
; 0.073  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.909      ;
; 0.074  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.908      ;
; 0.077  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.707      ;
; 0.077  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.905      ;
; 0.077  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.905      ;
; 0.078  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.904      ;
; 0.078  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.904      ;
; 0.081  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.901      ;
; 0.082  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.900      ;
; 0.088  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.894      ;
; 0.088  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.894      ;
; 0.088  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.894      ;
; 0.089  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.893      ;
; 0.094  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 1.000        ; -0.223     ; 0.690      ;
; 0.126  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.856      ;
; 0.126  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.856      ;
; 0.127  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.855      ;
; 0.127  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.855      ;
; 0.131  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.851      ;
; 0.135  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.847      ;
; 0.135  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.847      ;
; 0.141  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.841      ;
; 0.142  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.840      ;
; 0.142  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; -0.025     ; 0.840      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
; 0.143  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 1.000        ; 0.099      ; 0.963      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.307      ;
; 0.219 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.325      ;
; 0.272 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.497      ;
; 0.272 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.497      ;
; 0.274 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.499      ;
; 0.277 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.502      ;
; 0.292 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.517      ;
; 0.318 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.428      ;
; 0.329 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.435      ;
; 0.329 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.435      ;
; 0.330 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.436      ;
; 0.332 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.438      ;
; 0.339 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.445      ;
; 0.350 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.501      ;
; 0.354 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.505      ;
; 0.356 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.507      ;
; 0.365 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.516      ;
; 0.366 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.517      ;
; 0.369 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.676      ;
; 0.370 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.521      ;
; 0.370 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.521      ;
; 0.371 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.678      ;
; 0.372 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.679      ;
; 0.374 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.681      ;
; 0.375 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.682      ;
; 0.379 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.121      ; 0.604      ;
; 0.384 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.535      ;
; 0.390 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.496      ;
; 0.392 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.498      ;
; 0.393 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.499      ;
; 0.399 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.505      ;
; 0.400 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.022      ; 0.506      ;
; 0.434 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.741      ;
; 0.434 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.741      ;
; 0.445 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 0.000        ; 0.272      ; 0.821      ;
; 0.465 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.574      ;
; 0.466 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.575      ;
; 0.467 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.576      ;
; 0.473 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.582      ;
; 0.474 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.583      ;
; 0.475 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.586      ;
; 0.478 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.588      ;
; 0.479 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.588      ;
; 0.480 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.589      ;
; 0.480 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.589      ;
; 0.486 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.595      ;
; 0.505 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.812      ;
; 0.522 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; -0.113     ; 0.493      ;
; 0.528 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.637      ;
; 0.529 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.638      ;
; 0.530 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.639      ;
; 0.531 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.640      ;
; 0.532 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.641      ;
; 0.533 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.642      ;
; 0.535 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.644      ;
; 0.537 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.646      ;
; 0.539 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.648      ;
; 0.539 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.648      ;
; 0.541 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.650      ;
; 0.541 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.650      ;
; 0.542 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.651      ;
; 0.542 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.651      ;
; 0.543 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.652      ;
; 0.543 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.652      ;
; 0.544 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.653      ;
; 0.545 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.654      ;
; 0.545 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                        ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.654      ;
; 0.545 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.654      ;
; 0.546 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.655      ;
; 0.546 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                              ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.655      ;
; 0.548 ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4] ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[0]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[1]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[2]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[3]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[4]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[5]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[6]                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw|counter_reg_bit[7]                ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -0.229 ; -0.045       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                                             ;
; -0.228 ; -0.044       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                                             ;
; -0.223 ; 0.007        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -0.222 ; 0.008        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -0.222 ; 0.008        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -0.222 ; 0.008        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -0.168 ; 0.016        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -0.168 ; 0.016        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]|clk                                                                          ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]|clk                                                                          ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]|clk                                                                                    ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]|clk                                                                                    ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]|clk                                                                                          ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]|clk                                                                                          ;
; 0.012  ; 0.012        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full|clk                                                                                                  ;
; 0.012  ; 0.012        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty|clk                                                                                             ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk0                                                                                  ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0|clk1                                                                                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                                                                                                        ;
; 0.755  ; 0.985        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.760  ; 0.990        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.762  ; 0.978        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.762  ; 0.978        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.762  ; 0.992        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.762  ; 0.992        ; 0.230          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|dpram_4p51:FIFOram|altsyncram_erl1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.819  ; 1.035        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                                             ;
; 0.819  ; 1.035        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO2P:inst|scfifo:scfifo_component|scfifo_dl71:auto_generated|a_dpfifo_kr71:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 0.759 ; 1.408 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 0.598 ; 1.188 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.581 ; 1.192 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 0.610 ; 1.200 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 0.706 ; 1.363 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 0.759 ; 1.408 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 0.751 ; 1.407 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 0.407 ; 0.984 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 0.605 ; 1.204 ; Rise       ; CLK             ;
; WREN      ; CLK        ; 1.677 ; 2.375 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; -0.192 ; -0.761 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.375 ; -0.956 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; -0.359 ; -0.960 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; -0.388 ; -0.968 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.478 ; -1.124 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.529 ; -1.167 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; -0.521 ; -1.166 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.192 ; -0.761 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.382 ; -0.972 ; Rise       ; CLK             ;
; WREN      ; CLK        ; -0.710 ; -1.265 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 5.177 ; 5.257 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 5.050 ; 5.123 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 5.062 ; 5.119 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 5.008 ; 5.098 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 5.177 ; 5.257 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 4.753 ; 4.808 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 4.757 ; 4.799 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 4.914 ; 4.981 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 4.891 ; 4.960 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 3.782 ; 3.858 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 3.754 ; 3.842 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 3.568 ; 3.621 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 3.782 ; 3.858 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 3.558 ; 3.621 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 3.376 ; 3.410 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 3.389 ; 3.421 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 3.681 ; 3.743 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 3.694 ; 3.755 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 4.589 ; 4.632 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 4.872 ; 4.943 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 4.885 ; 4.939 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 4.833 ; 4.919 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 4.995 ; 5.072 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 4.589 ; 4.641 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 4.592 ; 4.632 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 4.743 ; 4.807 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 4.720 ; 4.786 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 3.298 ; 3.330 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 3.660 ; 3.745 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 3.483 ; 3.534 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 3.688 ; 3.760 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 3.473 ; 3.532 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 3.298 ; 3.330 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 3.311 ; 3.340 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 3.591 ; 3.651 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 3.604 ; 3.662 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.005  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -1.005  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -23.31  ; 0.0   ; 0.0      ; 0.0     ; -41.025             ;
;  CLK             ; -23.310 ; 0.000 ; N/A      ; N/A     ; -41.025             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D[*]      ; CLK        ; 1.282 ; 1.749 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; 1.017 ; 1.408 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; 0.976 ; 1.375 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; 1.034 ; 1.421 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; 1.132 ; 1.638 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; 1.282 ; 1.749 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; 1.257 ; 1.725 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; 0.656 ; 1.061 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; 1.047 ; 1.434 ; Rise       ; CLK             ;
; WREN      ; CLK        ; 2.883 ; 3.451 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D[*]      ; CLK        ; -0.123 ; -0.458 ; Rise       ; CLK             ;
;  D[0]     ; CLK        ; -0.375 ; -0.749 ; Rise       ; CLK             ;
;  D[1]     ; CLK        ; -0.359 ; -0.723 ; Rise       ; CLK             ;
;  D[2]     ; CLK        ; -0.388 ; -0.761 ; Rise       ; CLK             ;
;  D[3]     ; CLK        ; -0.478 ; -0.954 ; Rise       ; CLK             ;
;  D[4]     ; CLK        ; -0.529 ; -1.042 ; Rise       ; CLK             ;
;  D[5]     ; CLK        ; -0.521 ; -1.025 ; Rise       ; CLK             ;
;  D[6]     ; CLK        ; -0.123 ; -0.458 ; Rise       ; CLK             ;
;  D[7]     ; CLK        ; -0.382 ; -0.768 ; Rise       ; CLK             ;
; WREN      ; CLK        ; -0.710 ; -1.265 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 9.437 ; 9.343 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 9.197 ; 9.123 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 9.199 ; 9.113 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 9.103 ; 9.068 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 9.437 ; 9.343 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 8.636 ; 8.586 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 8.633 ; 8.580 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 8.897 ; 8.876 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 8.885 ; 8.864 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 6.532 ; 6.500 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 6.508 ; 6.477 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 6.113 ; 6.094 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 6.532 ; 6.500 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 6.122 ; 6.112 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 5.806 ; 5.787 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 5.827 ; 5.803 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 6.319 ; 6.293 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 6.332 ; 6.323 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CLK        ; 4.589 ; 4.632 ; Rise       ; CLK             ;
;  Q[0]     ; CLK        ; 4.872 ; 4.943 ; Rise       ; CLK             ;
;  Q[1]     ; CLK        ; 4.885 ; 4.939 ; Rise       ; CLK             ;
;  Q[2]     ; CLK        ; 4.833 ; 4.919 ; Rise       ; CLK             ;
;  Q[3]     ; CLK        ; 4.995 ; 5.072 ; Rise       ; CLK             ;
;  Q[4]     ; CLK        ; 4.589 ; 4.641 ; Rise       ; CLK             ;
;  Q[5]     ; CLK        ; 4.592 ; 4.632 ; Rise       ; CLK             ;
;  Q[6]     ; CLK        ; 4.743 ; 4.807 ; Rise       ; CLK             ;
;  Q[7]     ; CLK        ; 4.720 ; 4.786 ; Rise       ; CLK             ;
; U[*]      ; CLK        ; 3.298 ; 3.330 ; Rise       ; CLK             ;
;  U[0]     ; CLK        ; 3.660 ; 3.745 ; Rise       ; CLK             ;
;  U[1]     ; CLK        ; 3.483 ; 3.534 ; Rise       ; CLK             ;
;  U[2]     ; CLK        ; 3.688 ; 3.760 ; Rise       ; CLK             ;
;  U[3]     ; CLK        ; 3.473 ; 3.532 ; Rise       ; CLK             ;
;  U[4]     ; CLK        ; 3.298 ; 3.330 ; Rise       ; CLK             ;
;  U[5]     ; CLK        ; 3.311 ; 3.340 ; Rise       ; CLK             ;
;  U[6]     ; CLK        ; 3.591 ; 3.651 ; Rise       ; CLK             ;
;  U[7]     ; CLK        ; 3.604 ; 3.662 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; U[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; WREN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; U[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; U[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 216      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 216      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File FIFO.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIFO.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Nov 29 10:31:04 2018
Info: Command: quartus_sta RAMROM -c RAMROM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.005             -23.310 CLK 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.696 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.784             -18.106 CLK 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.696 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.115              -0.536 CLK 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.025 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Thu Nov 29 10:31:05 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


