#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 27 00:12:34 2017
# Process ID: 8696
# Current directory: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_check_0_1_synth_1
# Command line: vivado.exe -log design_1_check_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_check_0_1.tcl
# Log file: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_check_0_1_synth_1/design_1_check_0_1.vds
# Journal file: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_check_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_check_0_1.tcl -notrace
Command: synth_design -top design_1_check_0_1 -part xc7a35tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3904 
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port sure is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port Out is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port count0 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port count1 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port count2 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port count3 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port num0 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port num1 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port num2 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port num3 is not allowed [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:41]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 322.813 ; gain = 86.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_check_0_1' [c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_check_0_1/synth/design_1_check_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'check' [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:45]
INFO: [Synth 8-256] done synthesizing module 'check' (1#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/check.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_check_0_1' (2#1) [c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_check_0_1/synth/design_1_check_0_1.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 346.613 ; gain = 110.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 346.613 ; gain = 110.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 346.613 ; gain = 110.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.613 ; gain = 110.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module check 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 475.238 ; gain = 239.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 475.238 ; gain = 239.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     5|
|3     |LUT6  |     8|
|4     |MUXF7 |     4|
|5     |FDRE  |    10|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
|2     |  inst   |check  |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 477.055 ; gain = 240.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 557.770 ; gain = 321.684
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_check_0_1_synth_1/design_1_check_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.234 ; gain = 453.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_check_0_1_synth_1/design_1_check_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1012.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 00:13:15 2017...
