SCHM0103

HEADER
{
 FREEID 141
 VARIABLES
 {
  #ARCHITECTURE="behv"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="alu"
  #LANGUAGE="VHDL"
  AUTHOR="Sergey Zavada"
  COMPANY="AbelianGroup"
  CREATIONDATE="10.04.2018"
  SOURCE=".\\src\\alu.vhd"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2552,1391)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library ieee;\n"+
"        use ieee.std_logic_1164.all;\n"+
"        use ieee.std_logic_arith.all;\n"+
"        use ieee.std_logic_unsigned.all;"
   RECT (220,260,620,505)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  PROCESS  2, 0, 0
  {
   LABEL "process_31"
   TEXT 
"process (num_A,num_B,ALUs)\n"+
"                       begin\n"+
"                         case ALUs is \n"+
"                           when \"00\" => \n"+
"                              alu_tmp <= num_A;\n"+
"                           when \"01\" => \n"+
"                              alu_tmp <= num_B;\n"+
"                           when \"10\" => \n"+
"                              alu_tmp <= num_A + num_B;\n"+
"                           when \"11\" => \n"+
"                              alu_tmp <= num_A - num_B;\n"+
"                           when others => \n"+
"                         end case;\n"+
"                       end process;\n"+
"                      "
   RECT (1060,300,1461,700)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  30, 47, 50, 58 )
   VARIABLES
   {
    #DIRECTION_LIST="47 50 58 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  47, 50, 58 )
  }
  PROCESS  3, 0, 0
  {
   LABEL "process_42"
   TEXT 
"process (jpsign,alu_tmp)\n"+
"                       begin\n"+
"                         if (jpsign = '1' and alu_tmp = \"0000000000000000\") then\n"+
"                            ALUz <= '1';\n"+
"                         else \n"+
"                            ALUz <= '0';\n"+
"                         end if;\n"+
"                       end process;\n"+
"                      "
   RECT (1560,300,1961,640)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  22, 34, 38 )
   VARIABLES
   {
    #DIRECTION_LIST="34 38 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  34, 38 )
  }
  INSTANCE  4, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="ALUout(15:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (2080,240)
   VERTEXES ( (2,26) )
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="ALUs(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (900,320)
   VERTEXES ( (2,46) )
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ALUz"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2080,320)
   VERTEXES ( (2,23) )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="jpsign"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (900,760)
   VERTEXES ( (2,42) )
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="num_A(15:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (900,380)
   VERTEXES ( (2,54) )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="num_B(15:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (900,440)
   VERTEXES ( (2,62) )
  }
  TEXT  10, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2132,224,2304,257)
   ALIGN 4
   PARENT 4
  }
  TEXT  11, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (717,304,848,337)
   ALIGN 6
   PARENT 5
  }
  TEXT  12, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2132,304,2202,337)
   ALIGN 4
   PARENT 6
  }
  TEXT  13, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (771,744,848,777)
   ALIGN 6
   PARENT 7
  }
  TEXT  14, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (680,364,848,397)
   ALIGN 6
   PARENT 8
  }
  TEXT  15, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (680,424,848,457)
   ALIGN 6
   PARENT 9
  }
  NET BUS  16, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUs(1:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET WIRE  17, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUz"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  18, 0, 0
  {
   VARIABLES
   {
    #NAME="jpsign"
    #VHDL_TYPE="std_logic"
   }
  }
  NET BUS  19, 0, 0
  {
   VARIABLES
   {
    #NAME="num_A(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  20, 0, 0
  {
   VARIABLES
   {
    #NAME="num_B(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET BUS  21, 0, 0
  {
   VARIABLES
   {
    #NAME="alu_tmp(15:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  VTX  22, 0, 0
  {
   COORD (1961,320)
  }
  VTX  23, 0, 0
  {
   COORD (2080,320)
  }
  WIRE  24, 0, 0
  {
   NET 17
   VTX 22, 23
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  25, 0, 1
  {
   TEXT "$#NAME"
   RECT (1992,293,2049,320)
   ALIGN 9
   PARENT 24
  }
  VTX  26, 0, 0
  {
   COORD (2080,240)
  }
  VTX  27, 0, 0
  {
   COORD (2060,240)
  }
  BUS  28, 0, 0
  {
   NET 21
   VTX 26, 27
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29, 0, 1
  {
   TEXT "$#NAME"
   RECT (1996,213,2145,240)
   ALIGN 9
   PARENT 28
  }
  VTX  30, 0, 0
  {
   COORD (1461,320)
  }
  VTX  31, 0, 0
  {
   COORD (1540,320)
  }
  BUS  32, 0, 0
  {
   NET 21
   VTX 30, 31
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  33, 0, 1
  {
   TEXT "$#NAME"
   RECT (1426,293,1575,320)
   ALIGN 9
   PARENT 32
  }
  VTX  34, 0, 0
  {
   COORD (1560,320)
  }
  VTX  35, 0, 0
  {
   COORD (1540,320)
  }
  BUS  36, 0, 0
  {
   NET 21
   VTX 34, 35
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  37, 0, 1
  {
   TEXT "$#NAME"
   RECT (1476,293,1625,320)
   ALIGN 9
   PARENT 36
  }
  VTX  38, 0, 0
  {
   COORD (1560,340)
  }
  VTX  39, 0, 0
  {
   COORD (1540,340)
  }
  WIRE  40, 0, 0
  {
   NET 18
   VTX 38, 39
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41, 0, 1
  {
   TEXT "$#NAME"
   RECT (1518,313,1583,340)
   ALIGN 9
   PARENT 40
  }
  VTX  42, 0, 0
  {
   COORD (900,760)
  }
  VTX  43, 0, 0
  {
   COORD (1540,760)
  }
  WIRE  44, 0, 0
  {
   NET 18
   VTX 42, 43
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  45, 0, 1
  {
   TEXT "$#NAME"
   RECT (1188,733,1253,760)
   ALIGN 9
   PARENT 44
  }
  VTX  46, 0, 0
  {
   COORD (900,320)
  }
  VTX  47, 0, 0
  {
   COORD (1060,320)
  }
  BUS  48, 0, 0
  {
   NET 16
   VTX 46, 47
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  49, 0, 1
  {
   TEXT "$#NAME"
   RECT (927,293,1033,320)
   ALIGN 9
   PARENT 48
  }
  VTX  50, 0, 0
  {
   COORD (1060,340)
  }
  VTX  51, 0, 0
  {
   COORD (1020,340)
  }
  BUS  52, 0, 0
  {
   NET 19
   VTX 50, 51
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  53, 0, 1
  {
   TEXT "$#NAME"
   RECT (971,313,1109,340)
   ALIGN 9
   PARENT 52
  }
  VTX  54, 0, 0
  {
   COORD (900,380)
  }
  VTX  55, 0, 0
  {
   COORD (1020,380)
  }
  BUS  56, 0, 0
  {
   NET 19
   VTX 54, 55
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  57, 0, 1
  {
   TEXT "$#NAME"
   RECT (891,353,1029,380)
   ALIGN 9
   PARENT 56
  }
  VTX  58, 0, 0
  {
   COORD (1060,360)
  }
  VTX  59, 0, 0
  {
   COORD (1040,360)
  }
  BUS  60, 0, 0
  {
   NET 20
   VTX 58, 59
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  61, 0, 1
  {
   TEXT "$#NAME"
   RECT (981,333,1120,360)
   ALIGN 9
   PARENT 60
  }
  VTX  62, 0, 0
  {
   COORD (900,440)
  }
  VTX  63, 0, 0
  {
   COORD (1040,440)
  }
  BUS  64, 0, 0
  {
   NET 20
   VTX 62, 63
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  65, 0, 1
  {
   TEXT "$#NAME"
   RECT (901,413,1040,440)
   ALIGN 9
   PARENT 64
  }
  VTX  66, 0, 0
  {
   COORD (1540,240)
  }
  BUS  67, 0, 0
  {
   NET 21
   VTX 27, 66
  }
  WIRE  68, 0, 0
  {
   NET 18
   VTX 39, 43
  }
  BUS  69, 0, 0
  {
   NET 19
   VTX 51, 55
  }
  BUS  70, 0, 0
  {
   NET 20
   VTX 59, 63
  }
  BUS  71, 0, 0
  {
   NET 21
   VTX 66, 31
  }
  BUS  72, 0, 0
  {
   NET 21
   VTX 31, 35
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2552,1391)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1112949240"
  }
 }
 
 BODY
 {
  TEXT  107, 0, 0
  {
   PAGEALIGN 10
   TEXT "Author:"
   RECT (1496,1077,1628,1126)
   ALIGN 6
   MARGINS (16,8)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  108, 0, 0
  {
   PAGEALIGN 10
   TEXT "$AUTHOR"
   RECT (1656,1082,1906,1117)
   ALIGN 4
   MARGINS (16,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  109, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1502,957,1619,1010)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  110, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1672,964,1834,999)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  111, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1503,1015,1574,1068)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  112, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1672,1024,1792,1059)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  113, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1492,951), (2352,951) )
   FILL (1,(0,0,0),0)
  }
  LINE  114, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1492,1011), (2352,1011) )
   FILL (1,(0,0,0),0)
  }
  LINE  115, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1652,951), (1652,1191) )
  }
  LINE  116, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2352,1191), (2352,811), (1492,811), (1492,1191), (2352,1191) )
   FILL (1,(0,0,0),0)
  }
  TEXT  117, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1502,831,1797,932)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  118, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1802,811), (1802,951) )
  }
  LINE  119, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1978,875), (2044,875) )
   FILL (0,(0,4,255),0)
  }
  LINE  120, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1947,871), (1947,871) )
   FILL (0,(0,4,255),0)
  }
  LINE  121, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1996,875), (2012,835) )
   FILL (0,(0,4,255),0)
  }
  TEXT  122, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (2025,817,2337,919)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,128,0,"Arial")
  }
  LINE  123, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (1938,835), (1913,898) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  124, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (1945,861), (1978,875), (1945,886), (1945,861) )
   CONTROLS (( (1969,861), (1977,860)),( (1975,886), (1972,886)),( (1945,878), (1945,873)) )
  }
  LINE  125, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1857,882), (1945,882) )
   FILL (0,(0,4,255),0)
  }
  LINE  126, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (1864,865), (1945,865) )
   FILL (0,(0,4,255),0)
  }
  LINE  127, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2050,842), (1873,842) )
   FILL (0,(0,4,255),0)
  }
  LINE  128, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2048,849), (1870,849) )
   FILL (0,(0,4,255),0)
  }
  LINE  129, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2062,857), (1868,857) )
   FILL (0,(0,4,255),0)
  }
  LINE  130, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2064,865), (1872,865) )
   FILL (0,(0,4,255),0)
  }
  LINE  131, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (1977,873), (1861,873) )
   FILL (0,(0,4,255),0)
  }
  LINE  132, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2042,882), (1857,882) )
   FILL (0,(0,4,255),0)
  }
  LINE  133, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2035,890), (1854,890) )
   FILL (0,(0,4,255),0)
  }
  TEXT  134, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (1844,907,2339,942)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,128,0,"Arial")
  }
  LINE  135, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2029,898), (1851,898) )
   FILL (0,(0,4,255),0)
  }
  LINE  136, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2052,835), (1876,835) )
   FILL (0,(0,4,255),0)
  }
  TEXT  137, 0, 0
  {
   PAGEALIGN 10
   TEXT "Source:"
   RECT (1490,1133,1628,1182)
   ALIGN 6
   MARGINS (16,8)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  138, 0, 0
  {
   PAGEALIGN 10
   TEXT "$SOURCE"
   RECT (1652,1142,1877,1177)
   ALIGN 4
   MARGINS (16,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  139, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1492,1071), (2352,1071) )
   FILL (1,(0,0,0),0)
  }
  LINE  140, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1492,1131), (2352,1131) )
   FILL (1,(0,0,0),0)
  }
 }
 
}

