
---------- Begin Simulation Statistics ----------
final_tick                                16451131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 898393                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674268                       # Number of bytes of host memory used
host_op_rate                                  1043621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.89                       # Real time elapsed on the host
host_tick_rate                             2791435719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5294536                       # Number of instructions simulated
sim_ops                                       6150493                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016451                       # Number of seconds simulated
sim_ticks                                 16451131000                       # Number of ticks simulated
system.cpu.Branches                            692054                       # Number of branches fetched
system.cpu.committedInsts                     5294536                       # Number of instructions committed
system.cpu.committedOps                       6150493                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         16451131                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               16451130.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads             22481916                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2633080                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       297198                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      311074                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5748467                       # Number of integer alu accesses
system.cpu.num_int_insts                      5748467                       # number of integer instructions
system.cpu.num_int_register_reads             8948462                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3804953                       # number of times the integer registers were written
system.cpu.num_load_insts                     1308707                       # Number of load instructions
system.cpu.num_mem_refs                       2154781                       # number of memory refs
system.cpu.num_store_insts                     846074                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads              122279                       # number of times the vector registers were read
system.cpu.num_vec_register_writes             122252                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   4161920     65.63%     65.63% # Class of executed instruction
system.cpu.op_class::IntMult                    24713      0.39%     66.02% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                518      0.01%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.02% # Class of executed instruction
system.cpu.op_class::MemRead                  1308707     20.64%     86.66% # Class of executed instruction
system.cpu.op_class::MemWrite                  846074     13.34%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    6341932                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1009                       # Transaction distribution
system.membus.trans_dist::WritebackClean           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1583                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1583                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           656                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       207872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2526                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007918                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.088646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2506     99.21%     99.21% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.79%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2526                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7982000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1436500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11228000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         143296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             161664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        64576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           64576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1116519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8710404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9826923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1116519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1116519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3925323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3925323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3925323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1116519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8710404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13752246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447934000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1049                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5052                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2098                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    119501000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   24770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               218581000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24122.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44122.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3568                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  5052                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2098                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    139.972517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.988938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.844241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            11      0.69%      0.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          990     61.84%     62.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          203     12.68%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          156      9.74%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           42      2.62%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           26      1.62%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           23      1.44%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           24      1.50%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          126      7.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.776860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.355454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.983045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            113     93.39%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.48%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.65%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.066116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.026718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.188385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               61     50.41%     50.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56     46.28%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.65%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.83%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 158528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  161664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16451036000                       # Total gap between requests
system.mem_ctrls.avgGap                    4601688.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       140416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        66080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1100957.739622886758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8535340.214602874592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4016745.110108234920                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2098                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20306000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    198275000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 380154057500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35376.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44277.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 181198311.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              2866710                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1506220.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5825904                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1932840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        102450660                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        123749793                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     445992103.200024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       684324231.000029                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         41.597397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13565391000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    550810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2334930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6169847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6169847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6169847                       # number of overall hits
system.cpu.icache.overall_hits::total         6169847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          287                       # number of overall misses
system.cpu.icache.overall_misses::total           287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6170134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6170134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6170134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6170134                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71794.425087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71794.425087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71794.425087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71794.425087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20031000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20031000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69794.425087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69794.425087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69794.425087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69794.425087                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6169847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6169847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6170134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6170134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71794.425087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71794.425087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20031000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20031000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69794.425087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69794.425087                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.058684                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6170134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21498.724739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.058684                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12340555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12340555                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1930747                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1930747                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1936654                       # number of overall hits
system.cpu.dcache.overall_hits::total         1936654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2242                       # number of overall misses
system.cpu.dcache.overall_misses::total          2242                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    150425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    150425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    150425000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    150425000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1932665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1932665                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1938896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1938896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001156                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001156                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78428.050052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78428.050052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67094.112400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67094.112400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1009                       # number of writebacks
system.cpu.dcache.writebacks::total              1009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2237                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    146447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    146447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    175796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    175796000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76433.716075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76433.716075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78585.605722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78585.605722                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1215                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1139540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1139540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1139875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1139875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79098.507463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79098.507463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25686000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25686000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77135.135135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77135.135135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       791207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         791207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123927000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123927000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78286.165509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78286.165509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    120761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    120761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76286.165509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76286.165509                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5907                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5907                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          324                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          324                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6231                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6231                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051998                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051998                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          321                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          321                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     29349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     29349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051517                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051517                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91429.906542                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91429.906542                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       190000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       190000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       186000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       186000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16451131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           808.633303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1978923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            883.842340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.633303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.789681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3960095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3960095                       # Number of data accesses

---------- End Simulation Statistics   ----------
