// "and_template_tree_reverse.hac"
// in this example, the verilog is empty, and the HAC source
// defines the implementation of leaf cells.

// these definitions are called by verilog
template <pint N>
defproc AND(bool A[N], Z) {
bool _o;
prs {
	A[0] & A[1]	=> _o-
	_o		=> Z-
}
}

// floating instantiations, connected in verilog by name
// this should really be automated by analyzing the 
// verilog hierarchy
AND<2> __and_0;
AND<2> __and_1;
AND<2> __and_2;

