// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_C_drain_IO_L1_out_wrapper_C_drain_IO_L1_out_wrapper_212 #(
    parameter ap_ST_fsm_state1 = 3'd1,
    parameter ap_ST_fsm_state2 = 3'd2,
    parameter ap_ST_fsm_state3 = 3'd4
) (
    input wire          ap_clk,
    output wire         ap_done,
    output wire         ap_idle,
    output wire         ap_ready,
    input wire          ap_rst_n,
    input wire          ap_start,
    input wire  [128:0] fifo_C_drain_in_peek_dout,
    input wire          fifo_C_drain_in_peek_empty_n,
    output wire         fifo_C_drain_in_peek_read,
    input wire  [128:0] fifo_C_drain_in_s_dout,
    input wire          fifo_C_drain_in_s_empty_n,
    output wire         fifo_C_drain_in_s_read,
    input wire  [ 16:0] fifo_C_drain_local_in_peek_dout,
    input wire          fifo_C_drain_local_in_peek_empty_n,
    output wire         fifo_C_drain_local_in_peek_read,
    input wire  [ 16:0] fifo_C_drain_local_in_s_dout,
    input wire          fifo_C_drain_local_in_s_empty_n,
    output wire         fifo_C_drain_local_in_s_read,
    output wire [128:0] fifo_C_drain_out_din,
    input wire          fifo_C_drain_out_full_n,
    output wire         fifo_C_drain_out_write,
    input wire  [ 31:0] idx,
    input wire  [ 31:0] idy
);

wire        __rs_pipelined_ap_done;
wire        __rs_pipelined_ap_idle;
wire        __rs_pipelined_ap_ready;
wire        __rs_pipelined_ap_rst_n;
wire        __rs_pipelined_ap_start;
wire [31:0] __rs_pipelined_idx;
wire [31:0] __rs_pipelined_idy;



C_drain_IO_L1_out_wrapper _ /**   C_drain_IO_L1_out_wrapper_212   **/ (
    .ap_clk                             (ap_clk),
    .ap_done                            (__rs_pipelined_ap_done),
    .ap_idle                            (__rs_pipelined_ap_idle),
    .ap_ready                           (__rs_pipelined_ap_ready),
    .ap_rst_n                           (__rs_pipelined_ap_rst_n),
    .ap_start                           (__rs_pipelined_ap_start),
    .fifo_C_drain_in_peek_dout          (fifo_C_drain_in_peek_dout),
    .fifo_C_drain_in_peek_empty_n       (fifo_C_drain_in_peek_empty_n),
    .fifo_C_drain_in_peek_read          (fifo_C_drain_in_peek_read),
    .fifo_C_drain_in_s_dout             (fifo_C_drain_in_s_dout),
    .fifo_C_drain_in_s_empty_n          (fifo_C_drain_in_s_empty_n),
    .fifo_C_drain_in_s_read             (fifo_C_drain_in_s_read),
    .fifo_C_drain_local_in_peek_dout    (fifo_C_drain_local_in_peek_dout),
    .fifo_C_drain_local_in_peek_empty_n (fifo_C_drain_local_in_peek_empty_n),
    .fifo_C_drain_local_in_peek_read    (fifo_C_drain_local_in_peek_read),
    .fifo_C_drain_local_in_s_dout       (fifo_C_drain_local_in_s_dout),
    .fifo_C_drain_local_in_s_empty_n    (fifo_C_drain_local_in_s_empty_n),
    .fifo_C_drain_local_in_s_read       (fifo_C_drain_local_in_s_read),
    .fifo_C_drain_out_din               (fifo_C_drain_out_din),
    .fifo_C_drain_out_full_n            (fifo_C_drain_out_full_n),
    .fifo_C_drain_out_write             (fifo_C_drain_out_write),
    .idx                                (32'd12),
    .idy                                (32'd8)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ap_ctrl_start_ready_pipeline_2 #(
    .BODY_LEVEL      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ap_0_ap_start /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (__rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (__rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (64),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_0_ff_in /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ idx , idy }),
    .if_dout ({ __rs_pipelined_idx , __rs_pipelined_idy })
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ff_0_ff_out /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pipelined_ap_done , __rs_pipelined_ap_idle }),
    .if_dout ({ ap_done , ap_idle })
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_4 #(
    .BODY_LEVEL      (4),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_2_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_1 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

endmodule  // __rs_pipelined_C_drain_IO_L1_out_wrapper_C_drain_IO_L1_out_wrapper_212