// Seed: 1501396280
module module_0;
  wire id_2;
endmodule
module module_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    output logic   id_1
);
  initial begin
    id_1 <= id_3;
  end
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_14;
  wire  id_15;
  uwire id_16 = 1;
  module_0();
  wor   id_17 = id_16;
  always @(posedge 1'd0 or 1'b0) id_11[1] = id_17;
endmodule
