#define COMMS_ADDR  	0x00
#define COMMS_READ_ID 	0x47

#define ID_ADDR 		0x07
#define ID_VAL 			0x4fd0 //(0x4FDX)
#define ID_VAL1  		0x4f
#define ID_VAL0 		0x0d


#define STATUS_ADDR 	0x00;


#define COMMS_READ_CH0 	0x50

#define CH0_ADDR		0x10

#define COMMS_READ_CH1 	0x51

#define COMMS_READ_CH2 	0x52
#define	COMMS_WRITE_CH2 0x12

#define COMMS_READ_CH3 	0x53
#define COMMS_WRITE_CH3 0x13

#define DATA_ADDR	0x04
#define DATA_READ	0x44

#define STATUS_READ	0x40

#define CHANNEL_DISABLE 0x00

#define	CONFIGURE_CH0_WRITE 0x10 //AIN0, AIN4
#define CONFIGURE_CH0_BYTE1	0x80
#define CONFIGURE_CH0_BYTE0	0x01

#define	CONFIGURE_CH1_WRITE 0x11 //AIN1, AIN4
#define CONFIGURE_CH1_BYTE1	0x80
#define CONFIGURE_CH1_BYTE0	0x24

#define	CONFIGURE_CH2_WRITE 0x12//AIN2 , AIN44
#define CONFIGURE_CH2_BYTE1	0x80
#define CONFIGURE_CH2_BYTE0	0x44

#define	CONFIGURE_CH3_WRITE 0x13
#define CONFIGURE_CH3_BYTE0	0x00 //DISABLED
#define CONFIGURE_CH3_BYTE1	0x00

#define ADC_MODE_WRITE	0x01
#define ADC_MODE_SINGLE_BYTE1	0x80
#define ADC_MODE_SINGLE_BYTE0	0x10

#define ADC_MODE_CONT_BYTE1	0x80
#define ADC_MODE_CONT_BYTE0	0x00

#define INTERFACE_WRITE 0x02
#define INTERFACE_BYTE0	0x02	//DATA_STAT not appended
#define INTERFACE_BYTE1	0x00

#define SETUP_CONFIG_WRITE		0x20
#define	SETUP_CONFIG_0_BYTE1	0x03 // AIN buffer enabked
#define	SETUP_CONFIG_0_BYTE0	0x20

#define FILTER_CONFIG_WRITE		0x28
#define FILTER_CONFIG_BYTE1		0x02
#define	FILTER_CONFIG_BYTE0		0x07

#define GAIN_CONFIG_0

#define MUX_AXIS_X	1
#define MUX_AXIS_Y	2
#define MUX_AXIS_Z	3
#define MUX_AXIS_NONE	0
