Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0436770915985 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0374901294708 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0372579097748 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0550029277802 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0416150093079 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0389602184296 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0451860427856 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0375728607178 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0347831249237 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0399169921875 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0354871749878 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0384321212769 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0432910919189 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0426759719849 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0325329303741 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0339360237122 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.039027929306 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0372660160065 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0384390354156 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0426731109619 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0318958759308 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0355548858643 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0332140922546 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0299670696259 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.042112827301 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0394101142883 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.136021137238 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0403890609741 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0343880653381 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0331010818481 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
