<?xml version="1.0" encoding="UTF-8"?>
<module id="uart" HW_revision="">
    <register id="DR" width="32" offset="0x0" description="">
        <bitfield id="DATA" description="Data Transmitted or Received" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="RSR_ECR" width="32" offset="0x4" description="">
        <bitfield id="UART_ECR_DATA" description="Error Clear" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FR" width="32" offset="0x18" description="">
    </register>
    <register id="ILPR" width="32" offset="0x20" description="">
        <bitfield id="ILPDVSR" description="IrDA Low-Power Divisor" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="IBRD" width="32" offset="0x24" description="">
        <bitfield id="DIVINT" description="Integer Baud-Rate Divisor" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FBRD" width="32" offset="0x28" description="">
        <bitfield id="DIVFRAC" description="Fractional Baud-Rate Divisor" begin="5" end="0" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="LCRH" width="32" offset="0x2C" description="">
        <bitfield id="WLEN" description="UART Word Length 0x00000000 : UART_LCRH_WLEN_5 : 5 bits (default) 0x00000020 : UART_LCRH_WLEN_6 : 6 bits 0x00000040 : UART_LCRH_WLEN_7 : 7 bits 0x00000060 : UART_LCRH_WLEN_8 : 8 bits" begin="6" end="5" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CTL" width="32" offset="0x30" description="">
    </register>
    <register id="IFLS" width="32" offset="0x34" description="">
        <bitfield id="RX" description="UART Receive Interrupt FIFO Level Select" begin="5" end="3" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="TX" description="UART Transmit Interrupt FIFO Level Select" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="IM" width="32" offset="0x38" description="">
    </register>
    <register id="RIS" width="32" offset="0x3C" description="">
    </register>
    <register id="MIS" width="32" offset="0x40" description="">
    </register>
    <register id="ICR" width="32" offset="0x44" description="">
    </register>
    <register id="DMACTL" width="32" offset="0x48" description="">
    </register>
    <register id="LCTL" width="32" offset="0x90" description="">
        <bitfield id="BLEN" description="Sync Break Length 0x00000000 : UART_LCTL_BLEN_13T : Sync break length is 13T bits (default) 0x00000010 : UART_LCTL_BLEN_14T : Sync break length is 14T bits 0x00000020 : UART_LCTL_BLEN_15T : Sync break length is 15T bits 0x00000030 : UART_LCTL_BLEN_16T : Sync break length is 16T bits" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="LSS" width="32" offset="0x94" description="">
        <bitfield id="TSS" description="Timer Snap Shot" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="LTIM" width="32" offset="0x98" description="">
        <bitfield id="TIMER" description="Timer Value" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="UART_9BITADDR" width="32" offset="0xA4" description="">
    </register>
    <register id="UART_9BITAMASK" width="32" offset="0xA8" description="">
    </register>
    <register id="PP" width="32" offset="0xFC0" description="">
    </register>
    <register id="CC" width="32" offset="0xFC8" description="">
        <bitfield id="CS" description="UART Baud Clock Source 0x00000005 : UART_CC_CS_PIOSC : PIOSC 0x00000000 : UART_CC_CS_SYSCLK : The system clock (default)" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
</module>
