Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: W-2024.09-SP2
Date   : Sat Nov 29 22:58:42 2025
****************************************


Library(s) Used:

    N16ADFP_StdCellss0p72vm40c (File: /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db)


Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
top                    ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_summation_WL_IN20_WL_OUT24_L16
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW01_inc_0_DW01_inc_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW_cmp_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_inc_0_DW01_inc_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J4_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J14_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_9
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J15_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J10_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J9_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J11_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J12_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW_mult_tc_J13_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J27_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_58
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J26_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J23_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J23_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J26_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J27_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J28_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J29_4
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_62
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J24_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J26_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J27_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J25_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J23_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J29_5
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J28_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_63
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J24_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J26_4
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J27_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J25_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J29_6
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J28_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_64
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J24_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J26_5
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J23_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J27_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J25_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J29_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J28_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_60
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J24_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J26_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J23_4
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J27_4
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J25_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J29_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J28_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J24_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_61
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J23_5
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J27_5
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J26_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J25_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW_mult_tc_J30_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW01_add_J31_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW01_sub_J32_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW01_sub_J33_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J37_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J38_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J39_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J40_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J41_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J37_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J42_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J38_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_62
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J43_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J39_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J40_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J37_2
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_sub_J41_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J38_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J42_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_J39_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_63
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_sub_J43_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_add_J40_0
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
cordic_vectoring_WL18_ITER20_DW01_add_64
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
argmax_tracking_WL_IN18_WL_OUT_THETA8_WL_OUT_EPS21_DW01_sub_3
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_0_DW01_add_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_0_DW01_sub_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_1_DW01_add_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_1_DW01_sub_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_2_DW01_add_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
moving_sum_core_WL_IN20_WL_OUT24_L16_2_DW01_sub_1
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_add_4
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_add_5
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c
metric_precalc_WL_IN16_WL_RHO8_WL_OUT20_FFT_SIZE256_DW01_add_6
                       ZeroWireload      N16ADFP_StdCellss0p72vm40c


Global Operating Voltage = 0.72 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  66.8470 mW   (98%)
  Net Switching Power  =   1.5993 mW    (2%)
                         ---------
Total Dynamic Power    =  68.4463 mW  (100%)

Cell Leakage Power     =  17.0619 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network     65.1967            0.0000            0.0000           65.1967  (  95.24%)  i
register           0.4038            0.1354        8.1038e+03            0.5474  (   0.80%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2414            1.4639        8.9581e+03            2.7143  (   3.96%)
--------------------------------------------------------------------------------------------------
Total             66.8419 mW         1.5993 mW     1.7062e+04 nW        68.4584 mW
1
