

================================================================
== Vitis HLS Report for 'omp_reconstruction_Pipeline_init_x'
================================================================
* Date:           Sun Nov 23 17:36:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  16.060 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  2.860 us|  2.860 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_x  |      128|      128|         2|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      35|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      45|    -|
|Register         |        -|     -|       11|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       11|      80|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln203_fu_89_p2         |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln203_fu_83_p2        |      icmp|   0|  0|  16|           8|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  35|          18|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    8|         16|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_46                  |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  omp_reconstruction_Pipeline_init_x|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                               gmem2|       pointer|
|sext_ln203            |   in|   62|     ap_none|                          sext_ln203|        scalar|
+----------------------+-----+-----+------------+------------------------------------+--------------+

