// Generated by CIRCT unknown git version
module add16u_0KC(	// file.cleaned.mlir:2:3
  input  [15:0] A,	// file.cleaned.mlir:2:28
                B,	// file.cleaned.mlir:2:41
  output [16:0] O	// file.cleaned.mlir:2:55
);

  wire        _GEN;	// file.cleaned.mlir:95:11
  wire        _B_1;	// file.cleaned.mlir:94:11
  wire        _GEN_0;	// file.cleaned.mlir:93:11
  wire        _GEN_1;	// file.cleaned.mlir:92:11
  wire        _GEN_2;	// file.cleaned.mlir:84:11
  wire        _GEN_3;	// file.cleaned.mlir:81:11
  wire        _B_13;	// file.cleaned.mlir:77:11
  wire        _A_12;	// file.cleaned.mlir:76:11
  wire        _A_10;	// file.cleaned.mlir:75:11
  wire        _A_13;	// file.cleaned.mlir:74:11
  wire [16:0] _GEN_4 =
    {_GEN, 16'h0}
    | ({1'h0, _GEN_1, 15'h0}
       | ({2'h0, _GEN_2, 14'h0}
          | ({3'h0, _A_13, 13'h0}
             | ({4'h0, _B_13, 12'h0}
                | ({5'h0, _B_13, 11'h0}
                   | ({6'h0, _A_12, 10'h0}
                      | ({7'h0, _B_13, 9'h0}
                         | ({8'h0, _A_10, 8'h0}
                            | ((({12'h0, _B_1, 4'h0}
                                 | ({13'h0, _GEN_3, 3'h0}
                                    | ({14'h0, _B_1, 2'h0} | {15'h0, _GEN_0, 1'h0})
                                    & 17'h1FFF7) & 17'h1FFEF) & 17'h1FFDF | 17'h20)
                               & 17'h1FFBF | 17'h40) & 17'h1FE7F) & 17'h1FDFF)
                      & 17'h1FBFF) & 17'h1F7FF) & 17'h1EFFF) & 17'h1DFFF) & 17'h1BFFF)
       & 17'h17FFF) & 17'hFFFF;	// file.cleaned.mlir:3:15, :4:14, :5:15, :6:14, :7:15, :8:14, :9:14, :10:14, :11:18, :12:15, :13:14, :14:15, :15:14, :16:15, :17:14, :18:19, :19:20, :20:20, :21:19, :22:19, :23:19, :24:19, :25:18, :26:16, :27:17, :28:16, :29:17, :30:17, :31:16, :32:15, :33:14, :34:10, :35:10, :36:10, :37:10, :38:10, :39:10, :40:10, :41:10, :42:10, :43:10, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :81:11, :84:11, :92:11, :93:11, :94:11, :95:11
  assign _A_13 = A[13];	// file.cleaned.mlir:74:11
  assign _A_10 = A[10];	// file.cleaned.mlir:75:11
  assign _A_12 = A[12];	// file.cleaned.mlir:76:11
  assign _B_13 = B[13];	// file.cleaned.mlir:77:11
  wire        sig_99 = A[14] ^ B[14];	// file.cleaned.mlir:78:11, :79:11, :80:11
  assign _GEN_3 = A[14] & B[14];	// file.cleaned.mlir:78:11, :79:11, :81:11
  assign _GEN_2 = sig_99 ^ B[12];	// file.cleaned.mlir:80:11, :82:11, :84:11
  wire        sig_103 = _GEN_4[3] | sig_99 & B[12];	// file.cleaned.mlir:73:11, :80:11, :82:11, :83:11, :85:11, :86:11
  wire        sig_104 = A[15] ^ B[15];	// file.cleaned.mlir:87:11, :88:11, :89:11
  assign _GEN_1 = sig_104 ^ sig_103;	// file.cleaned.mlir:86:11, :89:11, :92:11
  assign _GEN_0 = A[15] & B[15] | sig_104 & sig_103;	// file.cleaned.mlir:86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :93:11
  assign _B_1 = B[1];	// file.cleaned.mlir:94:11
  assign _GEN = _GEN_4[1];	// file.cleaned.mlir:73:11, :95:11
  assign O = _GEN_4;	// file.cleaned.mlir:73:11, :96:5
endmodule

