
Blink_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072e8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  080073f4  080073f4  000083f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800776c  0800776c  0000921c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800776c  0800776c  0000876c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007774  08007774  0000921c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007774  08007774  00008774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007778  08007778  00008778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800777c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000037dc  2000021c  08007998  0000921c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200039f8  08007998  000099f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000921c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ee5c  00000000  00000000  00009245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000578c  00000000  00000000  000280a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d54b  00000000  00000000  0002d82d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001528  00000000  00000000  0003ad78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001609  00000000  00000000  0003c2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c168  00000000  00000000  0003d8a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020c70  00000000  00000000  00059a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009417f  00000000  00000000  0007a681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010e800  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003fdc  00000000  00000000  0010e844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  00112820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000021c 	.word	0x2000021c
 8000128:	00000000 	.word	0x00000000
 800012c:	080073dc 	.word	0x080073dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000220 	.word	0x20000220
 8000148:	080073dc 	.word	0x080073dc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <W5500_Select>:



// Выбор чипа (CS в 0)
static void W5500_Select(void) {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800015c:	2200      	movs	r2, #0
 800015e:	2110      	movs	r1, #16
 8000160:	4801      	ldr	r0, [pc, #4]	@ (8000168 <W5500_Select+0xc>)
 8000162:	f002 bc75 	b.w	8002a50 <HAL_GPIO_WritePin>
 8000166:	bf00      	nop
 8000168:	40010800 	.word	0x40010800

0800016c <W5500_Unselect>:
}

// Отмена выбора (CS в 1)
static void W5500_Unselect(void) {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800016c:	2201      	movs	r2, #1
 800016e:	2110      	movs	r1, #16
 8000170:	4801      	ldr	r0, [pc, #4]	@ (8000178 <W5500_Unselect+0xc>)
 8000172:	f002 bc6d 	b.w	8002a50 <HAL_GPIO_WritePin>
 8000176:	bf00      	nop
 8000178:	40010800 	.word	0x40010800

0800017c <cb_ip_conflict>:
	ip_assigned = true;
}

// Callback: вызывается при ошибке
static void cb_ip_conflict(void) {
	USB_Printf("DHCP: IP Conflict!\r\n");
 800017c:	4801      	ldr	r0, [pc, #4]	@ (8000184 <cb_ip_conflict+0x8>)
 800017e:	f000 ba33 	b.w	80005e8 <USB_Printf>
 8000182:	bf00      	nop
 8000184:	08007410 	.word	0x08007410

08000188 <cb_ip_assigned>:
static void cb_ip_assigned(void) {
 8000188:	b500      	push	{lr}
 800018a:	b089      	sub	sp, #36	@ 0x24
	getIPfromDHCP(ni.ip);
 800018c:	f10d 000e 	add.w	r0, sp, #14
 8000190:	f001 fe7a 	bl	8001e88 <getIPfromDHCP>
	getGWfromDHCP(ni.gw);
 8000194:	f10d 0016 	add.w	r0, sp, #22
 8000198:	f001 fe82 	bl	8001ea0 <getGWfromDHCP>
	getSNfromDHCP(ni.sn);
 800019c:	f10d 0012 	add.w	r0, sp, #18
 80001a0:	f001 fe8a 	bl	8001eb8 <getSNfromDHCP>
	getDNSfromDHCP(ni.dns);
 80001a4:	f10d 001a 	add.w	r0, sp, #26
 80001a8:	f001 fe92 	bl	8001ed0 <getDNSfromDHCP>
	getSHAR(ni.mac);
 80001ac:	a902      	add	r1, sp, #8
 80001ae:	2206      	movs	r2, #6
 80001b0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80001b4:	f000 fd42 	bl	8000c3c <WIZCHIP_READ_BUF>
	ni.dhcp = NETINFO_DHCP;
 80001b8:	2302      	movs	r3, #2
	wizchip_setnetinfo(&ni);
 80001ba:	a802      	add	r0, sp, #8
	ni.dhcp = NETINFO_DHCP;
 80001bc:	f88d 301e 	strb.w	r3, [sp, #30]
	wizchip_setnetinfo(&ni);
 80001c0:	f001 fb7a 	bl	80018b8 <wizchip_setnetinfo>
	USB_Printf("DHCP: IP Assigned! %d.%d.%d.%d\r\n", ni.ip[0], ni.ip[1],
 80001c4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80001c8:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80001cc:	9300      	str	r3, [sp, #0]
 80001ce:	f89d 100e 	ldrb.w	r1, [sp, #14]
 80001d2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80001d6:	4803      	ldr	r0, [pc, #12]	@ (80001e4 <cb_ip_assigned+0x5c>)
 80001d8:	f000 fa06 	bl	80005e8 <USB_Printf>
}
 80001dc:	b009      	add	sp, #36	@ 0x24
 80001de:	f85d fb04 	ldr.w	pc, [sp], #4
 80001e2:	bf00      	nop
 80001e4:	08007425 	.word	0x08007425

080001e8 <W5500_WriteByte>:
static void W5500_WriteByte(uint8_t wb) {
 80001e8:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Transmit(&hspi1, &wb, 1, 10);
 80001ea:	230a      	movs	r3, #10
static void W5500_WriteByte(uint8_t wb) {
 80001ec:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_SPI_Transmit(&hspi1, &wb, 1, 10);
 80001f0:	2201      	movs	r2, #1
 80001f2:	f10d 0107 	add.w	r1, sp, #7
 80001f6:	4803      	ldr	r0, [pc, #12]	@ (8000204 <W5500_WriteByte+0x1c>)
 80001f8:	f003 fe7a 	bl	8003ef0 <HAL_SPI_Transmit>
}
 80001fc:	b003      	add	sp, #12
 80001fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8000202:	bf00      	nop
 8000204:	20002638 	.word	0x20002638

08000208 <W5500_ReadByte>:
static uint8_t W5500_ReadByte(void) {
 8000208:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dummy = 0xFF; // Байт-пустышка, чтобы мастер генерировал такты
 800020a:	23ff      	movs	r3, #255	@ 0xff
 800020c:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t rs = 0;
 8000210:	2300      	movs	r3, #0
 8000212:	f88d 300f 	strb.w	r3, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, &dummy, &rs, 1, 10);
 8000216:	230a      	movs	r3, #10
 8000218:	f10d 020f 	add.w	r2, sp, #15
 800021c:	9300      	str	r3, [sp, #0]
 800021e:	f10d 010e 	add.w	r1, sp, #14
 8000222:	2301      	movs	r3, #1
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <W5500_ReadByte+0x2c>)
 8000226:	f003 ff13 	bl	8004050 <HAL_SPI_TransmitReceive>
}
 800022a:	f89d 000f 	ldrb.w	r0, [sp, #15]
 800022e:	b005      	add	sp, #20
 8000230:	f85d fb04 	ldr.w	pc, [sp], #4
 8000234:	20002638 	.word	0x20002638

08000238 <handle_encoder_socket>:
	// --- СОКЕТ 1: РАБОТА С ЭНКОДЕРОМ ---
	handle_encoder_socket(1, PORT_ENCODER);
}

// Логика для ПК (Порт 5000)
static void handle_pc_socket(uint8_t sn, uint16_t port) {
 8000238:	b570      	push	{r4, r5, r6, lr}
 800023a:	4604      	mov	r4, r0
	uint8_t status = getSn_SR(sn);
 800023c:	0140      	lsls	r0, r0, #5
static void handle_pc_socket(uint8_t sn, uint16_t port) {
 800023e:	b094      	sub	sp, #80	@ 0x50
	uint8_t status = getSn_SR(sn);
 8000240:	f500 7042 	add.w	r0, r0, #776	@ 0x308
static void handle_pc_socket(uint8_t sn, uint16_t port) {
 8000244:	460d      	mov	r5, r1
	uint8_t status = getSn_SR(sn);
 8000246:	f000 fc99 	bl	8000b7c <WIZCHIP_READ>
	switch (status) {
 800024a:	2817      	cmp	r0, #23
	uint8_t status = getSn_SR(sn);
 800024c:	4603      	mov	r3, r0
	switch (status) {
 800024e:	d01b      	beq.n	8000288 <handle_encoder_socket+0x50>
 8000250:	d804      	bhi.n	800025c <handle_encoder_socket+0x24>
 8000252:	b158      	cbz	r0, 800026c <handle_encoder_socket+0x34>
 8000254:	2813      	cmp	r0, #19
 8000256:	d011      	beq.n	800027c <handle_encoder_socket+0x44>
		break;
	case SOCK_CLOSE_WAIT:
		disconnect(sn);
		break;
	}
}
 8000258:	b014      	add	sp, #80	@ 0x50
 800025a:	bd70      	pop	{r4, r5, r6, pc}
	switch (status) {
 800025c:	281c      	cmp	r0, #28
 800025e:	d1fb      	bne.n	8000258 <handle_encoder_socket+0x20>
		disconnect(sn);
 8000260:	4620      	mov	r0, r4
}
 8000262:	b014      	add	sp, #80	@ 0x50
 8000264:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		disconnect(sn);
 8000268:	f001 b900 	b.w	800146c <disconnect>
		socket(sn, Sn_MR_TCP, port, 0);
 800026c:	462a      	mov	r2, r5
 800026e:	2101      	movs	r1, #1
 8000270:	4620      	mov	r0, r4
}
 8000272:	b014      	add	sp, #80	@ 0x50
 8000274:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		socket(sn, Sn_MR_TCP, port, 0);
 8000278:	f000 bf20 	b.w	80010bc <socket>
		listen(sn);
 800027c:	4620      	mov	r0, r4
}
 800027e:	b014      	add	sp, #80	@ 0x50
 8000280:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		listen(sn);
 8000284:	f001 b8bc 	b.w	8001400 <listen>
		if (getSn_RX_RSR(sn) > 0) {
 8000288:	4620      	mov	r0, r4
 800028a:	f000 fd6c 	bl	8000d66 <getSn_RX_RSR>
 800028e:	2800      	cmp	r0, #0
 8000290:	d0e2      	beq.n	8000258 <handle_encoder_socket+0x20>
			int32_t len = recv(sn, rx_buf, 1024);
 8000292:	4d3d      	ldr	r5, [pc, #244]	@ (8000388 <handle_encoder_socket+0x150>)
 8000294:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000298:	4629      	mov	r1, r5
 800029a:	4620      	mov	r0, r4
 800029c:	f001 f9e4 	bl	8001668 <recv>
			if (len > 0) {
 80002a0:	2800      	cmp	r0, #0
 80002a2:	ddd9      	ble.n	8000258 <handle_encoder_socket+0x20>
				rx_buf[len] = '\0';
 80002a4:	2600      	movs	r6, #0
}

static void Parse_Ethernet_Commands(char *data_ptr, uint8_t sn) {

	// $BTN
	if (strstr(data_ptr, "$BTN") != NULL) {
 80002a6:	4939      	ldr	r1, [pc, #228]	@ (800038c <handle_encoder_socket+0x154>)
				rx_buf[len] = '\0';
 80002a8:	542e      	strb	r6, [r5, r0]
	if (strstr(data_ptr, "$BTN") != NULL) {
 80002aa:	4628      	mov	r0, r5
 80002ac:	f005 ff82 	bl	80061b4 <strstr>
 80002b0:	b168      	cbz	r0, 80002ce <handle_encoder_socket+0x96>
		if (current_edit_target == EDIT_BRIGHTNESS) {
 80002b2:	4b37      	ldr	r3, [pc, #220]	@ (8000390 <handle_encoder_socket+0x158>)
 80002b4:	781a      	ldrb	r2, [r3, #0]
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d133      	bne.n	8000322 <handle_encoder_socket+0xea>
			current_edit_target = EDIT_COLOR;
 80002ba:	2201      	movs	r2, #1
			USB_Printf("[Eth] Режим: Смена ЦВЕТА\r\n");
 80002bc:	4835      	ldr	r0, [pc, #212]	@ (8000394 <handle_encoder_socket+0x15c>)
			current_edit_target = EDIT_COLOR;
 80002be:	701a      	strb	r2, [r3, #0]
		} else {
			current_edit_target = EDIT_BRIGHTNESS;
			USB_Printf("[Eth] Режим: Смена ЯРКОСТИ\r\n");
 80002c0:	f000 f992 	bl	80005e8 <USB_Printf>
		}
		send(sn, (uint8_t*) "MODE_CHANGED", 12);
 80002c4:	220c      	movs	r2, #12
 80002c6:	4620      	mov	r0, r4
 80002c8:	4933      	ldr	r1, [pc, #204]	@ (8000398 <handle_encoder_socket+0x160>)
 80002ca:	f001 f917 	bl	80014fc <send>
	}

	// $VAL:число
	int val_received;
	if (sscanf(data_ptr, "$VAL:%d", &val_received) == 1) {
 80002ce:	4933      	ldr	r1, [pc, #204]	@ (800039c <handle_encoder_socket+0x164>)
 80002d0:	482d      	ldr	r0, [pc, #180]	@ (8000388 <handle_encoder_socket+0x150>)
 80002d2:	aa02      	add	r2, sp, #8
 80002d4:	f005 feec 	bl	80060b0 <siscanf>
 80002d8:	2801      	cmp	r0, #1
 80002da:	d114      	bne.n	8000306 <handle_encoder_socket+0xce>
		// Ограничиваем диапазон 0-255
		if (val_received < 0)
 80002dc:	9b02      	ldr	r3, [sp, #8]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	da22      	bge.n	8000328 <handle_encoder_socket+0xf0>
			val_received = 0;
 80002e2:	2300      	movs	r3, #0
		if (val_received > 255)
			val_received = 255;
 80002e4:	9302      	str	r3, [sp, #8]

		if (current_edit_target == EDIT_BRIGHTNESS) {
 80002e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000390 <handle_encoder_socket+0x158>)
			global_brightness = (uint8_t) val_received;
 80002e8:	f89d 2008 	ldrb.w	r2, [sp, #8]
		if (current_edit_target == EDIT_BRIGHTNESS) {
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	b9fb      	cbnz	r3, 8000330 <handle_encoder_socket+0xf8>
			global_brightness = (uint8_t) val_received;
 80002f0:	4b2b      	ldr	r3, [pc, #172]	@ (80003a0 <handle_encoder_socket+0x168>)
			USB_Printf("[Eth] Яркость установлена: %d\r\n", global_brightness);
 80002f2:	482c      	ldr	r0, [pc, #176]	@ (80003a4 <handle_encoder_socket+0x16c>)
			global_brightness = (uint8_t) val_received;
 80002f4:	701a      	strb	r2, [r3, #0]
			USB_Printf("[Eth] Яркость установлена: %d\r\n", global_brightness);
 80002f6:	7819      	ldrb	r1, [r3, #0]
		} else {
			global_hue = (uint8_t) val_received;
			USB_Printf("[Eth] Цвет (Hue) установлен: %d\r\n", global_hue);
 80002f8:	f000 f976 	bl	80005e8 <USB_Printf>
		}
		send(sn, (uint8_t*) "VAL_OK", 6);
 80002fc:	2206      	movs	r2, #6
 80002fe:	4620      	mov	r0, r4
 8000300:	4929      	ldr	r1, [pc, #164]	@ (80003a8 <handle_encoder_socket+0x170>)
 8000302:	f001 f8fb 	bl	80014fc <send>

	uint8_t sn = 4;
	uint16_t port = 5005;

	// 1. Инициализация
	if (getSn_SR(sn) != SOCK_UDP) {
 8000306:	f44f 7062 	mov.w	r0, #904	@ 0x388
 800030a:	f000 fc37 	bl	8000b7c <WIZCHIP_READ>
 800030e:	2822      	cmp	r0, #34	@ 0x22
 8000310:	d013      	beq.n	800033a <handle_encoder_socket+0x102>
		socket(sn, Sn_MR_UDP, port, 0);
 8000312:	2300      	movs	r3, #0
 8000314:	f241 328d 	movw	r2, #5005	@ 0x138d
 8000318:	2102      	movs	r1, #2
 800031a:	2004      	movs	r0, #4
 800031c:	f000 fece 	bl	80010bc <socket>
		return;
 8000320:	e79a      	b.n	8000258 <handle_encoder_socket+0x20>
			USB_Printf("[Eth] Режим: Смена ЯРКОСТИ\r\n");
 8000322:	4822      	ldr	r0, [pc, #136]	@ (80003ac <handle_encoder_socket+0x174>)
			current_edit_target = EDIT_BRIGHTNESS;
 8000324:	701e      	strb	r6, [r3, #0]
			USB_Printf("[Eth] Режим: Смена ЯРКОСТИ\r\n");
 8000326:	e7cb      	b.n	80002c0 <handle_encoder_socket+0x88>
		if (val_received > 255)
 8000328:	2bff      	cmp	r3, #255	@ 0xff
 800032a:	dddc      	ble.n	80002e6 <handle_encoder_socket+0xae>
			val_received = 255;
 800032c:	23ff      	movs	r3, #255	@ 0xff
 800032e:	e7d9      	b.n	80002e4 <handle_encoder_socket+0xac>
			global_hue = (uint8_t) val_received;
 8000330:	4b1f      	ldr	r3, [pc, #124]	@ (80003b0 <handle_encoder_socket+0x178>)
			USB_Printf("[Eth] Цвет (Hue) установлен: %d\r\n", global_hue);
 8000332:	4820      	ldr	r0, [pc, #128]	@ (80003b4 <handle_encoder_socket+0x17c>)
			global_hue = (uint8_t) val_received;
 8000334:	701a      	strb	r2, [r3, #0]
			USB_Printf("[Eth] Цвет (Hue) установлен: %d\r\n", global_hue);
 8000336:	7819      	ldrb	r1, [r3, #0]
 8000338:	e7de      	b.n	80002f8 <handle_encoder_socket+0xc0>
	}

	char msg_stat[64];
	char mode_char = (current_edit_target == EDIT_COLOR) ? 'C' : 'B';
 800033a:	4b15      	ldr	r3, [pc, #84]	@ (8000390 <handle_encoder_socket+0x158>)
	int len_stat = sprintf(msg_stat, "M:%c|B:%d|C:%d", mode_char, global_brightness,
 800033c:	4a1c      	ldr	r2, [pc, #112]	@ (80003b0 <handle_encoder_socket+0x178>)
	char mode_char = (current_edit_target == EDIT_COLOR) ? 'C' : 'B';
 800033e:	781b      	ldrb	r3, [r3, #0]
	int len_stat = sprintf(msg_stat, "M:%c|B:%d|C:%d", mode_char, global_brightness,
 8000340:	491d      	ldr	r1, [pc, #116]	@ (80003b8 <handle_encoder_socket+0x180>)
	char mode_char = (current_edit_target == EDIT_COLOR) ? 'C' : 'B';
 8000342:	2b01      	cmp	r3, #1
	int len_stat = sprintf(msg_stat, "M:%c|B:%d|C:%d", mode_char, global_brightness,
 8000344:	4b16      	ldr	r3, [pc, #88]	@ (80003a0 <handle_encoder_socket+0x168>)
 8000346:	a804      	add	r0, sp, #16
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	7812      	ldrb	r2, [r2, #0]
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	bf14      	ite	ne
 8000350:	2242      	movne	r2, #66	@ 0x42
 8000352:	2243      	moveq	r2, #67	@ 0x43
 8000354:	f005 fe8a 	bl	800606c <siprintf>
			global_hue);
	uint8_t broadcast_ip[4] = { 255, 255, 255, 255 };
 8000358:	f04f 33ff 	mov.w	r3, #4294967295
 800035c:	9303      	str	r3, [sp, #12]
	if (sendto(sn, (uint8_t*)msg_stat, len_stat, broadcast_ip, port) > 0) {
 800035e:	f241 338d 	movw	r3, #5005	@ 0x138d
 8000362:	b282      	uxth	r2, r0
 8000364:	9300      	str	r3, [sp, #0]
 8000366:	2004      	movs	r0, #4
 8000368:	ab03      	add	r3, sp, #12
 800036a:	a904      	add	r1, sp, #16
 800036c:	f001 f9ec 	bl	8001748 <sendto_W5x00>
 8000370:	2800      	cmp	r0, #0
 8000372:	dd04      	ble.n	800037e <handle_encoder_socket+0x146>
		USB_Printf("[UDP] Status Broadcast: %s\r\n", msg_stat);
 8000374:	4811      	ldr	r0, [pc, #68]	@ (80003bc <handle_encoder_socket+0x184>)
 8000376:	a904      	add	r1, sp, #16
 8000378:	f000 f936 	bl	80005e8 <USB_Printf>
 800037c:	e76c      	b.n	8000258 <handle_encoder_socket+0x20>
	} else {
		USB_Printf("[UDP] Send Error!\r\n");
 800037e:	4810      	ldr	r0, [pc, #64]	@ (80003c0 <handle_encoder_socket+0x188>)
 8000380:	f000 f932 	bl	80005e8 <USB_Printf>
}
 8000384:	e768      	b.n	8000258 <handle_encoder_socket+0x20>
 8000386:	bf00      	nop
 8000388:	20000640 	.word	0x20000640
 800038c:	08007446 	.word	0x08007446
 8000390:	200025aa 	.word	0x200025aa
 8000394:	0800744b 	.word	0x0800744b
 8000398:	080074a3 	.word	0x080074a3
 800039c:	080074b0 	.word	0x080074b0
 80003a0:	20000001 	.word	0x20000001
 80003a4:	080074b8 	.word	0x080074b8
 80003a8:	0800751a 	.word	0x0800751a
 80003ac:	08007475 	.word	0x08007475
 80003b0:	20000000 	.word	0x20000000
 80003b4:	080074ea 	.word	0x080074ea
 80003b8:	08007521 	.word	0x08007521
 80003bc:	08007530 	.word	0x08007530
 80003c0:	0800754d 	.word	0x0800754d

080003c4 <App_Ethernet_Init>:
void App_Ethernet_Init(void) {
 80003c4:	b570      	push	{r4, r5, r6, lr}
 80003c6:	b08a      	sub	sp, #40	@ 0x28
	W5500_Unselect(); // CS = 1
 80003c8:	f7ff fed0 	bl	800016c <W5500_Unselect>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // RST = 0
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003d2:	4831      	ldr	r0, [pc, #196]	@ (8000498 <App_Ethernet_Init+0xd4>)
 80003d4:	f002 fb3c 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80003d8:	2032      	movs	r0, #50	@ 0x32
 80003da:	f002 f8dd 	bl	8002598 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   // RST = 1
 80003de:	2201      	movs	r2, #1
 80003e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003e4:	482c      	ldr	r0, [pc, #176]	@ (8000498 <App_Ethernet_Init+0xd4>)
 80003e6:	f002 fb33 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80003ea:	20c8      	movs	r0, #200	@ 0xc8
 80003ec:	f002 f8d4 	bl	8002598 <HAL_Delay>
	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 80003f0:	492a      	ldr	r1, [pc, #168]	@ (800049c <App_Ethernet_Init+0xd8>)
 80003f2:	482b      	ldr	r0, [pc, #172]	@ (80004a0 <App_Ethernet_Init+0xdc>)
 80003f4:	f001 f9c0 	bl	8001778 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 80003f8:	492a      	ldr	r1, [pc, #168]	@ (80004a4 <App_Ethernet_Init+0xe0>)
 80003fa:	482b      	ldr	r0, [pc, #172]	@ (80004a8 <App_Ethernet_Init+0xe4>)
 80003fc:	f001 f9ca 	bl	8001794 <reg_wizchip_spi_cbfunc>
	uint8_t version = getVERSIONR();
 8000400:	f44f 5064 	mov.w	r0, #14592	@ 0x3900
 8000404:	f000 fbba 	bl	8000b7c <WIZCHIP_READ>
	if (version != 0x04) {
 8000408:	2804      	cmp	r0, #4
 800040a:	d005      	beq.n	8000418 <App_Ethernet_Init+0x54>
		USB_Printf("SPI ERROR\r\n");
 800040c:	4827      	ldr	r0, [pc, #156]	@ (80004ac <App_Ethernet_Init+0xe8>)
}
 800040e:	b00a      	add	sp, #40	@ 0x28
 8000410:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		USB_Printf("SPI ERROR\r\n");
 8000414:	f000 b8e8 	b.w	80005e8 <USB_Printf>
		uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2,
 8000418:	466a      	mov	r2, sp
 800041a:	4615      	mov	r5, r2
 800041c:	4b24      	ldr	r3, [pc, #144]	@ (80004b0 <App_Ethernet_Init+0xec>)
 800041e:	f103 0610 	add.w	r6, r3, #16
 8000422:	4614      	mov	r4, r2
 8000424:	6818      	ldr	r0, [r3, #0]
 8000426:	6859      	ldr	r1, [r3, #4]
 8000428:	3308      	adds	r3, #8
 800042a:	c403      	stmia	r4!, {r0, r1}
 800042c:	42b3      	cmp	r3, r6
 800042e:	4622      	mov	r2, r4
 8000430:	d1f7      	bne.n	8000422 <App_Ethernet_Init+0x5e>
	wizchip_init(memsize[0], memsize[1]);
 8000432:	a902      	add	r1, sp, #8
 8000434:	4628      	mov	r0, r5
 8000436:	f001 f9fc 	bl	8001832 <wizchip_init>
	wiz_NetInfo netInfo = { .dhcp = NETINFO_DHCP };
 800043a:	2216      	movs	r2, #22
 800043c:	2100      	movs	r1, #0
 800043e:	a804      	add	r0, sp, #16
 8000440:	f005 feb0 	bl	80061a4 <memset>
 8000444:	2302      	movs	r3, #2
 8000446:	f88d 3026 	strb.w	r3, [sp, #38]	@ 0x26
	uint32_t uid0 = HAL_GetUIDw0();
 800044a:	f002 f8b7 	bl	80025bc <HAL_GetUIDw0>
 800044e:	4605      	mov	r5, r0
	uint32_t uid1 = HAL_GetUIDw1();
 8000450:	f002 f8ba 	bl	80025c8 <HAL_GetUIDw1>
 8000454:	4604      	mov	r4, r0
	uint32_t uid2 = HAL_GetUIDw2();
 8000456:	f002 f8bd 	bl	80025d4 <HAL_GetUIDw2>
	mac_array[0] = 0x00;
 800045a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800045e:	f8ad 3010 	strh.w	r3, [sp, #16]
	mac_array[2] = 0xDC;
 8000462:	23dc      	movs	r3, #220	@ 0xdc
	setSHAR(netInfo.mac);
 8000464:	2206      	movs	r2, #6
	mac_array[5] = (uint8_t) (uid2 & 0xFF);
 8000466:	f88d 0015 	strb.w	r0, [sp, #21]
	setSHAR(netInfo.mac);
 800046a:	a904      	add	r1, sp, #16
 800046c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
	mac_array[2] = 0xDC;
 8000470:	f88d 3012 	strb.w	r3, [sp, #18]
	mac_array[3] = (uint8_t) (uid0 & 0xFF);
 8000474:	f88d 5013 	strb.w	r5, [sp, #19]
	mac_array[4] = (uint8_t) (uid1 & 0xFF);
 8000478:	f88d 4014 	strb.w	r4, [sp, #20]
	setSHAR(netInfo.mac);
 800047c:	f000 fc18 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
	DHCP_init(7, dhcp_buffer);
 8000480:	2007      	movs	r0, #7
 8000482:	490c      	ldr	r1, [pc, #48]	@ (80004b4 <App_Ethernet_Init+0xf0>)
 8000484:	f001 fca0 	bl	8001dc8 <DHCP_init>
	reg_dhcp_cbfunc(cb_ip_assigned, cb_ip_assigned, cb_ip_conflict);
 8000488:	490b      	ldr	r1, [pc, #44]	@ (80004b8 <App_Ethernet_Init+0xf4>)
 800048a:	4a0c      	ldr	r2, [pc, #48]	@ (80004bc <App_Ethernet_Init+0xf8>)
 800048c:	4608      	mov	r0, r1
 800048e:	f001 fa83 	bl	8001998 <reg_dhcp_cbfunc>
}
 8000492:	b00a      	add	sp, #40	@ 0x28
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	bf00      	nop
 8000498:	40010800 	.word	0x40010800
 800049c:	0800016d 	.word	0x0800016d
 80004a0:	0800015d 	.word	0x0800015d
 80004a4:	080001e9 	.word	0x080001e9
 80004a8:	08000209 	.word	0x08000209
 80004ac:	08007561 	.word	0x08007561
 80004b0:	080073f4 	.word	0x080073f4
 80004b4:	20000240 	.word	0x20000240
 80004b8:	08000189 	.word	0x08000189
 80004bc:	0800017d 	.word	0x0800017d

080004c0 <App_Ethernet_Process>:
void App_Ethernet_Process(void) {
 80004c0:	b510      	push	{r4, lr}
	if (HAL_GetTick() - last_dhcp_tick > 1000) {
 80004c2:	f002 f863 	bl	800258c <HAL_GetTick>
 80004c6:	4c0f      	ldr	r4, [pc, #60]	@ (8000504 <App_Ethernet_Process+0x44>)
 80004c8:	6823      	ldr	r3, [r4, #0]
 80004ca:	1ac0      	subs	r0, r0, r3
 80004cc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80004d0:	d904      	bls.n	80004dc <App_Ethernet_Process+0x1c>
		DHCP_time_handler();
 80004d2:	f001 fcd1 	bl	8001e78 <DHCP_time_handler>
		last_dhcp_tick = HAL_GetTick();
 80004d6:	f002 f859 	bl	800258c <HAL_GetTick>
 80004da:	6020      	str	r0, [r4, #0]
	uint8_t ret = DHCP_run();
 80004dc:	f001 ff56 	bl	800238c <DHCP_run>
	if (ret == DHCP_IP_LEASED || ret == DHCP_IP_CHANGED) {
 80004e0:	3803      	subs	r0, #3
 80004e2:	b2c0      	uxtb	r0, r0
 80004e4:	2801      	cmp	r0, #1
 80004e6:	d80b      	bhi.n	8000500 <App_Ethernet_Process+0x40>
	handle_pc_socket(0, PORT_PC);
 80004e8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80004ec:	2000      	movs	r0, #0
 80004ee:	f7ff fea3 	bl	8000238 <handle_encoder_socket>
}
 80004f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	handle_encoder_socket(1, PORT_ENCODER);
 80004f6:	f241 3189 	movw	r1, #5001	@ 0x1389
 80004fa:	2001      	movs	r0, #1
 80004fc:	f7ff be9c 	b.w	8000238 <handle_encoder_socket>
}
 8000500:	bd10      	pop	{r4, pc}
 8000502:	bf00      	nop
 8000504:	2000023c 	.word	0x2000023c

08000508 <Ethernet_UDP_Periodic_Task>:
}



// 2. ПРИЕМ UDP I_AM_Encoder_IP
void Ethernet_UDP_Periodic_Task(void) {
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	b097      	sub	sp, #92	@ 0x5c
	static uint32_t last_beacon_time = 0;
	uint8_t sn = 4;
	uint16_t port = 5005;
	uint32_t now = HAL_GetTick();
 800050c:	f002 f83e 	bl	800258c <HAL_GetTick>
 8000510:	4604      	mov	r4, r0

	// 1. Инициализация
	if (getSn_SR(sn) != SOCK_UDP) {
 8000512:	f44f 7062 	mov.w	r0, #904	@ 0x388
 8000516:	f000 fb31 	bl	8000b7c <WIZCHIP_READ>
 800051a:	2822      	cmp	r0, #34	@ 0x22
 800051c:	d009      	beq.n	8000532 <Ethernet_UDP_Periodic_Task+0x2a>
		socket(sn, Sn_MR_UDP, port, 0);
 800051e:	2300      	movs	r3, #0
 8000520:	f241 328d 	movw	r2, #5005	@ 0x138d
 8000524:	2102      	movs	r1, #2
 8000526:	2004      	movs	r0, #4
				my_ip[2], my_ip[3]);
		uint8_t broadcast_ip[4] = { 255, 255, 255, 255 };
		sendto(sn, (uint8_t* )msg, len, broadcast_ip, port);
		last_beacon_time = now;
	}
}
 8000528:	b017      	add	sp, #92	@ 0x5c
 800052a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		socket(sn, Sn_MR_UDP, port, 0);
 800052e:	f000 bdc5 	b.w	80010bc <socket>
	uint16_t rx_size = getSn_RX_RSR(sn);
 8000532:	2004      	movs	r0, #4
 8000534:	f000 fc17 	bl	8000d66 <getSn_RX_RSR>
	if (rx_size > 0) {
 8000538:	4602      	mov	r2, r0
 800053a:	b310      	cbz	r0, 8000582 <Ethernet_UDP_Periodic_Task+0x7a>
		int32_t received = recvfrom(sn, udp_buf, rx_size, target_ip,
 800053c:	f10d 030e 	add.w	r3, sp, #14
 8000540:	9300      	str	r3, [sp, #0]
 8000542:	2004      	movs	r0, #4
 8000544:	ab04      	add	r3, sp, #16
 8000546:	a906      	add	r1, sp, #24
 8000548:	f001 f908 	bl	800175c <recvfrom_W5x00>
		if (received > 0) {
 800054c:	1e03      	subs	r3, r0, #0
 800054e:	dd18      	ble.n	8000582 <Ethernet_UDP_Periodic_Task+0x7a>
			udp_buf[received] = '\0';
 8000550:	2200      	movs	r2, #0
 8000552:	3358      	adds	r3, #88	@ 0x58
 8000554:	446b      	add	r3, sp
			if (strstr((char*) udp_buf, "I_AM_Encoder_IP") != NULL) {
 8000556:	4920      	ldr	r1, [pc, #128]	@ (80005d8 <Ethernet_UDP_Periodic_Task+0xd0>)
			udp_buf[received] = '\0';
 8000558:	f803 2c40 	strb.w	r2, [r3, #-64]
			if (strstr((char*) udp_buf, "I_AM_Encoder_IP") != NULL) {
 800055c:	a806      	add	r0, sp, #24
 800055e:	f005 fe29 	bl	80061b4 <strstr>
 8000562:	b170      	cbz	r0, 8000582 <Ethernet_UDP_Periodic_Task+0x7a>
				getSIPR(my_ip); // Взять текущий IP из регистров W5500
 8000564:	2204      	movs	r2, #4
 8000566:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800056a:	a905      	add	r1, sp, #20
 800056c:	f000 fb66 	bl	8000c3c <WIZCHIP_READ_BUF>
				if (memcmp(target_ip, my_ip, 4) != 0) {
 8000570:	2204      	movs	r2, #4
 8000572:	a905      	add	r1, sp, #20
 8000574:	a804      	add	r0, sp, #16
 8000576:	f005 fe05 	bl	8006184 <memcmp>
 800057a:	b110      	cbz	r0, 8000582 <Ethernet_UDP_Periodic_Task+0x7a>
					USB_Printf("Neighbor found");
 800057c:	4817      	ldr	r0, [pc, #92]	@ (80005dc <Ethernet_UDP_Periodic_Task+0xd4>)
 800057e:	f000 f833 	bl	80005e8 <USB_Printf>
	if (now - last_beacon_time >= 5000) {
 8000582:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000586:	4d16      	ldr	r5, [pc, #88]	@ (80005e0 <Ethernet_UDP_Periodic_Task+0xd8>)
 8000588:	682b      	ldr	r3, [r5, #0]
 800058a:	1ae3      	subs	r3, r4, r3
 800058c:	4293      	cmp	r3, r2
 800058e:	d920      	bls.n	80005d2 <Ethernet_UDP_Periodic_Task+0xca>
		getSIPR(my_ip);
 8000590:	2204      	movs	r2, #4
 8000592:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8000596:	a904      	add	r1, sp, #16
 8000598:	f000 fb50 	bl	8000c3c <WIZCHIP_READ_BUF>
		int len = sprintf(msg, "I_AM_STM32_IP:%d.%d.%d.%d", my_ip[0], my_ip[1],
 800059c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80005a0:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80005aa:	490e      	ldr	r1, [pc, #56]	@ (80005e4 <Ethernet_UDP_Periodic_Task+0xdc>)
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	a806      	add	r0, sp, #24
 80005b0:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80005b4:	f005 fd5a 	bl	800606c <siprintf>
		uint8_t broadcast_ip[4] = { 255, 255, 255, 255 };
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295
 80005bc:	9305      	str	r3, [sp, #20]
		sendto(sn, (uint8_t* )msg, len, broadcast_ip, port);
 80005be:	f241 338d 	movw	r3, #5005	@ 0x138d
 80005c2:	b282      	uxth	r2, r0
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2004      	movs	r0, #4
 80005c8:	ab05      	add	r3, sp, #20
 80005ca:	a906      	add	r1, sp, #24
 80005cc:	f001 f8bc 	bl	8001748 <sendto_W5x00>
		last_beacon_time = now;
 80005d0:	602c      	str	r4, [r5, #0]
}
 80005d2:	b017      	add	sp, #92	@ 0x5c
 80005d4:	bd30      	pop	{r4, r5, pc}
 80005d6:	bf00      	nop
 80005d8:	0800756d 	.word	0x0800756d
 80005dc:	0800757d 	.word	0x0800757d
 80005e0:	20000238 	.word	0x20000238
 80005e4:	0800758c 	.word	0x0800758c

080005e8 <USB_Printf>:
#include "app_usb_log.h"

void USB_Printf(const char *format, ...) {
 80005e8:	b40f      	push	{r0, r1, r2, r3}
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	b0c3      	sub	sp, #268	@ 0x10c
 80005ee:	ab46      	add	r3, sp, #280	@ 0x118
 80005f0:	f853 2b04 	ldr.w	r2, [r3], #4
	char buf[256];
	va_list args;
	va_start(args, format);
	int len = vsnprintf(buf, sizeof(buf), format, args);
 80005f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f8:	a802      	add	r0, sp, #8
	va_start(args, format);
 80005fa:	9301      	str	r3, [sp, #4]
	int len = vsnprintf(buf, sizeof(buf), format, args);
 80005fc:	f005 fdb4 	bl	8006168 <vsniprintf>
	va_end(args);

	if (len > 0) {
 8000600:	2800      	cmp	r0, #0
 8000602:	dd0a      	ble.n	800061a <USB_Printf+0x32>
 8000604:	f240 35e9 	movw	r5, #1001	@ 0x3e9
		// Ждем, пока USB освободится (предыдущая отправка завершена)
		// Это важно, чтобы данные не терялись при быстрой отправке
		uint32_t timeout = 1000;
		while (CDC_Transmit_FS((uint8_t*) buf, len) == USBD_BUSY && timeout > 0) {
 8000608:	b284      	uxth	r4, r0
 800060a:	4621      	mov	r1, r4
 800060c:	a802      	add	r0, sp, #8
 800060e:	f005 fb91 	bl	8005d34 <CDC_Transmit_FS>
 8000612:	2801      	cmp	r0, #1
 8000614:	d101      	bne.n	800061a <USB_Printf+0x32>
 8000616:	3d01      	subs	r5, #1
 8000618:	d1f7      	bne.n	800060a <USB_Printf+0x22>
			timeout--;
		}
	}
}
 800061a:	b043      	add	sp, #268	@ 0x10c
 800061c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000620:	b004      	add	sp, #16
 8000622:	4770      	bx	lr

08000624 <WS2812_SetSimpleColor.part.0>:
}


// Функция установки цвета В БУФЕР (без немедленного вызова DMA)
// Это критично для анимаций, чтобы не прерывать текущую передачу
static void WS2812_SetSimpleColor(uint16_t index, uint8_t r, uint8_t g,
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	2530      	movs	r5, #48	@ 0x30
 8000628:	4c10      	ldr	r4, [pc, #64]	@ (800066c <WS2812_SetSimpleColor.part.0+0x48>)
 800062a:	fb05 4000 	mla	r0, r5, r0, r4
		uint8_t b) {
	if (index >= LED_COUNT)
		return;

	for (int i = 0; i < 8; i++) {
 800062e:	2400      	movs	r4, #0
		// Формат WS2812B: G7..G0, R7..R0, B7..B0
		led_buffer[index * 24 + i] = (g << i) & 0x80 ? PWM_HI : PWM_LO;
 8000630:	fa02 f504 	lsl.w	r5, r2, r4
 8000634:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8000638:	bf0c      	ite	eq
 800063a:	2514      	moveq	r5, #20
 800063c:	2528      	movne	r5, #40	@ 0x28
 800063e:	f820 5b02 	strh.w	r5, [r0], #2
		led_buffer[index * 24 + i + 8] = (r << i) & 0x80 ? PWM_HI : PWM_LO;
 8000642:	fa01 f504 	lsl.w	r5, r1, r4
 8000646:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800064a:	bf0c      	ite	eq
 800064c:	2514      	moveq	r5, #20
 800064e:	2528      	movne	r5, #40	@ 0x28
 8000650:	81c5      	strh	r5, [r0, #14]
		led_buffer[index * 24 + i + 16] = (b << i) & 0x80 ? PWM_HI : PWM_LO;
 8000652:	fa03 f504 	lsl.w	r5, r3, r4
 8000656:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800065a:	bf0c      	ite	eq
 800065c:	2514      	moveq	r5, #20
 800065e:	2528      	movne	r5, #40	@ 0x28
	for (int i = 0; i < 8; i++) {
 8000660:	3401      	adds	r4, #1
 8000662:	2c08      	cmp	r4, #8
		led_buffer[index * 24 + i + 16] = (b << i) & 0x80 ? PWM_HI : PWM_LO;
 8000664:	83c5      	strh	r5, [r0, #30]
	for (int i = 0; i < 8; i++) {
 8000666:	d1e3      	bne.n	8000630 <WS2812_SetSimpleColor.part.0+0xc>
	}
}
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	bf00      	nop
 800066c:	20000a40 	.word	0x20000a40

08000670 <WS2812_Init>:
	memset(led_buffer, 0, sizeof(led_buffer));
 8000670:	f641 3264 	movw	r2, #7012	@ 0x1b64
 8000674:	2100      	movs	r1, #0
 8000676:	4801      	ldr	r0, [pc, #4]	@ (800067c <WS2812_Init+0xc>)
 8000678:	f005 bd94 	b.w	80061a4 <memset>
 800067c:	20000a40 	.word	0x20000a40

08000680 <WS2812_Process_Dynamic_Run>:
void WS2812_Process_Dynamic_Run(void) {
 8000680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (HAL_GetTick() - last_step_time < 30) {
 8000684:	f001 ff82 	bl	800258c <HAL_GetTick>
 8000688:	4c2f      	ldr	r4, [pc, #188]	@ (8000748 <WS2812_Process_Dynamic_Run+0xc8>)
 800068a:	6823      	ldr	r3, [r4, #0]
 800068c:	1ac0      	subs	r0, r0, r3
 800068e:	281d      	cmp	r0, #29
 8000690:	d944      	bls.n	800071c <WS2812_Process_Dynamic_Run+0x9c>
	last_step_time = HAL_GetTick();
 8000692:	f001 ff7b 	bl	800258c <HAL_GetTick>
	Get_Color_Data(global_hue, global_brightness, &r, &g, &b);
 8000696:	4b2d      	ldr	r3, [pc, #180]	@ (800074c <WS2812_Process_Dynamic_Run+0xcc>)
 8000698:	492d      	ldr	r1, [pc, #180]	@ (8000750 <WS2812_Process_Dynamic_Run+0xd0>)
 800069a:	781a      	ldrb	r2, [r3, #0]
 800069c:	780d      	ldrb	r5, [r1, #0]
static void Get_Color_Data(uint8_t hue, uint8_t bright, uint8_t *r, uint8_t *g,
		uint8_t *b) {
	uint8_t r_raw, g_raw, b_raw;

	// Секторный расчет (0-255)
	if (hue < 85) {
 800069e:	2a54      	cmp	r2, #84	@ 0x54
	last_step_time = HAL_GetTick();
 80006a0:	6020      	str	r0, [r4, #0]
	Get_Color_Data(global_hue, global_brightness, &r, &g, &b);
 80006a2:	b2d3      	uxtb	r3, r2
 80006a4:	b2ed      	uxtb	r5, r5
	if (hue < 85) {
 80006a6:	d83b      	bhi.n	8000720 <WS2812_Process_Dynamic_Run+0xa0>
		r_raw = 255 - hue * 3;
		g_raw = hue * 3;
		b_raw = 0;
 80006a8:	2400      	movs	r4, #0
		r_raw = 255 - hue * 3;
 80006aa:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	1e5e      	subs	r6, r3, #1
 80006b2:	425b      	negs	r3, r3
 80006b4:	b2f6      	uxtb	r6, r6
		g_raw = hue * 3;
 80006b6:	b2df      	uxtb	r7, r3
	for (int i = 0; i < LED_COUNT; i++) {
 80006b8:	f04f 0800 	mov.w	r8, #0
	if (index >= LED_COUNT)
 80006bc:	2300      	movs	r3, #0
 80006be:	fa1f f088 	uxth.w	r0, r8
 80006c2:	461a      	mov	r2, r3
 80006c4:	4619      	mov	r1, r3
	for (int i = 0; i < LED_COUNT; i++) {
 80006c6:	f108 0801 	add.w	r8, r8, #1
 80006ca:	f7ff ffab 	bl	8000624 <WS2812_SetSimpleColor.part.0>
 80006ce:	f1b8 0f90 	cmp.w	r8, #144	@ 0x90
 80006d2:	d1f3      	bne.n	80006bc <WS2812_Process_Dynamic_Run+0x3c>
	WS2812_SetSimpleColor(current_pos, r, g, b);
 80006d4:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8000754 <WS2812_Process_Dynamic_Run+0xd4>
 80006d8:	f8b8 0000 	ldrh.w	r0, [r8]
	if (index >= LED_COUNT)
 80006dc:	288f      	cmp	r0, #143	@ 0x8f
 80006de:	d80d      	bhi.n	80006fc <WS2812_Process_Dynamic_Run+0x7c>

	// Применяем глобальную яркость
	// Математика: (Цвет * Яркость) / 255 (">> 8" == "/256")
	*r = (uint8_t) ((r_raw * bright) >> 8);
	*g = (uint8_t) ((g_raw * bright) >> 8);
	*b = (uint8_t) ((b_raw * bright) >> 8);
 80006e0:	fb05 f304 	mul.w	r3, r5, r4
	*g = (uint8_t) ((g_raw * bright) >> 8);
 80006e4:	fb05 f207 	mul.w	r2, r5, r7
	*r = (uint8_t) ((r_raw * bright) >> 8);
 80006e8:	fb05 f106 	mul.w	r1, r5, r6
 80006ec:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80006f0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80006f4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80006f8:	f7ff ff94 	bl	8000624 <WS2812_SetSimpleColor.part.0>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*) led_buffer,
 80006fc:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 8000700:	2100      	movs	r1, #0
 8000702:	4a15      	ldr	r2, [pc, #84]	@ (8000758 <WS2812_Process_Dynamic_Run+0xd8>)
 8000704:	4815      	ldr	r0, [pc, #84]	@ (800075c <WS2812_Process_Dynamic_Run+0xdc>)
 8000706:	f004 f83f 	bl	8004788 <HAL_TIM_PWM_Start_DMA>
	current_pos++;
 800070a:	f8b8 3000 	ldrh.w	r3, [r8]
 800070e:	3301      	adds	r3, #1
 8000710:	b29b      	uxth	r3, r3
	if (current_pos >= LED_COUNT) {
 8000712:	2b8f      	cmp	r3, #143	@ 0x8f
		current_pos = 0;
 8000714:	bf88      	it	hi
 8000716:	2300      	movhi	r3, #0
 8000718:	f8a8 3000 	strh.w	r3, [r8]
}
 800071c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (hue < 170) {
 8000720:	2ba9      	cmp	r3, #169	@ 0xa9
 8000722:	d809      	bhi.n	8000738 <WS2812_Process_Dynamic_Run+0xb8>
		hue -= 85;
 8000724:	3b55      	subs	r3, #85	@ 0x55
		g_raw = 255 - hue * 3;
 8000726:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
 800072a:	b2dc      	uxtb	r4, r3
 800072c:	1e67      	subs	r7, r4, #1
 800072e:	4264      	negs	r4, r4
		r_raw = 0;
 8000730:	2600      	movs	r6, #0
		g_raw = 255 - hue * 3;
 8000732:	b2ff      	uxtb	r7, r7
		b_raw = hue * 3;
 8000734:	b2e4      	uxtb	r4, r4
 8000736:	e7bf      	b.n	80006b8 <WS2812_Process_Dynamic_Run+0x38>
		hue -= 170;
 8000738:	3356      	adds	r3, #86	@ 0x56
		r_raw = hue * 3;
 800073a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800073e:	b2de      	uxtb	r6, r3
		b_raw = 255 - hue * 3;
 8000740:	43f4      	mvns	r4, r6
		g_raw = 0;
 8000742:	2700      	movs	r7, #0
 8000744:	b2e4      	uxtb	r4, r4
 8000746:	e7b7      	b.n	80006b8 <WS2812_Process_Dynamic_Run+0x38>
 8000748:	200025a4 	.word	0x200025a4
 800074c:	20000000 	.word	0x20000000
 8000750:	20000001 	.word	0x20000001
 8000754:	200025a8 	.word	0x200025a8
 8000758:	20000a40 	.word	0x20000a40
 800075c:	200025f0 	.word	0x200025f0

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000764:	2214      	movs	r2, #20
 8000766:	2100      	movs	r1, #0
 8000768:	a80c      	add	r0, sp, #48	@ 0x30
 800076a:	f005 fd1b 	bl	80061a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076e:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000770:	2510      	movs	r5, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000772:	2100      	movs	r1, #0
 8000774:	eb0d 0002 	add.w	r0, sp, r2
 8000778:	f005 fd14 	bl	80061a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800077c:	462a      	mov	r2, r5
 800077e:	2100      	movs	r1, #0
 8000780:	a801      	add	r0, sp, #4
 8000782:	f005 fd0f 	bl	80061a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000786:	2401      	movs	r4, #1
 8000788:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	2602      	movs	r6, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078e:	e9cd 430a 	strd	r4, r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000792:	e9cd 6311 	strd	r6, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000796:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079a:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800079c:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800079e:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a0:	f002 fffe 	bl	80037a0 <HAL_RCC_OscConfig>
 80007a4:	b108      	cbz	r0, 80007aa <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80007a8:	e7fe      	b.n	80007a8 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007aa:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ac:	e9cd 3605 	strd	r3, r6, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b6:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ba:	4621      	mov	r1, r4
 80007bc:	a805      	add	r0, sp, #20
 80007be:	f003 f9b1 	bl	8003b24 <HAL_RCC_ClockConfig>
 80007c2:	b108      	cbz	r0, 80007c8 <SystemClock_Config+0x68>
 80007c4:	b672      	cpsid	i
	while (1) {
 80007c6:	e7fe      	b.n	80007c6 <SystemClock_Config+0x66>
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80007c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007cc:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80007ce:	9501      	str	r5, [sp, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80007d0:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d2:	f003 fa43 	bl	8003c5c <HAL_RCCEx_PeriphCLKConfig>
 80007d6:	b108      	cbz	r0, 80007dc <SystemClock_Config+0x7c>
 80007d8:	b672      	cpsid	i
	while (1) {
 80007da:	e7fe      	b.n	80007da <SystemClock_Config+0x7a>
}
 80007dc:	b014      	add	sp, #80	@ 0x50
 80007de:	bd70      	pop	{r4, r5, r6, pc}

080007e0 <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	2610      	movs	r6, #16
{
 80007e2:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e4:	4c57      	ldr	r4, [pc, #348]	@ (8000944 <main+0x164>)
{
 80007e6:	b08e      	sub	sp, #56	@ 0x38
  HAL_Init();
 80007e8:	f001 feb2 	bl	8002550 <HAL_Init>
  SystemClock_Config();
 80007ec:	f7ff ffb8 	bl	8000760 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f0:	4632      	mov	r2, r6
 80007f2:	2100      	movs	r1, #0
 80007f4:	a807      	add	r0, sp, #28
 80007f6:	f005 fcd5 	bl	80061a4 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	4333      	orrs	r3, r6
 8000800:	61a3      	str	r3, [r4, #24]
 8000802:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000804:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000808:	4033      	ands	r3, r6
 800080a:	9302      	str	r3, [sp, #8]
 800080c:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000810:	484d      	ldr	r0, [pc, #308]	@ (8000948 <main+0x168>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000812:	f043 0320 	orr.w	r3, r3, #32
 8000816:	61a3      	str	r3, [r4, #24]
 8000818:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081a:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081c:	f003 0320 	and.w	r3, r3, #32
 8000820:	9303      	str	r3, [sp, #12]
 8000822:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000824:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000826:	f04f 0801 	mov.w	r8, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	f043 0304 	orr.w	r3, r3, #4
 800082e:	61a3      	str	r3, [r4, #24]
 8000830:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000834:	f003 0304 	and.w	r3, r3, #4
 8000838:	9304      	str	r3, [sp, #16]
 800083a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800083c:	f002 f908 	bl	8002a50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, W5500_CS_Pin_Pin|W5500_RST_Pin_Pin, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000846:	4841      	ldr	r0, [pc, #260]	@ (800094c <main+0x16c>)
 8000848:	f002 f902 	bl	8002a50 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000850:	483d      	ldr	r0, [pc, #244]	@ (8000948 <main+0x168>)
 8000852:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000854:	e9cd 3807 	strd	r3, r8, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	e9cd 5709 	strd	r5, r7, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800085c:	f002 f824 	bl	80028a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = W5500_CS_Pin_Pin|W5500_RST_Pin_Pin;
 8000860:	f44f 7388 	mov.w	r3, #272	@ 0x110
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000864:	4839      	ldr	r0, [pc, #228]	@ (800094c <main+0x16c>)
 8000866:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000868:	e9cd 3807 	strd	r3, r8, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086c:	e9cd 5709 	strd	r5, r7, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f002 f81a 	bl	80028a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000874:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000876:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000878:	ea43 0308 	orr.w	r3, r3, r8
 800087c:	6163      	str	r3, [r4, #20]
 800087e:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000880:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000882:	ea03 0308 	and.w	r3, r3, r8
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000886:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800088c:	f001 feba 	bl	8002604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000890:	200f      	movs	r0, #15
 8000892:	f001 fee7 	bl	8002664 <HAL_NVIC_EnableIRQ>
  MX_USB_DEVICE_Init();
 8000896:	f005 f9f3 	bl	8005c80 <MX_USB_DEVICE_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800089a:	f44f 7382 	mov.w	r3, #260	@ 0x104
  hspi1.Instance = SPI1;
 800089e:	482c      	ldr	r0, [pc, #176]	@ (8000950 <main+0x170>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000954 <main+0x174>)
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008a2:	e9c0 5502 	strd	r5, r5, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008a6:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80008ae:	e9c0 3606 	strd	r3, r6, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80008b2:	230a      	movs	r3, #10
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008b4:	e9c0 5504 	strd	r5, r5, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b8:	e9c0 5508 	strd	r5, r5, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	6285      	str	r5, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008be:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008c0:	f003 fabe 	bl	8003e40 <HAL_SPI_Init>
 80008c4:	4605      	mov	r5, r0
 80008c6:	b108      	cbz	r0, 80008cc <main+0xec>
 80008c8:	b672      	cpsid	i
	while (1) {
 80008ca:	e7fe      	b.n	80008ca <main+0xea>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008cc:	221c      	movs	r2, #28
 80008ce:	4601      	mov	r1, r0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d0:	e9cd 0005 	strd	r0, r0, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008d4:	eb0d 0002 	add.w	r0, sp, r2
 80008d8:	f005 fc64 	bl	80061a4 <memset>
  htim2.Instance = TIM2;
 80008dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008e0:	4c1d      	ldr	r4, [pc, #116]	@ (8000958 <main+0x178>)
  htim2.Init.Prescaler = 0;
 80008e2:	e9c4 3500 	strd	r3, r5, [r4]
  htim2.Init.Period = 59;
 80008e6:	233b      	movs	r3, #59	@ 0x3b
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008e8:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ea:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ee:	60a5      	str	r5, [r4, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f0:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008f2:	f003 fdcf 	bl	8004494 <HAL_TIM_PWM_Init>
 80008f6:	b108      	cbz	r0, 80008fc <main+0x11c>
 80008f8:	b672      	cpsid	i
	while (1) {
 80008fa:	e7fe      	b.n	80008fa <main+0x11a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fc:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000900:	a905      	add	r1, sp, #20
 8000902:	4620      	mov	r0, r4
 8000904:	f003 ff42 	bl	800478c <HAL_TIMEx_MasterConfigSynchronization>
 8000908:	4602      	mov	r2, r0
 800090a:	b108      	cbz	r0, 8000910 <main+0x130>
 800090c:	b672      	cpsid	i
	while (1) {
 800090e:	e7fe      	b.n	800090e <main+0x12e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000910:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000912:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000914:	e9cd 3007 	strd	r3, r0, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000918:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800091a:	a907      	add	r1, sp, #28
 800091c:	4620      	mov	r0, r4
 800091e:	f003 fe11 	bl	8004544 <HAL_TIM_PWM_ConfigChannel>
 8000922:	b108      	cbz	r0, 8000928 <main+0x148>
 8000924:	b672      	cpsid	i
	while (1) {
 8000926:	e7fe      	b.n	8000926 <main+0x146>
  HAL_TIM_MspPostInit(&htim2);
 8000928:	4620      	mov	r0, r4
 800092a:	f000 f8a5 	bl	8000a78 <HAL_TIM_MspPostInit>
	App_Ethernet_Init();
 800092e:	f7ff fd49 	bl	80003c4 <App_Ethernet_Init>
    WS2812_Init();
 8000932:	f7ff fe9d 	bl	8000670 <WS2812_Init>
		App_Ethernet_Process();
 8000936:	f7ff fdc3 	bl	80004c0 <App_Ethernet_Process>
		Ethernet_UDP_Periodic_Task();
 800093a:	f7ff fde5 	bl	8000508 <Ethernet_UDP_Periodic_Task>
	    WS2812_Process_Dynamic_Run();
 800093e:	f7ff fe9f 	bl	8000680 <WS2812_Process_Dynamic_Run>
	while (1) {
 8000942:	e7f8      	b.n	8000936 <main+0x156>
 8000944:	40021000 	.word	0x40021000
 8000948:	40011000 	.word	0x40011000
 800094c:	40010800 	.word	0x40010800
 8000950:	20002638 	.word	0x20002638
 8000954:	40013000 	.word	0x40013000
 8000958:	200025f0 	.word	0x200025f0

0800095c <Error_Handler>:
 800095c:	b672      	cpsid	i
	while (1) {
 800095e:	e7fe      	b.n	800095e <Error_Handler+0x2>

08000960 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000960:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <HAL_MspInit+0x3c>)
{
 8000962:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000964:	699a      	ldr	r2, [r3, #24]
 8000966:	f042 0201 	orr.w	r2, r2, #1
 800096a:	619a      	str	r2, [r3, #24]
 800096c:	699a      	ldr	r2, [r3, #24]
 800096e:	f002 0201 	and.w	r2, r2, #1
 8000972:	9200      	str	r2, [sp, #0]
 8000974:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000976:	69da      	ldr	r2, [r3, #28]
 8000978:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800097c:	61da      	str	r2, [r3, #28]
 800097e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000980:	4a07      	ldr	r2, [pc, #28]	@ (80009a0 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800098a:	6853      	ldr	r3, [r2, #4]
 800098c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000990:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000994:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000996:	b002      	add	sp, #8
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	40010000 	.word	0x40010000

080009a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009a4:	b510      	push	{r4, lr}
 80009a6:	4604      	mov	r4, r0
 80009a8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009aa:	2210      	movs	r2, #16
 80009ac:	2100      	movs	r1, #0
 80009ae:	a802      	add	r0, sp, #8
 80009b0:	f005 fbf8 	bl	80061a4 <memset>
  if(hspi->Instance==SPI1)
 80009b4:	6822      	ldr	r2, [r4, #0]
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <HAL_SPI_MspInit+0x6c>)
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d126      	bne.n	8000a0a <HAL_SPI_MspInit+0x66>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009bc:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 80009c0:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	4814      	ldr	r0, [pc, #80]	@ (8000a14 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80009c8:	619a      	str	r2, [r3, #24]
 80009ca:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009cc:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009ce:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80009d2:	9200      	str	r2, [sp, #0]
 80009d4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	699a      	ldr	r2, [r3, #24]
 80009d8:	f042 0204 	orr.w	r2, r2, #4
 80009dc:	619a      	str	r2, [r3, #24]
 80009de:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	22a0      	movs	r2, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	9301      	str	r3, [sp, #4]
 80009e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f0:	2303      	movs	r3, #3
 80009f2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f4:	f001 ff58 	bl	80028a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f8:	2140      	movs	r1, #64	@ 0x40
 80009fa:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fe:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a02:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f001 ff4f 	bl	80028a8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a0a:	b006      	add	sp, #24
 8000a0c:	bd10      	pop	{r4, pc}
 8000a0e:	bf00      	nop
 8000a10:	40013000 	.word	0x40013000
 8000a14:	40010800 	.word	0x40010800

08000a18 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 8000a18:	6803      	ldr	r3, [r0, #0]
{
 8000a1a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_pwm->Instance==TIM2)
 8000a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
{
 8000a20:	4605      	mov	r5, r0
  if(htim_pwm->Instance==TIM2)
 8000a22:	d123      	bne.n	8000a6c <HAL_TIM_PWM_MspInit+0x54>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a24:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000a28:	69da      	ldr	r2, [r3, #28]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000a2a:	4c11      	ldr	r4, [pc, #68]	@ (8000a70 <HAL_TIM_PWM_MspInit+0x58>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a2c:	f042 0201 	orr.w	r2, r2, #1
 8000a30:	61da      	str	r2, [r3, #28]
 8000a32:	69db      	ldr	r3, [r3, #28]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a34:	4a0f      	ldr	r2, [pc, #60]	@ (8000a74 <HAL_TIM_PWM_MspInit+0x5c>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	9301      	str	r3, [sp, #4]
 8000a3c:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a3e:	2310      	movs	r3, #16
 8000a40:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	2280      	movs	r2, #128	@ 0x80
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a48:	f44f 7180 	mov.w	r1, #256	@ 0x100
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000a4c:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000a54:	4620      	mov	r0, r4
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a56:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000a5a:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000a5e:	f001 fe23 	bl	80026a8 <HAL_DMA_Init>
 8000a62:	b108      	cbz	r0, 8000a68 <HAL_TIM_PWM_MspInit+0x50>
    {
      Error_Handler();
 8000a64:	f7ff ff7a 	bl	800095c <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000a68:	626c      	str	r4, [r5, #36]	@ 0x24
 8000a6a:	6265      	str	r5, [r4, #36]	@ 0x24

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a6c:	b003      	add	sp, #12
 8000a6e:	bd30      	pop	{r4, r5, pc}
 8000a70:	200025ac 	.word	0x200025ac
 8000a74:	40020058 	.word	0x40020058

08000a78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a78:	b510      	push	{r4, lr}
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	2210      	movs	r2, #16
 8000a80:	2100      	movs	r1, #0
 8000a82:	a802      	add	r0, sp, #8
 8000a84:	f005 fb8e 	bl	80061a4 <memset>
  if(htim->Instance==TIM2)
 8000a88:	6823      	ldr	r3, [r4, #0]
 8000a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a8e:	d113      	bne.n	8000ab8 <HAL_TIM_MspPostInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000a94:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	4809      	ldr	r0, [pc, #36]	@ (8000abc <HAL_TIM_MspPostInit+0x44>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a98:	f042 0204 	orr.w	r2, r2, #4
 8000a9c:	619a      	str	r2, [r3, #24]
 8000a9e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	f003 0304 	and.w	r3, r3, #4
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aac:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	f001 fef8 	bl	80028a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ab8:	b006      	add	sp, #24
 8000aba:	bd10      	pop	{r4, pc}
 8000abc:	40010800 	.word	0x40010800

08000ac0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <NMI_Handler>

08000ac2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <HardFault_Handler>

08000ac4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <MemManage_Handler>

08000ac6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <BusFault_Handler>

08000ac8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <UsageFault_Handler>

08000aca <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aca:	4770      	bx	lr

08000acc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000acc:	4770      	bx	lr

08000ace <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000ace:	4770      	bx	lr

08000ad0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad0:	f001 bd50 	b.w	8002574 <HAL_IncTick>

08000ad4 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000ad4:	4801      	ldr	r0, [pc, #4]	@ (8000adc <DMA1_Channel5_IRQHandler+0x8>)
 8000ad6:	f001 be53 	b.w	8002780 <HAL_DMA_IRQHandler>
 8000ada:	bf00      	nop
 8000adc:	200025ac 	.word	0x200025ac

08000ae0 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000ae0:	4801      	ldr	r0, [pc, #4]	@ (8000ae8 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8000ae2:	f002 b849 	b.w	8002b78 <HAL_PCD_IRQHandler>
 8000ae6:	bf00      	nop
 8000ae8:	200035d8 	.word	0x200035d8

08000aec <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aec:	4a0b      	ldr	r2, [pc, #44]	@ (8000b1c <_sbrk+0x30>)
{
 8000aee:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000af0:	6811      	ldr	r1, [r2, #0]
{
 8000af2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000af4:	b909      	cbnz	r1, 8000afa <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000af6:	490a      	ldr	r1, [pc, #40]	@ (8000b20 <_sbrk+0x34>)
 8000af8:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000afa:	6810      	ldr	r0, [r2, #0]
 8000afc:	4909      	ldr	r1, [pc, #36]	@ (8000b24 <_sbrk+0x38>)
 8000afe:	4c0a      	ldr	r4, [pc, #40]	@ (8000b28 <_sbrk+0x3c>)
 8000b00:	4403      	add	r3, r0
 8000b02:	1b09      	subs	r1, r1, r4
 8000b04:	428b      	cmp	r3, r1
 8000b06:	d906      	bls.n	8000b16 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000b08:	f005 fb6a 	bl	80061e0 <__errno>
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b10:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000b14:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000b16:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000b18:	e7fc      	b.n	8000b14 <_sbrk+0x28>
 8000b1a:	bf00      	nop
 8000b1c:	20002690 	.word	0x20002690
 8000b20:	200039f8 	.word	0x200039f8
 8000b24:	20005000 	.word	0x20005000
 8000b28:	00000400 	.word	0x00000400

08000b2c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b2c:	4770      	bx	lr
	...

08000b30 <Reset_Handler>:
 8000b30:	f7ff fffc 	bl	8000b2c <SystemInit>
 8000b34:	480b      	ldr	r0, [pc, #44]	@ (8000b64 <LoopFillZerobss+0xe>)
 8000b36:	490c      	ldr	r1, [pc, #48]	@ (8000b68 <LoopFillZerobss+0x12>)
 8000b38:	4a0c      	ldr	r2, [pc, #48]	@ (8000b6c <LoopFillZerobss+0x16>)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	e002      	b.n	8000b44 <LoopCopyDataInit>

08000b3e <CopyDataInit>:
 8000b3e:	58d4      	ldr	r4, [r2, r3]
 8000b40:	50c4      	str	r4, [r0, r3]
 8000b42:	3304      	adds	r3, #4

08000b44 <LoopCopyDataInit>:
 8000b44:	18c4      	adds	r4, r0, r3
 8000b46:	428c      	cmp	r4, r1
 8000b48:	d3f9      	bcc.n	8000b3e <CopyDataInit>
 8000b4a:	4a09      	ldr	r2, [pc, #36]	@ (8000b70 <LoopFillZerobss+0x1a>)
 8000b4c:	4c09      	ldr	r4, [pc, #36]	@ (8000b74 <LoopFillZerobss+0x1e>)
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e001      	b.n	8000b56 <LoopFillZerobss>

08000b52 <FillZerobss>:
 8000b52:	6013      	str	r3, [r2, #0]
 8000b54:	3204      	adds	r2, #4

08000b56 <LoopFillZerobss>:
 8000b56:	42a2      	cmp	r2, r4
 8000b58:	d3fb      	bcc.n	8000b52 <FillZerobss>
 8000b5a:	f005 fb47 	bl	80061ec <__libc_init_array>
 8000b5e:	f7ff fe3f 	bl	80007e0 <main>
 8000b62:	4770      	bx	lr
 8000b64:	20000000 	.word	0x20000000
 8000b68:	2000021c 	.word	0x2000021c
 8000b6c:	0800777c 	.word	0x0800777c
 8000b70:	2000021c 	.word	0x2000021c
 8000b74:	200039f8 	.word	0x200039f8

08000b78 <ADC1_2_IRQHandler>:
 8000b78:	e7fe      	b.n	8000b78 <ADC1_2_IRQHandler>
	...

08000b7c <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 8000b7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000b7e:	4605      	mov	r5, r0
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 8000b80:	4c14      	ldr	r4, [pc, #80]	@ (8000bd4 <WIZCHIP_READ+0x58>)
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000b82:	f3c5 2607 	ubfx	r6, r5, #8, #8
    WIZCHIP_CRITICAL_ENTER();
 8000b86:	68e3      	ldr	r3, [r4, #12]
 8000b88:	4798      	blx	r3
    WIZCHIP.CS._select();
 8000b8a:	6963      	ldr	r3, [r4, #20]
 8000b8c:	4798      	blx	r3
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000b8e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000b90:	f3c5 4007 	ubfx	r0, r5, #16, #8
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000b94:	b2ed      	uxtb	r5, r5
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000b96:	b10b      	cbz	r3, 8000b9c <WIZCHIP_READ+0x20>
 8000b98:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000b9a:	b98b      	cbnz	r3, 8000bc0 <WIZCHIP_READ+0x44>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000b9c:	6a23      	ldr	r3, [r4, #32]
 8000b9e:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000ba0:	4630      	mov	r0, r6
 8000ba2:	6a23      	ldr	r3, [r4, #32]
 8000ba4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000ba6:	4628      	mov	r0, r5
 8000ba8:	6a23      	ldr	r3, [r4, #32]
 8000baa:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 8000bac:	69e3      	ldr	r3, [r4, #28]
 8000bae:	4798      	blx	r3
 8000bb0:	4605      	mov	r5, r0

    WIZCHIP.CS._deselect();
 8000bb2:	69a3      	ldr	r3, [r4, #24]
 8000bb4:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8000bb6:	6923      	ldr	r3, [r4, #16]
 8000bb8:	4798      	blx	r3
    return ret;
}
 8000bba:	4628      	mov	r0, r5
 8000bbc:	b002      	add	sp, #8
 8000bbe:	bd70      	pop	{r4, r5, r6, pc}
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000bc0:	f88d 0004 	strb.w	r0, [sp, #4]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000bc4:	2103      	movs	r1, #3
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000bc6:	f88d 6005 	strb.w	r6, [sp, #5]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000bca:	f88d 5006 	strb.w	r5, [sp, #6]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000bce:	a801      	add	r0, sp, #4
 8000bd0:	4798      	blx	r3
 8000bd2:	e7eb      	b.n	8000bac <WIZCHIP_READ+0x30>
 8000bd4:	2000000c 	.word	0x2000000c

08000bd8 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8000bd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000bda:	4605      	mov	r5, r0
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 8000bdc:	4c16      	ldr	r4, [pc, #88]	@ (8000c38 <WIZCHIP_WRITE+0x60>)
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8000bde:	460e      	mov	r6, r1
    WIZCHIP_CRITICAL_ENTER();
 8000be0:	68e3      	ldr	r3, [r4, #12]
 8000be2:	4798      	blx	r3
    WIZCHIP.CS._select();
 8000be4:	6963      	ldr	r3, [r4, #20]
 8000be6:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000be8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000bea:	f045 0704 	orr.w	r7, r5, #4
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000bee:	f3c5 4007 	ubfx	r0, r5, #16, #8
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000bf2:	b2ff      	uxtb	r7, r7
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000bf4:	f3c5 2507 	ubfx	r5, r5, #8, #8
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000bf8:	b983      	cbnz	r3, 8000c1c <WIZCHIP_WRITE+0x44>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000bfa:	6a23      	ldr	r3, [r4, #32]
 8000bfc:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000bfe:	4628      	mov	r0, r5
 8000c00:	6a23      	ldr	r3, [r4, #32]
 8000c02:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000c04:	4638      	mov	r0, r7
 8000c06:	6a23      	ldr	r3, [r4, #32]
 8000c08:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 8000c0a:	4630      	mov	r0, r6
 8000c0c:	6a23      	ldr	r3, [r4, #32]
 8000c0e:	4798      	blx	r3
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
        spi_data[3] = wb;
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
    }

    WIZCHIP.CS._deselect();
 8000c10:	69a3      	ldr	r3, [r4, #24]
 8000c12:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8000c14:	6923      	ldr	r3, [r4, #16]
 8000c16:	4798      	blx	r3
}
 8000c18:	b003      	add	sp, #12
 8000c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8000c1c:	2104      	movs	r1, #4
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000c1e:	f88d 0004 	strb.w	r0, [sp, #4]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000c22:	f88d 5005 	strb.w	r5, [sp, #5]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000c26:	f88d 7006 	strb.w	r7, [sp, #6]
        spi_data[3] = wb;
 8000c2a:	f88d 6007 	strb.w	r6, [sp, #7]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8000c2e:	eb0d 0001 	add.w	r0, sp, r1
 8000c32:	4798      	blx	r3
 8000c34:	e7ec      	b.n	8000c10 <WIZCHIP_WRITE+0x38>
 8000c36:	bf00      	nop
 8000c38:	2000000c 	.word	0x2000000c

08000c3c <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000c3c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000c40:	4605      	mov	r5, r0
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 8000c42:	4c1a      	ldr	r4, [pc, #104]	@ (8000cac <WIZCHIP_READ_BUF+0x70>)
void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000c44:	460e      	mov	r6, r1
    WIZCHIP_CRITICAL_ENTER();
 8000c46:	68e3      	ldr	r3, [r4, #12]
void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000c48:	4617      	mov	r7, r2
    WIZCHIP_CRITICAL_ENTER();
 8000c4a:	4798      	blx	r3
    WIZCHIP.CS._select();
 8000c4c:	6963      	ldr	r3, [r4, #20]
 8000c4e:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000c50:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
        for (i = 0; i < len; i++) {
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000c52:	f3c5 4007 	ubfx	r0, r5, #16, #8
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000c56:	f3c5 2807 	ubfx	r8, r5, #8, #8
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000c5a:	b2ed      	uxtb	r5, r5
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000c5c:	b10b      	cbz	r3, 8000c62 <WIZCHIP_READ_BUF+0x26>
 8000c5e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000c60:	b9b3      	cbnz	r3, 8000c90 <WIZCHIP_READ_BUF+0x54>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000c62:	6a23      	ldr	r3, [r4, #32]
 8000c64:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000c66:	4640      	mov	r0, r8
 8000c68:	6a23      	ldr	r3, [r4, #32]
 8000c6a:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000c6c:	4628      	mov	r0, r5
 8000c6e:	6a23      	ldr	r3, [r4, #32]
 8000c70:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8000c72:	4437      	add	r7, r6
 8000c74:	42b7      	cmp	r7, r6
 8000c76:	d106      	bne.n	8000c86 <WIZCHIP_READ_BUF+0x4a>
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
    }

    WIZCHIP.CS._deselect();
 8000c78:	69a3      	ldr	r3, [r4, #24]
 8000c7a:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8000c7c:	6923      	ldr	r3, [r4, #16]
 8000c7e:	4798      	blx	r3
}
 8000c80:	b002      	add	sp, #8
 8000c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8000c86:	69e3      	ldr	r3, [r4, #28]
 8000c88:	4798      	blx	r3
 8000c8a:	f806 0b01 	strb.w	r0, [r6], #1
        for (i = 0; i < len; i++) {
 8000c8e:	e7f1      	b.n	8000c74 <WIZCHIP_READ_BUF+0x38>
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000c90:	f88d 0004 	strb.w	r0, [sp, #4]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000c94:	2103      	movs	r1, #3
 8000c96:	a801      	add	r0, sp, #4
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000c98:	f88d 8005 	strb.w	r8, [sp, #5]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000c9c:	f88d 5006 	strb.w	r5, [sp, #6]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000ca0:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	4630      	mov	r0, r6
 8000ca6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000ca8:	4798      	blx	r3
 8000caa:	e7e5      	b.n	8000c78 <WIZCHIP_READ_BUF+0x3c>
 8000cac:	2000000c 	.word	0x2000000c

08000cb0 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000cb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000cb4:	4605      	mov	r5, r0
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 8000cb6:	4c1a      	ldr	r4, [pc, #104]	@ (8000d20 <WIZCHIP_WRITE_BUF+0x70>)
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000cb8:	460f      	mov	r7, r1
    WIZCHIP_CRITICAL_ENTER();
 8000cba:	68e3      	ldr	r3, [r4, #12]
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8000cbc:	4690      	mov	r8, r2
    WIZCHIP_CRITICAL_ENTER();
 8000cbe:	4798      	blx	r3
    WIZCHIP.CS._select();
 8000cc0:	6963      	ldr	r3, [r4, #20]
 8000cc2:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000cc4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000cc6:	f045 0604 	orr.w	r6, r5, #4
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000cca:	f3c5 4007 	ubfx	r0, r5, #16, #8
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000cce:	b2f6      	uxtb	r6, r6
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000cd0:	f3c5 2507 	ubfx	r5, r5, #8, #8
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8000cd4:	b9b3      	cbnz	r3, 8000d04 <WIZCHIP_WRITE_BUF+0x54>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000cd6:	6a23      	ldr	r3, [r4, #32]
 8000cd8:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000cda:	4628      	mov	r0, r5
 8000cdc:	6a23      	ldr	r3, [r4, #32]
 8000cde:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000ce0:	4630      	mov	r0, r6
 8000ce2:	6a23      	ldr	r3, [r4, #32]
 8000ce4:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8000ce6:	44b8      	add	r8, r7
 8000ce8:	45b8      	cmp	r8, r7
 8000cea:	d106      	bne.n	8000cfa <WIZCHIP_WRITE_BUF+0x4a>
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
    }

    WIZCHIP.CS._deselect();
 8000cec:	69a3      	ldr	r3, [r4, #24]
 8000cee:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8000cf0:	6923      	ldr	r3, [r4, #16]
 8000cf2:	4798      	blx	r3
}
 8000cf4:	b002      	add	sp, #8
 8000cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8000cfa:	6a23      	ldr	r3, [r4, #32]
 8000cfc:	f817 0b01 	ldrb.w	r0, [r7], #1
 8000d00:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8000d02:	e7f1      	b.n	8000ce8 <WIZCHIP_WRITE_BUF+0x38>
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000d04:	f88d 0004 	strb.w	r0, [sp, #4]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000d08:	2103      	movs	r1, #3
 8000d0a:	a801      	add	r0, sp, #4
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000d0c:	f88d 5005 	strb.w	r5, [sp, #5]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000d10:	f88d 6006 	strb.w	r6, [sp, #6]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000d14:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000d16:	4641      	mov	r1, r8
 8000d18:	4638      	mov	r0, r7
 8000d1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000d1c:	4798      	blx	r3
 8000d1e:	e7e5      	b.n	8000cec <WIZCHIP_WRITE_BUF+0x3c>
 8000d20:	2000000c 	.word	0x2000000c

08000d24 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn) {
 8000d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t val = 0, val1 = 0;
 8000d26:	2500      	movs	r5, #0

    do {
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000d28:	0144      	lsls	r4, r0, #5
 8000d2a:	3408      	adds	r4, #8
 8000d2c:	f504 5700 	add.w	r7, r4, #8192	@ 0x2000
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8000d30:	f504 5404 	add.w	r4, r4, #8448	@ 0x2100
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000d34:	4638      	mov	r0, r7
 8000d36:	f7ff ff21 	bl	8000b7c <WIZCHIP_READ>
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8000d3a:	0206      	lsls	r6, r0, #8
 8000d3c:	4620      	mov	r0, r4
 8000d3e:	f7ff ff1d 	bl	8000b7c <WIZCHIP_READ>
 8000d42:	b2b6      	uxth	r6, r6
 8000d44:	4406      	add	r6, r0
 8000d46:	b2b6      	uxth	r6, r6
        if (val1 != 0) {
 8000d48:	b14e      	cbz	r6, 8000d5e <getSn_TX_FSR+0x3a>
            val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000d4a:	4638      	mov	r0, r7
 8000d4c:	f7ff ff16 	bl	8000b7c <WIZCHIP_READ>
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8000d50:	0205      	lsls	r5, r0, #8
 8000d52:	4620      	mov	r0, r4
 8000d54:	f7ff ff12 	bl	8000b7c <WIZCHIP_READ>
 8000d58:	b2ad      	uxth	r5, r5
 8000d5a:	4405      	add	r5, r0
 8000d5c:	b2ad      	uxth	r5, r5
        }
    } while (val != val1);
 8000d5e:	42b5      	cmp	r5, r6
 8000d60:	d1e8      	bne.n	8000d34 <getSn_TX_FSR+0x10>
    return val;
}
 8000d62:	4628      	mov	r0, r5
 8000d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000d66 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn) {
 8000d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t val = 0, val1 = 0;
 8000d68:	2500      	movs	r5, #0

    do {
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000d6a:	0144      	lsls	r4, r0, #5
 8000d6c:	3408      	adds	r4, #8
 8000d6e:	f504 5718 	add.w	r7, r4, #9728	@ 0x2600
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8000d72:	f504 541c 	add.w	r4, r4, #9984	@ 0x2700
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000d76:	4638      	mov	r0, r7
 8000d78:	f7ff ff00 	bl	8000b7c <WIZCHIP_READ>
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8000d7c:	0206      	lsls	r6, r0, #8
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f7ff fefc 	bl	8000b7c <WIZCHIP_READ>
 8000d84:	b2b6      	uxth	r6, r6
 8000d86:	4406      	add	r6, r0
 8000d88:	b2b6      	uxth	r6, r6
        if (val1 != 0) {
 8000d8a:	b14e      	cbz	r6, 8000da0 <getSn_RX_RSR+0x3a>
            val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000d8c:	4638      	mov	r0, r7
 8000d8e:	f7ff fef5 	bl	8000b7c <WIZCHIP_READ>
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8000d92:	0205      	lsls	r5, r0, #8
 8000d94:	4620      	mov	r0, r4
 8000d96:	f7ff fef1 	bl	8000b7c <WIZCHIP_READ>
 8000d9a:	b2ad      	uxth	r5, r5
 8000d9c:	4405      	add	r5, r0
 8000d9e:	b2ad      	uxth	r5, r5
        }
    } while (val != val1);
 8000da0:	42b5      	cmp	r5, r6
 8000da2:	d1e8      	bne.n	8000d76 <getSn_RX_RSR+0x10>
    return val;
}
 8000da4:	4628      	mov	r0, r5
 8000da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000da8 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8000da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000dac:	4689      	mov	r9, r1
    uint16_t ptr = 0;
    uint32_t addrsel = 0;

    if (len == 0) {
 8000dae:	4614      	mov	r4, r2
 8000db0:	b32a      	cbz	r2, 8000dfe <wiz_send_data+0x56>
        return;
    }
    ptr = getSn_TX_WR(sn);
 8000db2:	0085      	lsls	r5, r0, #2
 8000db4:	1c6f      	adds	r7, r5, #1
 8000db6:	00ff      	lsls	r7, r7, #3
 8000db8:	f507 5810 	add.w	r8, r7, #9216	@ 0x2400
 8000dbc:	4640      	mov	r0, r8
 8000dbe:	f7ff fedd 	bl	8000b7c <WIZCHIP_READ>
 8000dc2:	f507 5714 	add.w	r7, r7, #9472	@ 0x2500
 8000dc6:	4606      	mov	r6, r0
 8000dc8:	4638      	mov	r0, r7
 8000dca:	f7ff fed7 	bl	8000b7c <WIZCHIP_READ>
 8000dce:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8000dd2:	b286      	uxth	r6, r0
    //M20140501 : implict type casting -> explict type casting
    //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8000dd4:	3502      	adds	r5, #2
 8000dd6:	0230      	lsls	r0, r6, #8
    //
    WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 8000dd8:	4622      	mov	r2, r4
 8000dda:	4649      	mov	r1, r9
 8000ddc:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 8000de0:	f7ff ff66 	bl	8000cb0 <WIZCHIP_WRITE_BUF>

    ptr += len;
 8000de4:	19a1      	adds	r1, r4, r6
    setSn_TX_WR(sn, ptr);
 8000de6:	4640      	mov	r0, r8
    ptr += len;
 8000de8:	b28c      	uxth	r4, r1
    setSn_TX_WR(sn, ptr);
 8000dea:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8000dee:	f7ff fef3 	bl	8000bd8 <WIZCHIP_WRITE>
 8000df2:	4638      	mov	r0, r7
 8000df4:	b2e1      	uxtb	r1, r4
}
 8000df6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    setSn_TX_WR(sn, ptr);
 8000dfa:	f7ff beed 	b.w	8000bd8 <WIZCHIP_WRITE>
}
 8000dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000e02 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8000e02:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e06:	4689      	mov	r9, r1
    uint16_t ptr = 0;
    uint32_t addrsel = 0;

    if (len == 0) {
 8000e08:	4614      	mov	r4, r2
 8000e0a:	b32a      	cbz	r2, 8000e58 <wiz_recv_data+0x56>
        return;
    }
    ptr = getSn_RX_RD(sn);
 8000e0c:	0085      	lsls	r5, r0, #2
 8000e0e:	1c6f      	adds	r7, r5, #1
 8000e10:	00ff      	lsls	r7, r7, #3
 8000e12:	f507 5820 	add.w	r8, r7, #10240	@ 0x2800
 8000e16:	4640      	mov	r0, r8
 8000e18:	f7ff feb0 	bl	8000b7c <WIZCHIP_READ>
 8000e1c:	f507 5724 	add.w	r7, r7, #10496	@ 0x2900
 8000e20:	4606      	mov	r6, r0
 8000e22:	4638      	mov	r0, r7
 8000e24:	f7ff feaa 	bl	8000b7c <WIZCHIP_READ>
 8000e28:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8000e2c:	b286      	uxth	r6, r0
    //M20140501 : implict type casting -> explict type casting
    //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8000e2e:	3503      	adds	r5, #3
 8000e30:	0230      	lsls	r0, r6, #8
    //
    WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8000e32:	4622      	mov	r2, r4
 8000e34:	4649      	mov	r1, r9
 8000e36:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
 8000e3a:	f7ff feff 	bl	8000c3c <WIZCHIP_READ_BUF>
    ptr += len;
 8000e3e:	19a1      	adds	r1, r4, r6

    setSn_RX_RD(sn, ptr);
 8000e40:	4640      	mov	r0, r8
    ptr += len;
 8000e42:	b28c      	uxth	r4, r1
    setSn_RX_RD(sn, ptr);
 8000e44:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8000e48:	f7ff fec6 	bl	8000bd8 <WIZCHIP_WRITE>
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	b2e1      	uxtb	r1, r4
}
 8000e50:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    setSn_RX_RD(sn, ptr);
 8000e54:	f7ff bec0 	b.w	8000bd8 <WIZCHIP_WRITE>
}
 8000e58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000e5c <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len) {
 8000e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t ptr = 0;

    ptr = getSn_RX_RD(sn);
 8000e5e:	0144      	lsls	r4, r0, #5
 8000e60:	3408      	adds	r4, #8
 8000e62:	f504 5720 	add.w	r7, r4, #10240	@ 0x2800
 8000e66:	4638      	mov	r0, r7
void wiz_recv_ignore(uint8_t sn, uint16_t len) {
 8000e68:	460e      	mov	r6, r1
    ptr = getSn_RX_RD(sn);
 8000e6a:	f7ff fe87 	bl	8000b7c <WIZCHIP_READ>
 8000e6e:	f504 5424 	add.w	r4, r4, #10496	@ 0x2900
 8000e72:	4605      	mov	r5, r0
 8000e74:	4620      	mov	r0, r4
 8000e76:	f7ff fe81 	bl	8000b7c <WIZCHIP_READ>
    ptr += len;
 8000e7a:	1981      	adds	r1, r0, r6
 8000e7c:	eb01 2105 	add.w	r1, r1, r5, lsl #8
    setSn_RX_RD(sn, ptr);
 8000e80:	4638      	mov	r0, r7
    ptr += len;
 8000e82:	b28d      	uxth	r5, r1
    setSn_RX_RD(sn, ptr);
 8000e84:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8000e88:	f7ff fea6 	bl	8000bd8 <WIZCHIP_WRITE>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	b2e9      	uxtb	r1, r5
}
 8000e90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    setSn_RX_RD(sn, ptr);
 8000e94:	f7ff bea0 	b.w	8000bd8 <WIZCHIP_WRITE>

08000e98 <sendto_IO_6>:
    // printf("sendto_W6x00\r\n" ) ;
    //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
    return sendto_IO_6(sn,  buf,  len,   addr,  port, addrlen);
}

static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port, uint8_t addrlen) {
 8000e98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t taddr;

    /*
        The below codes can be omitted for optmization of speed
    */
    CHECK_SOCKNUM();
 8000e9c:	2807      	cmp	r0, #7
static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port, uint8_t addrlen) {
 8000e9e:	4606      	mov	r6, r0
 8000ea0:	468a      	mov	sl, r1
 8000ea2:	4691      	mov	r9, r2
 8000ea4:	4698      	mov	r8, r3
 8000ea6:	f8bd 7028 	ldrh.w	r7, [sp, #40]	@ 0x28
 8000eaa:	f89d b02c 	ldrb.w	fp, [sp, #44]	@ 0x2c
    CHECK_SOCKNUM();
 8000eae:	f200 80bb 	bhi.w	8001028 <sendto_IO_6+0x190>
    //CHECK_DGRAMMODE();
    /************/
    switch (getSn_MR(sn) & 0x0F) {
 8000eb2:	0144      	lsls	r4, r0, #5
 8000eb4:	3408      	adds	r4, #8
 8000eb6:	4620      	mov	r0, r4
 8000eb8:	f7ff fe60 	bl	8000b7c <WIZCHIP_READ>
 8000ebc:	f000 030f 	and.w	r3, r0, #15
 8000ec0:	2b04      	cmp	r3, #4
 8000ec2:	d805      	bhi.n	8000ed0 <sendto_IO_6+0x38>
 8000ec4:	f010 0f0e 	tst.w	r0, #14
 8000ec8:	d104      	bne.n	8000ed4 <sendto_IO_6+0x3c>
    case Sn_MR_IPRAW:
    case Sn_MR_IPRAW6:
        break;
    //   #endif
    default:
        return SOCKERR_SOCKMODE;
 8000eca:	f06f 0004 	mvn.w	r0, #4
 8000ece:	e00f      	b.n	8000ef0 <sendto_IO_6+0x58>
    switch (getSn_MR(sn) & 0x0F) {
 8000ed0:	2b0b      	cmp	r3, #11
 8000ed2:	d1fa      	bne.n	8000eca <sendto_IO_6+0x32>
    }
    tmp = getSn_MR(sn);
 8000ed4:	4620      	mov	r0, r4
 8000ed6:	f7ff fe51 	bl	8000b7c <WIZCHIP_READ>
    if (tmp != Sn_MR_MACRAW) {
 8000eda:	2804      	cmp	r0, #4
    tmp = getSn_MR(sn);
 8000edc:	4605      	mov	r5, r0
    if (tmp != Sn_MR_MACRAW) {
 8000ede:	d026      	beq.n	8000f2e <sendto_IO_6+0x96>
        if (addrlen == 16) {    // addrlen=16, Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)), IPRAW6(1011)
 8000ee0:	f1bb 0f10 	cmp.w	fp, #16
 8000ee4:	d0f1      	beq.n	8000eca <sendto_IO_6+0x32>
                setSn_DIP6R(sn, addr);
                tcmd = Sn_CR_SEND6;
            } else
#endif
                return SOCKERR_SOCKMODE;
        } else if (addrlen == 4) { // addrlen=4, Sn_MR_UDP4(0010), Sn_MR_UDPD(1110), IPRAW4(0011)
 8000ee6:	f1bb 0f04 	cmp.w	fp, #4
 8000eea:	d003      	beq.n	8000ef4 <sendto_IO_6+0x5c>
                return SOCKERR_SOCKMODE;
            }
            setSn_DIPR(sn, addr);
            tcmd = Sn_CR_SEND;
        } else {
            return SOCKERR_IPINVALID;
 8000eec:	f06f 000b 	mvn.w	r0, #11
    }
#endif
    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
}
 8000ef0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (tmp == Sn_MR_UDP6 || tmp == Sn_MR_IPRAW6) {
 8000ef4:	f1a0 030a 	sub.w	r3, r0, #10
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d9e5      	bls.n	8000eca <sendto_IO_6+0x32>
            setSn_DIPR(sn, addr);
 8000efe:	465a      	mov	r2, fp
 8000f00:	4641      	mov	r1, r8
 8000f02:	f504 6040 	add.w	r0, r4, #3072	@ 0xc00
    if ((tmp & 0x03) == 0x02) { // Sn_MR_UPD4(0010), Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)
 8000f06:	f005 0503 	and.w	r5, r5, #3
            setSn_DIPR(sn, addr);
 8000f0a:	f7ff fed1 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    if ((tmp & 0x03) == 0x02) { // Sn_MR_UPD4(0010), Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)
 8000f0e:	2d02      	cmp	r5, #2
 8000f10:	d10d      	bne.n	8000f2e <sendto_IO_6+0x96>
        if (port) {
 8000f12:	b917      	cbnz	r7, 8000f1a <sendto_IO_6+0x82>
            return SOCKERR_PORTZERO;
 8000f14:	f06f 000a 	mvn.w	r0, #10
 8000f18:	e7ea      	b.n	8000ef0 <sendto_IO_6+0x58>
            setSn_DPORTR(sn, port);
 8000f1a:	0a39      	lsrs	r1, r7, #8
 8000f1c:	f504 5080 	add.w	r0, r4, #4096	@ 0x1000
 8000f20:	f7ff fe5a 	bl	8000bd8 <WIZCHIP_WRITE>
 8000f24:	b2f9      	uxtb	r1, r7
 8000f26:	f504 5088 	add.w	r0, r4, #4352	@ 0x1100
 8000f2a:	f7ff fe55 	bl	8000bd8 <WIZCHIP_WRITE>
    CHECK_SOCKDATA();
 8000f2e:	f1b9 0f00 	cmp.w	r9, #0
 8000f32:	d07c      	beq.n	800102e <sendto_IO_6+0x196>
    if ((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 8000f34:	f8d8 3000 	ldr.w	r3, [r8]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d03a      	beq.n	8000fb2 <sendto_IO_6+0x11a>
    if ((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 8000f3c:	2f00      	cmp	r7, #0
 8000f3e:	d03e      	beq.n	8000fbe <sendto_IO_6+0x126>
    tmp = getSn_SR(sn);
 8000f40:	f504 7b40 	add.w	fp, r4, #768	@ 0x300
 8000f44:	4658      	mov	r0, fp
 8000f46:	f7ff fe19 	bl	8000b7c <WIZCHIP_READ>
    if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) {
 8000f4a:	2842      	cmp	r0, #66	@ 0x42
 8000f4c:	d13d      	bne.n	8000fca <sendto_IO_6+0x132>
    setSn_DIPR(sn, addr);
 8000f4e:	2204      	movs	r2, #4
 8000f50:	4641      	mov	r1, r8
 8000f52:	f504 6040 	add.w	r0, r4, #3072	@ 0xc00
 8000f56:	f7ff feab 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSn_DPORT(sn, port);
 8000f5a:	0a39      	lsrs	r1, r7, #8
 8000f5c:	f504 5080 	add.w	r0, r4, #4096	@ 0x1000
 8000f60:	f7ff fe3a 	bl	8000bd8 <WIZCHIP_WRITE>
 8000f64:	b2f9      	uxtb	r1, r7
 8000f66:	f504 5088 	add.w	r0, r4, #4352	@ 0x1100
 8000f6a:	f7ff fe35 	bl	8000bd8 <WIZCHIP_WRITE>
    freesize = getSn_TxMAX(sn);
 8000f6e:	f504 50f8 	add.w	r0, r4, #7936	@ 0x1f00
 8000f72:	f7ff fe03 	bl	8000b7c <WIZCHIP_READ>
 8000f76:	0280      	lsls	r0, r0, #10
    if (len > freesize) {
 8000f78:	b280      	uxth	r0, r0
 8000f7a:	4548      	cmp	r0, r9
 8000f7c:	bf28      	it	cs
 8000f7e:	4648      	movcs	r0, r9
 8000f80:	f04f 0801 	mov.w	r8, #1
 8000f84:	4605      	mov	r5, r0
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8000f86:	f8df 90b4 	ldr.w	r9, [pc, #180]	@ 800103c <sendto_IO_6+0x1a4>
 8000f8a:	fa08 f806 	lsl.w	r8, r8, r6
        freesize = getSn_TX_FSR(sn);
 8000f8e:	4630      	mov	r0, r6
 8000f90:	f7ff fec8 	bl	8000d24 <getSn_TX_FSR>
 8000f94:	4607      	mov	r7, r0
        if (getSn_SR(sn) == SOCK_CLOSED) {
 8000f96:	4658      	mov	r0, fp
 8000f98:	f7ff fdf0 	bl	8000b7c <WIZCHIP_READ>
 8000f9c:	2800      	cmp	r0, #0
 8000f9e:	d049      	beq.n	8001034 <sendto_IO_6+0x19c>
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8000fa0:	f8b9 3000 	ldrh.w	r3, [r9]
 8000fa4:	ea13 0f08 	tst.w	r3, r8
 8000fa8:	d016      	beq.n	8000fd8 <sendto_IO_6+0x140>
 8000faa:	42af      	cmp	r7, r5
 8000fac:	d216      	bcs.n	8000fdc <sendto_IO_6+0x144>
            return SOCK_BUSY;
 8000fae:	2000      	movs	r0, #0
 8000fb0:	e79e      	b.n	8000ef0 <sendto_IO_6+0x58>
    if ((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f7ff fde2 	bl	8000b7c <WIZCHIP_READ>
 8000fb8:	0740      	lsls	r0, r0, #29
 8000fba:	d4bf      	bmi.n	8000f3c <sendto_IO_6+0xa4>
 8000fbc:	e796      	b.n	8000eec <sendto_IO_6+0x54>
    if ((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	f7ff fddc 	bl	8000b7c <WIZCHIP_READ>
 8000fc4:	0741      	lsls	r1, r0, #29
 8000fc6:	d4bb      	bmi.n	8000f40 <sendto_IO_6+0xa8>
 8000fc8:	e7a4      	b.n	8000f14 <sendto_IO_6+0x7c>
    if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) {
 8000fca:	f000 00ef 	and.w	r0, r0, #239	@ 0xef
 8000fce:	2822      	cmp	r0, #34	@ 0x22
 8000fd0:	d0bd      	beq.n	8000f4e <sendto_IO_6+0xb6>
        return SOCKERR_SOCKSTATUS;
 8000fd2:	f06f 0006 	mvn.w	r0, #6
 8000fd6:	e78b      	b.n	8000ef0 <sendto_IO_6+0x58>
        if (len <= freesize) {
 8000fd8:	42af      	cmp	r7, r5
 8000fda:	d3d8      	bcc.n	8000f8e <sendto_IO_6+0xf6>
    wiz_send_data(sn, buf, len);
 8000fdc:	4630      	mov	r0, r6
 8000fde:	4651      	mov	r1, sl
 8000fe0:	462a      	mov	r2, r5
    setSn_CR(sn, Sn_CR_SEND);
 8000fe2:	f504 7680 	add.w	r6, r4, #256	@ 0x100
    wiz_send_data(sn, buf, len);
 8000fe6:	f7ff fedf 	bl	8000da8 <wiz_send_data>
    setSn_CR(sn, Sn_CR_SEND);
 8000fea:	2120      	movs	r1, #32
 8000fec:	4630      	mov	r0, r6
 8000fee:	f7ff fdf3 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	f7ff fdc2 	bl	8000b7c <WIZCHIP_READ>
 8000ff8:	2800      	cmp	r0, #0
 8000ffa:	d1fa      	bne.n	8000ff2 <sendto_IO_6+0x15a>
        tmp = getSn_IR(sn);
 8000ffc:	f504 7400 	add.w	r4, r4, #512	@ 0x200
 8001000:	4620      	mov	r0, r4
 8001002:	f7ff fdbb 	bl	8000b7c <WIZCHIP_READ>
        if (tmp & Sn_IR_SENDOK) {
 8001006:	06c2      	lsls	r2, r0, #27
 8001008:	d505      	bpl.n	8001016 <sendto_IO_6+0x17e>
            setSn_IR(sn, Sn_IR_SENDOK);
 800100a:	4620      	mov	r0, r4
 800100c:	2110      	movs	r1, #16
 800100e:	f7ff fde3 	bl	8000bd8 <WIZCHIP_WRITE>
    return (int32_t)len;
 8001012:	4628      	mov	r0, r5
 8001014:	e76c      	b.n	8000ef0 <sendto_IO_6+0x58>
        else if (tmp & Sn_IR_TIMEOUT) {
 8001016:	0703      	lsls	r3, r0, #28
 8001018:	d5f2      	bpl.n	8001000 <sendto_IO_6+0x168>
            setSn_IR(sn, Sn_IR_TIMEOUT);
 800101a:	4620      	mov	r0, r4
 800101c:	2108      	movs	r1, #8
 800101e:	f7ff fddb 	bl	8000bd8 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8001022:	f06f 000c 	mvn.w	r0, #12
 8001026:	e763      	b.n	8000ef0 <sendto_IO_6+0x58>
    CHECK_SOCKNUM();
 8001028:	f04f 30ff 	mov.w	r0, #4294967295
 800102c:	e760      	b.n	8000ef0 <sendto_IO_6+0x58>
    CHECK_SOCKDATA();
 800102e:	f06f 000d 	mvn.w	r0, #13
 8001032:	e75d      	b.n	8000ef0 <sendto_IO_6+0x58>
            return SOCKERR_SOCKCLOSED;
 8001034:	f06f 0003 	mvn.w	r0, #3
 8001038:	e75a      	b.n	8000ef0 <sendto_IO_6+0x58>
 800103a:	bf00      	nop
 800103c:	200026ae 	.word	0x200026ae

08001040 <close>:
    CHECK_SOCKNUM();
 8001040:	2807      	cmp	r0, #7
int8_t close(uint8_t sn) {
 8001042:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001044:	4604      	mov	r4, r0
    CHECK_SOCKNUM();
 8001046:	d82d      	bhi.n	80010a4 <close+0x64>
    setSn_CR(sn, Sn_CR_CLOSE);
 8001048:	0147      	lsls	r7, r0, #5
 800104a:	f107 0608 	add.w	r6, r7, #8
 800104e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001052:	2110      	movs	r1, #16
 8001054:	4638      	mov	r0, r7
 8001056:	f7ff fdbf 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800105a:	4638      	mov	r0, r7
 800105c:	f7ff fd8e 	bl	8000b7c <WIZCHIP_READ>
 8001060:	4605      	mov	r5, r0
 8001062:	2800      	cmp	r0, #0
 8001064:	d1f9      	bne.n	800105a <close+0x1a>
    setSn_IR(sn, 0xFF);
 8001066:	211f      	movs	r1, #31
 8001068:	f506 7000 	add.w	r0, r6, #512	@ 0x200
 800106c:	f7ff fdb4 	bl	8000bd8 <WIZCHIP_WRITE>
    sock_io_mode &= ~(1 << sn);
 8001070:	2301      	movs	r3, #1
 8001072:	40a3      	lsls	r3, r4
 8001074:	43db      	mvns	r3, r3
 8001076:	490d      	ldr	r1, [pc, #52]	@ (80010ac <close+0x6c>)
 8001078:	b29b      	uxth	r3, r3
 800107a:	880a      	ldrh	r2, [r1, #0]
    while (getSn_SR(sn) != SOCK_CLOSED);
 800107c:	f506 7640 	add.w	r6, r6, #768	@ 0x300
    sock_io_mode &= ~(1 << sn);
 8001080:	401a      	ands	r2, r3
 8001082:	800a      	strh	r2, [r1, #0]
    sock_is_sending &= ~(1 << sn);
 8001084:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <close+0x70>)
 8001086:	8811      	ldrh	r1, [r2, #0]
 8001088:	400b      	ands	r3, r1
 800108a:	8013      	strh	r3, [r2, #0]
    sock_remained_size[sn] = 0;
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <close+0x74>)
 800108e:	f823 5014 	strh.w	r5, [r3, r4, lsl #1]
    sock_pack_info[sn] = PACK_NONE;
 8001092:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <close+0x78>)
 8001094:	551d      	strb	r5, [r3, r4]
    while (getSn_SR(sn) != SOCK_CLOSED);
 8001096:	4630      	mov	r0, r6
 8001098:	f7ff fd70 	bl	8000b7c <WIZCHIP_READ>
 800109c:	2800      	cmp	r0, #0
 800109e:	d1fa      	bne.n	8001096 <close+0x56>
 80010a0:	2001      	movs	r0, #1
}
 80010a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    CHECK_SOCKNUM();
 80010a4:	f04f 30ff 	mov.w	r0, #4294967295
 80010a8:	e7fb      	b.n	80010a2 <close+0x62>
 80010aa:	bf00      	nop
 80010ac:	200026ae 	.word	0x200026ae
 80010b0:	200026ac 	.word	0x200026ac
 80010b4:	2000269c 	.word	0x2000269c
 80010b8:	20002694 	.word	0x20002694

080010bc <socket>:
    CHECK_SOCKNUM();
 80010bc:	2807      	cmp	r0, #7
int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 80010be:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80010c2:	4604      	mov	r4, r0
 80010c4:	4688      	mov	r8, r1
 80010c6:	4617      	mov	r7, r2
 80010c8:	461d      	mov	r5, r3
    CHECK_SOCKNUM();
 80010ca:	f200 8082 	bhi.w	80011d2 <socket+0x116>
    switch (protocol & 0x0F) {
 80010ce:	f001 030f 	and.w	r3, r1, #15
 80010d2:	3b01      	subs	r3, #1
 80010d4:	2b0d      	cmp	r3, #13
 80010d6:	d87f      	bhi.n	80011d8 <socket+0x11c>
 80010d8:	e8df f003 	tbb	[pc, r3]
 80010dc:	15151507 	.word	0x15151507
 80010e0:	7e7e7e7e 	.word	0x7e7e7e7e
 80010e4:	7e15157e 	.word	0x7e15157e
 80010e8:	157e      	.short	0x157e
        getSIPR((uint8_t*)&taddr);
 80010ea:	2204      	movs	r2, #4
 80010ec:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80010f0:	eb0d 0102 	add.w	r1, sp, r2
 80010f4:	f7ff fda2 	bl	8000c3c <WIZCHIP_READ_BUF>
        if (taddr == 0) {
 80010f8:	9b01      	ldr	r3, [sp, #4]
 80010fa:	b923      	cbnz	r3, 8001106 <socket+0x4a>
            return SOCKERR_SOCKINIT;
 80010fc:	f06f 0002 	mvn.w	r0, #2
}
 8001100:	b002      	add	sp, #8
 8001102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((flag & 0x04) != 0) {
 8001106:	0768      	lsls	r0, r5, #29
 8001108:	d457      	bmi.n	80011ba <socket+0xfe>
    if (flag != 0) {
 800110a:	b12d      	cbz	r5, 8001118 <socket+0x5c>
        switch (protocol) {
 800110c:	f1b8 0f01 	cmp.w	r8, #1
 8001110:	d050      	beq.n	80011b4 <socket+0xf8>
 8001112:	f1b8 0f02 	cmp.w	r8, #2
 8001116:	d053      	beq.n	80011c0 <socket+0x104>
    close(sn);
 8001118:	4620      	mov	r0, r4
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 800111a:	0166      	lsls	r6, r4, #5
    close(sn);
 800111c:	f7ff ff90 	bl	8001040 <close>
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001120:	3608      	adds	r6, #8
 8001122:	f025 010f 	bic.w	r1, r5, #15
 8001126:	4630      	mov	r0, r6
 8001128:	ea48 0101 	orr.w	r1, r8, r1
 800112c:	f7ff fd54 	bl	8000bd8 <WIZCHIP_WRITE>
    if (!port) {
 8001130:	b96f      	cbnz	r7, 800114e <socket+0x92>
        if (sock_any_port == 0xFFF0) {
 8001132:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
        port = sock_any_port++;
 8001136:	4a2a      	ldr	r2, [pc, #168]	@ (80011e0 <socket+0x124>)
 8001138:	8817      	ldrh	r7, [r2, #0]
 800113a:	1c7b      	adds	r3, r7, #1
 800113c:	b29b      	uxth	r3, r3
        if (sock_any_port == 0xFFF0) {
 800113e:	428b      	cmp	r3, r1
            sock_any_port = SOCK_ANY_PORT_NUM;
 8001140:	bf05      	ittet	eq
 8001142:	f44f 4340 	moveq.w	r3, #49152	@ 0xc000
        port = sock_any_port++;
 8001146:	f64f 77ef 	movweq	r7, #65519	@ 0xffef
 800114a:	8013      	strhne	r3, [r2, #0]
            sock_any_port = SOCK_ANY_PORT_NUM;
 800114c:	8013      	strheq	r3, [r2, #0]
    setSn_PORTR(sn, port);
 800114e:	0a39      	lsrs	r1, r7, #8
 8001150:	f506 6080 	add.w	r0, r6, #1024	@ 0x400
 8001154:	f7ff fd40 	bl	8000bd8 <WIZCHIP_WRITE>
 8001158:	b2f9      	uxtb	r1, r7
 800115a:	f506 60a0 	add.w	r0, r6, #1280	@ 0x500
    setSn_CR(sn, Sn_CR_OPEN);
 800115e:	f506 7780 	add.w	r7, r6, #256	@ 0x100
    setSn_PORTR(sn, port);
 8001162:	f7ff fd39 	bl	8000bd8 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 8001166:	2101      	movs	r1, #1
 8001168:	4638      	mov	r0, r7
 800116a:	f7ff fd35 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800116e:	4638      	mov	r0, r7
 8001170:	f7ff fd04 	bl	8000b7c <WIZCHIP_READ>
 8001174:	2800      	cmp	r0, #0
 8001176:	d1fa      	bne.n	800116e <socket+0xb2>
    sock_io_mode &= ~(1 << sn);
 8001178:	2301      	movs	r3, #1
 800117a:	40a3      	lsls	r3, r4
 800117c:	43db      	mvns	r3, r3
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 800117e:	4919      	ldr	r1, [pc, #100]	@ (80011e4 <socket+0x128>)
 8001180:	b29b      	uxth	r3, r3
    sock_io_mode &= ~(1 << sn);
 8001182:	880a      	ldrh	r2, [r1, #0]
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8001184:	f005 0501 	and.w	r5, r5, #1
    sock_io_mode &= ~(1 << sn);
 8001188:	401a      	ands	r2, r3
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 800118a:	40a5      	lsls	r5, r4
 800118c:	432a      	orrs	r2, r5
 800118e:	800a      	strh	r2, [r1, #0]
    sock_is_sending &= ~(1 << sn);
 8001190:	4a15      	ldr	r2, [pc, #84]	@ (80011e8 <socket+0x12c>)
    while (getSn_SR(sn) == SOCK_CLOSED);
 8001192:	f506 7640 	add.w	r6, r6, #768	@ 0x300
    sock_is_sending &= ~(1 << sn);
 8001196:	8811      	ldrh	r1, [r2, #0]
 8001198:	400b      	ands	r3, r1
 800119a:	8013      	strh	r3, [r2, #0]
    sock_remained_size[sn] = 0;
 800119c:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <socket+0x130>)
 800119e:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 80011a2:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <socket+0x134>)
 80011a4:	5518      	strb	r0, [r3, r4]
    while (getSn_SR(sn) == SOCK_CLOSED);
 80011a6:	4630      	mov	r0, r6
 80011a8:	f7ff fce8 	bl	8000b7c <WIZCHIP_READ>
 80011ac:	2800      	cmp	r0, #0
 80011ae:	d0fa      	beq.n	80011a6 <socket+0xea>
    return (int8_t)sn;
 80011b0:	b260      	sxtb	r0, r4
 80011b2:	e7a5      	b.n	8001100 <socket+0x44>
            if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) {
 80011b4:	f015 0f21 	tst.w	r5, #33	@ 0x21
                if ((flag & SF_MULTI_ENABLE) == 0) {
 80011b8:	d1ae      	bne.n	8001118 <socket+0x5c>
        return SOCKERR_SOCKFLAG;
 80011ba:	f06f 0005 	mvn.w	r0, #5
 80011be:	e79f      	b.n	8001100 <socket+0x44>
            if (flag & SF_IGMP_VER2) {
 80011c0:	06a9      	lsls	r1, r5, #26
 80011c2:	d501      	bpl.n	80011c8 <socket+0x10c>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 80011c4:	062a      	lsls	r2, r5, #24
 80011c6:	d5f8      	bpl.n	80011ba <socket+0xfe>
            if (flag & SF_UNI_BLOCK) {
 80011c8:	06eb      	lsls	r3, r5, #27
 80011ca:	d5a5      	bpl.n	8001118 <socket+0x5c>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 80011cc:	f015 0f80 	tst.w	r5, #128	@ 0x80
 80011d0:	e7f2      	b.n	80011b8 <socket+0xfc>
    CHECK_SOCKNUM();
 80011d2:	f04f 30ff 	mov.w	r0, #4294967295
 80011d6:	e793      	b.n	8001100 <socket+0x44>
    switch (protocol & 0x0F) {
 80011d8:	f06f 0004 	mvn.w	r0, #4
 80011dc:	e790      	b.n	8001100 <socket+0x44>
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008
 80011e4:	200026ae 	.word	0x200026ae
 80011e8:	200026ac 	.word	0x200026ac
 80011ec:	2000269c 	.word	0x2000269c
 80011f0:	20002694 	.word	0x20002694

080011f4 <recvfrom_IO_6.isra.0>:
int32_t recvfrom_W6x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen) {
    // printf("recvfrom_W6x00\r\n" ) ;
    //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
    return recvfrom_IO_6(sn,  buf,  len,   addr,  port, addrlen);
}
static int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen) { //TODO : WILL BE IMPROVED
 80011f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t pack_len = 0;

    /*
        The below codes can be omitted for optmization of speed
    */
    CHECK_SOCKNUM();
 80011f8:	2807      	cmp	r0, #7
static int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen) { //TODO : WILL BE IMPROVED
 80011fa:	4605      	mov	r5, r0
 80011fc:	468a      	mov	sl, r1
 80011fe:	4691      	mov	r9, r2
 8001200:	4698      	mov	r8, r3
 8001202:	b085      	sub	sp, #20
    CHECK_SOCKNUM();
 8001204:	f200 80ec 	bhi.w	80013e0 <recvfrom_IO_6.isra.0+0x1ec>
    //A20150601
#if _WIZCHIP_ == 5300
    mr1 = getMR();
#endif

    switch ((mr = getSn_MR(sn)) & 0x0F) {
 8001208:	0146      	lsls	r6, r0, #5
 800120a:	3608      	adds	r6, #8
 800120c:	4630      	mov	r0, r6
 800120e:	f7ff fcb5 	bl	8000b7c <WIZCHIP_READ>
 8001212:	f000 020f 	and.w	r2, r0, #15
 8001216:	2a04      	cmp	r2, #4
 8001218:	4683      	mov	fp, r0
 800121a:	d805      	bhi.n	8001228 <recvfrom_IO_6.isra.0+0x34>
 800121c:	f010 0f0e 	tst.w	r0, #14
 8001220:	d104      	bne.n	800122c <recvfrom_IO_6.isra.0+0x38>
 8001222:	f06f 0004 	mvn.w	r0, #4
 8001226:	e0a5      	b.n	8001374 <recvfrom_IO_6.isra.0+0x180>
 8001228:	2a0b      	cmp	r2, #11
 800122a:	d1fa      	bne.n	8001222 <recvfrom_IO_6.isra.0+0x2e>
        break;
#endif
    default:
        return SOCKERR_SOCKMODE;
    }
    CHECK_SOCKDATA();
 800122c:	f1b9 0f00 	cmp.w	r9, #0
 8001230:	f000 80d9 	beq.w	80013e6 <recvfrom_IO_6.isra.0+0x1f2>
    if (sock_remained_size[sn] == 0) {
 8001234:	4f6f      	ldr	r7, [pc, #444]	@ (80013f4 <recvfrom_IO_6.isra.0+0x200>)
 8001236:	f837 2015 	ldrh.w	r2, [r7, r5, lsl #1]
 800123a:	2a00      	cmp	r2, #0
 800123c:	d173      	bne.n	8001326 <recvfrom_IO_6.isra.0+0x132>
 800123e:	2201      	movs	r2, #1
        while (1) {
            pack_len = getSn_RX_RSR(sn);
            if (getSn_SR(sn) == SOCK_CLOSED) {
 8001240:	f506 7340 	add.w	r3, r6, #768	@ 0x300
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	40aa      	lsls	r2, r5
            pack_len = getSn_RX_RSR(sn);
 8001248:	4628      	mov	r0, r5
 800124a:	9201      	str	r2, [sp, #4]
 800124c:	f7ff fd8b 	bl	8000d66 <getSn_RX_RSR>
 8001250:	4604      	mov	r4, r0
            if (getSn_SR(sn) == SOCK_CLOSED) {
 8001252:	9800      	ldr	r0, [sp, #0]
 8001254:	f7ff fc92 	bl	8000b7c <WIZCHIP_READ>
 8001258:	2800      	cmp	r0, #0
 800125a:	f000 80c7 	beq.w	80013ec <recvfrom_IO_6.isra.0+0x1f8>
                return SOCKERR_SOCKCLOSED;
            }
#ifndef IPV6_AVAILABLE
            if ((sock_io_mode & (1 << sn)) && (pack_len == 0)) {
 800125e:	4966      	ldr	r1, [pc, #408]	@ (80013f8 <recvfrom_IO_6.isra.0+0x204>)
 8001260:	9a01      	ldr	r2, [sp, #4]
 8001262:	8808      	ldrh	r0, [r1, #0]
 8001264:	4210      	tst	r0, r2
 8001266:	d002      	beq.n	800126e <recvfrom_IO_6.isra.0+0x7a>
 8001268:	b91c      	cbnz	r4, 8001272 <recvfrom_IO_6.isra.0+0x7e>
                return SOCK_BUSY;
 800126a:	4620      	mov	r0, r4
 800126c:	e082      	b.n	8001374 <recvfrom_IO_6.isra.0+0x180>
            }
            if (pack_len != 0) {
 800126e:	2c00      	cmp	r4, #0
 8001270:	d0ea      	beq.n	8001248 <recvfrom_IO_6.isra.0+0x54>
    pack_len = head[0] & 0x07;
    pack_len = (pack_len << 8) + head[1];
#endif
    //D20150601 : Move it to bottom
    // sock_pack_info[sn] = PACK_COMPLETED;
    switch (mr & 0x07) {
 8001272:	f00b 0307 	and.w	r3, fp, #7
 8001276:	2b03      	cmp	r3, #3
        while (getSn_CR(sn));

#else
        if (sock_remained_size[sn] == 0) {
            wiz_recv_data(sn, head, 8);
            setSn_CR(sn, Sn_CR_RECV);
 8001278:	f506 7680 	add.w	r6, r6, #256	@ 0x100
    switch (mr & 0x07) {
 800127c:	d07d      	beq.n	800137a <recvfrom_IO_6.isra.0+0x186>
 800127e:	2b04      	cmp	r3, #4
 8001280:	d053      	beq.n	800132a <recvfrom_IO_6.isra.0+0x136>
 8001282:	2b02      	cmp	r3, #2
 8001284:	f040 80a5 	bne.w	80013d2 <recvfrom_IO_6.isra.0+0x1de>
        if (sock_remained_size[sn] == 0) {
 8001288:	f837 3015 	ldrh.w	r3, [r7, r5, lsl #1]
 800128c:	bb5b      	cbnz	r3, 80012e6 <recvfrom_IO_6.isra.0+0xf2>
            wiz_recv_data(sn, head, 8);
 800128e:	2208      	movs	r2, #8
 8001290:	4628      	mov	r0, r5
 8001292:	eb0d 0102 	add.w	r1, sp, r2
 8001296:	f7ff fdb4 	bl	8000e02 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 800129a:	2140      	movs	r1, #64	@ 0x40
 800129c:	4630      	mov	r0, r6
 800129e:	f7ff fc9b 	bl	8000bd8 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 80012a2:	4630      	mov	r0, r6
 80012a4:	f7ff fc6a 	bl	8000b7c <WIZCHIP_READ>
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d1fa      	bne.n	80012a2 <recvfrom_IO_6.isra.0+0xae>
                *port = (*port << 8) + head[4];
                sock_remained_size[sn] = head[7];
                sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
            } else {
#endif
                addr[0] = head[0];
 80012ac:	f89d 3008 	ldrb.w	r3, [sp, #8]
                addr[1] = head[1];
                addr[2] = head[2];
                addr[3] = head[3];
                *port = head[4];
                *port = (*port << 8) + head[5];
 80012b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
                addr[0] = head[0];
 80012b2:	f888 3000 	strb.w	r3, [r8]
                addr[1] = head[1];
 80012b6:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80012ba:	f888 3001 	strb.w	r3, [r8, #1]
                addr[2] = head[2];
 80012be:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80012c2:	f888 3002 	strb.w	r3, [r8, #2]
                addr[3] = head[3];
 80012c6:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80012ca:	f888 3003 	strb.w	r3, [r8, #3]
                *port = (*port << 8) + head[5];
 80012ce:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80012d2:	ba5b      	rev16	r3, r3
 80012d4:	8013      	strh	r3, [r2, #0]
                sock_remained_size[sn] = head[6];
                sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 80012d6:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 80012da:	ba5b      	rev16	r3, r3
 80012dc:	f827 3015 	strh.w	r3, [r7, r5, lsl #1]
#endif
            if (sock_remained_size[sn] > 1514) {
                close(sn);
                return SOCKFATAL_PACKLEN;
            }
            sock_pack_info[sn] = PACK_FIRST;
 80012e0:	2280      	movs	r2, #128	@ 0x80
 80012e2:	4b46      	ldr	r3, [pc, #280]	@ (80013fc <recvfrom_IO_6.isra.0+0x208>)
 80012e4:	555a      	strb	r2, [r3, r5]
        }
        if (len < sock_remained_size[sn]) {
 80012e6:	f837 4015 	ldrh.w	r4, [r7, r5, lsl #1]
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
            sock_pack_info[sn] = PACK_FIRST;
            //
            // Need to packet length check
            //
            if (len < sock_remained_size[sn]) {
 80012ea:	454c      	cmp	r4, r9
 80012ec:	bf28      	it	cs
 80012ee:	464c      	movcs	r4, r9
                pack_len = len;
            } else {
                pack_len = sock_remained_size[sn];
            }
            wiz_recv_data(sn, buf, pack_len); // data copy.
 80012f0:	4651      	mov	r1, sl
 80012f2:	4622      	mov	r2, r4
 80012f4:	4628      	mov	r0, r5
 80012f6:	f7ff fd84 	bl	8000e02 <wiz_recv_data>
    } else {
        sock_pack_info[sn] |= PACK_COMPLETED;
    }

#else
    setSn_CR(sn, Sn_CR_RECV);
 80012fa:	2140      	movs	r1, #64	@ 0x40
 80012fc:	4630      	mov	r0, r6
 80012fe:	f7ff fc6b 	bl	8000bd8 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn)) ;
 8001302:	4630      	mov	r0, r6
 8001304:	f7ff fc3a 	bl	8000b7c <WIZCHIP_READ>
 8001308:	2800      	cmp	r0, #0
 800130a:	d1fa      	bne.n	8001302 <recvfrom_IO_6.isra.0+0x10e>
    sock_remained_size[sn] -= pack_len;
 800130c:	f837 3015 	ldrh.w	r3, [r7, r5, lsl #1]
 8001310:	4a3a      	ldr	r2, [pc, #232]	@ (80013fc <recvfrom_IO_6.isra.0+0x208>)
 8001312:	1b1b      	subs	r3, r3, r4
 8001314:	b29b      	uxth	r3, r3
 8001316:	f827 3015 	strh.w	r3, [r7, r5, lsl #1]
    //M20150601 :
    //if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
    if (sock_remained_size[sn] != 0) {
 800131a:	b113      	cbz	r3, 8001322 <recvfrom_IO_6.isra.0+0x12e>
        sock_pack_info[sn] |= PACK_REMAINED;
 800131c:	5d50      	ldrb	r0, [r2, r5]
 800131e:	f040 0001 	orr.w	r0, r0, #1
 8001322:	5550      	strb	r0, [r2, r5]
#endif
    //
    //M20150409 : Explicit Type Casting
    //return pack_len;
#endif
    return (int32_t)pack_len;
 8001324:	e7a1      	b.n	800126a <recvfrom_IO_6.isra.0+0x76>
    uint16_t pack_len = 0;
 8001326:	2400      	movs	r4, #0
 8001328:	e7a3      	b.n	8001272 <recvfrom_IO_6.isra.0+0x7e>
        if (sock_remained_size[sn] == 0) {
 800132a:	f837 3015 	ldrh.w	r3, [r7, r5, lsl #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1d9      	bne.n	80012e6 <recvfrom_IO_6.isra.0+0xf2>
            wiz_recv_data(sn, head, 2);
 8001332:	4628      	mov	r0, r5
 8001334:	a902      	add	r1, sp, #8
 8001336:	2202      	movs	r2, #2
 8001338:	f7ff fd63 	bl	8000e02 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 800133c:	2140      	movs	r1, #64	@ 0x40
 800133e:	4630      	mov	r0, r6
 8001340:	f7ff fc4a 	bl	8000bd8 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 8001344:	4630      	mov	r0, r6
 8001346:	f7ff fc19 	bl	8000b7c <WIZCHIP_READ>
 800134a:	2800      	cmp	r0, #0
 800134c:	d1fa      	bne.n	8001344 <recvfrom_IO_6.isra.0+0x150>
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 800134e:	f89d 3009 	ldrb.w	r3, [sp, #9]
            sock_remained_size[sn] = head[0];
 8001352:	f89d 2008 	ldrb.w	r2, [sp, #8]
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 8001356:	3b02      	subs	r3, #2
 8001358:	eb03 2302 	add.w	r3, r3, r2, lsl #8
            if (sock_remained_size[sn] > 1514) {
 800135c:	f240 52ea 	movw	r2, #1514	@ 0x5ea
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 8001360:	b29b      	uxth	r3, r3
            if (sock_remained_size[sn] > 1514) {
 8001362:	4293      	cmp	r3, r2
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 8001364:	f827 3015 	strh.w	r3, [r7, r5, lsl #1]
            if (sock_remained_size[sn] > 1514) {
 8001368:	d9ba      	bls.n	80012e0 <recvfrom_IO_6.isra.0+0xec>
                close(sn);
 800136a:	4628      	mov	r0, r5
 800136c:	f7ff fe68 	bl	8001040 <close>
                return SOCKFATAL_PACKLEN;
 8001370:	f46f 707a 	mvn.w	r0, #1000	@ 0x3e8
}
 8001374:	b005      	add	sp, #20
 8001376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (sock_remained_size[sn] == 0) {
 800137a:	f837 3015 	ldrh.w	r3, [r7, r5, lsl #1]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1bb      	bne.n	80012fa <recvfrom_IO_6.isra.0+0x106>
            wiz_recv_data(sn, head, 6);
 8001382:	4628      	mov	r0, r5
 8001384:	a902      	add	r1, sp, #8
 8001386:	2206      	movs	r2, #6
 8001388:	f7ff fd3b 	bl	8000e02 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 800138c:	2140      	movs	r1, #64	@ 0x40
 800138e:	4630      	mov	r0, r6
 8001390:	f7ff fc22 	bl	8000bd8 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 8001394:	4630      	mov	r0, r6
 8001396:	f7ff fbf1 	bl	8000b7c <WIZCHIP_READ>
 800139a:	2800      	cmp	r0, #0
 800139c:	d1fa      	bne.n	8001394 <recvfrom_IO_6.isra.0+0x1a0>
            sock_pack_info[sn] = PACK_FIRST;
 800139e:	2280      	movs	r2, #128	@ 0x80
            addr[0] = head[0];
 80013a0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80013a4:	f888 3000 	strb.w	r3, [r8]
            addr[1] = head[1];
 80013a8:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80013ac:	f888 3001 	strb.w	r3, [r8, #1]
            addr[2] = head[2];
 80013b0:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80013b4:	f888 3002 	strb.w	r3, [r8, #2]
            addr[3] = head[3];
 80013b8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80013bc:	f888 3003 	strb.w	r3, [r8, #3]
            sock_remained_size[sn] = head[4];
 80013c0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80013c4:	ba5b      	rev16	r3, r3
 80013c6:	b29c      	uxth	r4, r3
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 80013c8:	f827 3015 	strh.w	r3, [r7, r5, lsl #1]
            sock_pack_info[sn] = PACK_FIRST;
 80013cc:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <recvfrom_IO_6.isra.0+0x208>)
 80013ce:	555a      	strb	r2, [r3, r5]
 80013d0:	e78b      	b.n	80012ea <recvfrom_IO_6.isra.0+0xf6>
        wiz_recv_ignore(sn, pack_len); // data copy.
 80013d2:	4621      	mov	r1, r4
 80013d4:	4628      	mov	r0, r5
 80013d6:	f7ff fd41 	bl	8000e5c <wiz_recv_ignore>
        sock_remained_size[sn] = pack_len;
 80013da:	f827 4015 	strh.w	r4, [r7, r5, lsl #1]
        break;
 80013de:	e78c      	b.n	80012fa <recvfrom_IO_6.isra.0+0x106>
    CHECK_SOCKNUM();
 80013e0:	f04f 30ff 	mov.w	r0, #4294967295
 80013e4:	e7c6      	b.n	8001374 <recvfrom_IO_6.isra.0+0x180>
    CHECK_SOCKDATA();
 80013e6:	f06f 000d 	mvn.w	r0, #13
 80013ea:	e7c3      	b.n	8001374 <recvfrom_IO_6.isra.0+0x180>
                return SOCKERR_SOCKCLOSED;
 80013ec:	f06f 0003 	mvn.w	r0, #3
 80013f0:	e7c0      	b.n	8001374 <recvfrom_IO_6.isra.0+0x180>
 80013f2:	bf00      	nop
 80013f4:	2000269c 	.word	0x2000269c
 80013f8:	200026ae 	.word	0x200026ae
 80013fc:	20002694 	.word	0x20002694

08001400 <listen>:
    CHECK_SOCKNUM();
 8001400:	2807      	cmp	r0, #7
int8_t listen(uint8_t sn) {
 8001402:	b570      	push	{r4, r5, r6, lr}
 8001404:	4605      	mov	r5, r0
    CHECK_SOCKNUM();
 8001406:	d827      	bhi.n	8001458 <listen+0x58>
    CHECK_TCPMODE();
 8001408:	0144      	lsls	r4, r0, #5
 800140a:	3408      	adds	r4, #8
 800140c:	4620      	mov	r0, r4
 800140e:	f7ff fbb5 	bl	8000b7c <WIZCHIP_READ>
 8001412:	f000 0003 	and.w	r0, r0, #3
 8001416:	2801      	cmp	r0, #1
 8001418:	d121      	bne.n	800145e <listen+0x5e>
    CHECK_SOCKINIT();
 800141a:	f504 7640 	add.w	r6, r4, #768	@ 0x300
 800141e:	4630      	mov	r0, r6
 8001420:	f7ff fbac 	bl	8000b7c <WIZCHIP_READ>
 8001424:	2813      	cmp	r0, #19
 8001426:	d11d      	bne.n	8001464 <listen+0x64>
    setSn_CR(sn, Sn_CR_LISTEN);
 8001428:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 800142c:	2102      	movs	r1, #2
 800142e:	4620      	mov	r0, r4
 8001430:	f7ff fbd2 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8001434:	4620      	mov	r0, r4
 8001436:	f7ff fba1 	bl	8000b7c <WIZCHIP_READ>
 800143a:	2800      	cmp	r0, #0
 800143c:	d1fa      	bne.n	8001434 <listen+0x34>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 800143e:	4630      	mov	r0, r6
 8001440:	f7ff fb9c 	bl	8000b7c <WIZCHIP_READ>
 8001444:	2814      	cmp	r0, #20
 8001446:	d101      	bne.n	800144c <listen+0x4c>
    return SOCK_OK;
 8001448:	2001      	movs	r0, #1
 800144a:	e004      	b.n	8001456 <listen+0x56>
        close(sn);
 800144c:	4628      	mov	r0, r5
 800144e:	f7ff fdf7 	bl	8001040 <close>
        return SOCKERR_SOCKCLOSED;
 8001452:	f06f 0003 	mvn.w	r0, #3
}
 8001456:	bd70      	pop	{r4, r5, r6, pc}
    CHECK_SOCKNUM();
 8001458:	f04f 30ff 	mov.w	r0, #4294967295
 800145c:	e7fb      	b.n	8001456 <listen+0x56>
    CHECK_TCPMODE();
 800145e:	f06f 0004 	mvn.w	r0, #4
 8001462:	e7f8      	b.n	8001456 <listen+0x56>
    CHECK_SOCKINIT();
 8001464:	f06f 0002 	mvn.w	r0, #2
 8001468:	e7f5      	b.n	8001456 <listen+0x56>
	...

0800146c <disconnect>:
    CHECK_SOCKNUM();
 800146c:	2807      	cmp	r0, #7
int8_t disconnect(uint8_t sn) {
 800146e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001470:	4605      	mov	r5, r0
    CHECK_SOCKNUM();
 8001472:	d839      	bhi.n	80014e8 <disconnect+0x7c>
    CHECK_TCPMODE();
 8001474:	0144      	lsls	r4, r0, #5
 8001476:	3408      	adds	r4, #8
 8001478:	4620      	mov	r0, r4
 800147a:	f7ff fb7f 	bl	8000b7c <WIZCHIP_READ>
 800147e:	f000 0003 	and.w	r0, r0, #3
 8001482:	2801      	cmp	r0, #1
 8001484:	d133      	bne.n	80014ee <disconnect+0x82>
    if (getSn_SR(sn) != SOCK_CLOSED) {
 8001486:	f504 7640 	add.w	r6, r4, #768	@ 0x300
 800148a:	4630      	mov	r0, r6
 800148c:	f7ff fb76 	bl	8000b7c <WIZCHIP_READ>
 8001490:	b908      	cbnz	r0, 8001496 <disconnect+0x2a>
    return SOCK_OK;
 8001492:	2001      	movs	r0, #1
}
 8001494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        setSn_CR(sn, Sn_CR_DISCON);
 8001496:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 800149a:	2108      	movs	r1, #8
 800149c:	4638      	mov	r0, r7
 800149e:	f7ff fb9b 	bl	8000bd8 <WIZCHIP_WRITE>
        while (getSn_CR(sn));
 80014a2:	4638      	mov	r0, r7
 80014a4:	f7ff fb6a 	bl	8000b7c <WIZCHIP_READ>
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d1fa      	bne.n	80014a2 <disconnect+0x36>
        sock_is_sending &= ~(1 << sn);
 80014ac:	2201      	movs	r2, #1
 80014ae:	4911      	ldr	r1, [pc, #68]	@ (80014f4 <disconnect+0x88>)
 80014b0:	40aa      	lsls	r2, r5
 80014b2:	880b      	ldrh	r3, [r1, #0]
 80014b4:	ea23 0302 	bic.w	r3, r3, r2
 80014b8:	800b      	strh	r3, [r1, #0]
        if (sock_io_mode & (1 << sn)) {
 80014ba:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <disconnect+0x8c>)
 80014bc:	881b      	ldrh	r3, [r3, #0]
 80014be:	412b      	asrs	r3, r5
 80014c0:	07da      	lsls	r2, r3, #31
 80014c2:	d4e7      	bmi.n	8001494 <disconnect+0x28>
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 80014c4:	f504 7400 	add.w	r4, r4, #512	@ 0x200
        while (getSn_SR(sn) != SOCK_CLOSED) {
 80014c8:	4630      	mov	r0, r6
 80014ca:	f7ff fb57 	bl	8000b7c <WIZCHIP_READ>
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d0df      	beq.n	8001492 <disconnect+0x26>
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 80014d2:	4620      	mov	r0, r4
 80014d4:	f7ff fb52 	bl	8000b7c <WIZCHIP_READ>
 80014d8:	0703      	lsls	r3, r0, #28
 80014da:	d5f5      	bpl.n	80014c8 <disconnect+0x5c>
                close(sn);
 80014dc:	4628      	mov	r0, r5
 80014de:	f7ff fdaf 	bl	8001040 <close>
                return SOCKERR_TIMEOUT;
 80014e2:	f06f 000c 	mvn.w	r0, #12
 80014e6:	e7d5      	b.n	8001494 <disconnect+0x28>
    CHECK_SOCKNUM();
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	e7d2      	b.n	8001494 <disconnect+0x28>
    CHECK_TCPMODE();
 80014ee:	f06f 0004 	mvn.w	r0, #4
 80014f2:	e7cf      	b.n	8001494 <disconnect+0x28>
 80014f4:	200026ac 	.word	0x200026ac
 80014f8:	200026ae 	.word	0x200026ae

080014fc <send>:
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 80014fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    CHECK_SOCKNUM();
 8001500:	2807      	cmp	r0, #7
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 8001502:	4605      	mov	r5, r0
 8001504:	4617      	mov	r7, r2
 8001506:	9101      	str	r1, [sp, #4]
    CHECK_SOCKNUM();
 8001508:	f200 80a0 	bhi.w	800164c <send+0x150>
    CHECK_SOCKMODE(Sn_MR_TCP);
 800150c:	0146      	lsls	r6, r0, #5
 800150e:	3608      	adds	r6, #8
 8001510:	4630      	mov	r0, r6
 8001512:	f7ff fb33 	bl	8000b7c <WIZCHIP_READ>
 8001516:	f000 000f 	and.w	r0, r0, #15
 800151a:	2801      	cmp	r0, #1
 800151c:	f040 8099 	bne.w	8001652 <send+0x156>
    CHECK_SOCKDATA();
 8001520:	2f00      	cmp	r7, #0
 8001522:	f000 8099 	beq.w	8001658 <send+0x15c>
    tmp = getSn_SR(sn);
 8001526:	f506 7a40 	add.w	sl, r6, #768	@ 0x300
 800152a:	4650      	mov	r0, sl
 800152c:	f7ff fb26 	bl	8000b7c <WIZCHIP_READ>
    if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) {
 8001530:	2817      	cmp	r0, #23
 8001532:	d001      	beq.n	8001538 <send+0x3c>
 8001534:	281c      	cmp	r0, #28
 8001536:	d136      	bne.n	80015a6 <send+0xaa>
    if (sock_is_sending & (1 << sn)) {
 8001538:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8001660 <send+0x164>
 800153c:	f8b8 3000 	ldrh.w	r3, [r8]
 8001540:	412b      	asrs	r3, r5
 8001542:	07da      	lsls	r2, r3, #31
 8001544:	d512      	bpl.n	800156c <send+0x70>
        tmp = getSn_IR(sn);
 8001546:	f506 7400 	add.w	r4, r6, #512	@ 0x200
 800154a:	4620      	mov	r0, r4
 800154c:	f7ff fb16 	bl	8000b7c <WIZCHIP_READ>
        if (tmp & Sn_IR_SENDOK) {
 8001550:	06c3      	lsls	r3, r0, #27
 8001552:	d52b      	bpl.n	80015ac <send+0xb0>
            setSn_IR(sn, Sn_IR_SENDOK);
 8001554:	2110      	movs	r1, #16
 8001556:	4620      	mov	r0, r4
 8001558:	f7ff fb3e 	bl	8000bd8 <WIZCHIP_WRITE>
            sock_is_sending &= ~(1 << sn);
 800155c:	2201      	movs	r2, #1
 800155e:	f8b8 3000 	ldrh.w	r3, [r8]
 8001562:	40aa      	lsls	r2, r5
 8001564:	ea23 0302 	bic.w	r3, r3, r2
 8001568:	f8a8 3000 	strh.w	r3, [r8]
    freesize = getSn_TxMAX(sn);
 800156c:	f506 50f8 	add.w	r0, r6, #7936	@ 0x1f00
 8001570:	f7ff fb04 	bl	8000b7c <WIZCHIP_READ>
 8001574:	0280      	lsls	r0, r0, #10
    if (len > freesize) {
 8001576:	b280      	uxth	r0, r0
 8001578:	42b8      	cmp	r0, r7
 800157a:	bf28      	it	cs
 800157c:	4638      	movcs	r0, r7
 800157e:	2701      	movs	r7, #1
 8001580:	4604      	mov	r4, r0
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8001582:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 8001664 <send+0x168>
 8001586:	40af      	lsls	r7, r5
        freesize = (uint16_t)getSn_TX_FSR(sn);
 8001588:	4628      	mov	r0, r5
 800158a:	f7ff fbcb 	bl	8000d24 <getSn_TX_FSR>
 800158e:	4681      	mov	r9, r0
        tmp = getSn_SR(sn);
 8001590:	4650      	mov	r0, sl
 8001592:	f7ff faf3 	bl	8000b7c <WIZCHIP_READ>
        if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8001596:	2817      	cmp	r0, #23
 8001598:	d014      	beq.n	80015c4 <send+0xc8>
 800159a:	281c      	cmp	r0, #28
 800159c:	d012      	beq.n	80015c4 <send+0xc8>
            if (tmp == SOCK_CLOSED) {
 800159e:	b910      	cbnz	r0, 80015a6 <send+0xaa>
                close(sn);
 80015a0:	4628      	mov	r0, r5
 80015a2:	f7ff fd4d 	bl	8001040 <close>
        return SOCKERR_SOCKSTATUS;
 80015a6:	f06f 0006 	mvn.w	r0, #6
 80015aa:	e002      	b.n	80015b2 <send+0xb6>
        } else if (tmp & Sn_IR_TIMEOUT) {
 80015ac:	0700      	lsls	r0, r0, #28
 80015ae:	d403      	bmi.n	80015b8 <send+0xbc>
            return SOCK_BUSY;
 80015b0:	2000      	movs	r0, #0
}
 80015b2:	b003      	add	sp, #12
 80015b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            close(sn);
 80015b8:	4628      	mov	r0, r5
 80015ba:	f7ff fd41 	bl	8001040 <close>
            return SOCKERR_TIMEOUT;
 80015be:	f06f 000c 	mvn.w	r0, #12
 80015c2:	e7f6      	b.n	80015b2 <send+0xb6>
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 80015c4:	f8bb 2000 	ldrh.w	r2, [fp]
 80015c8:	423a      	tst	r2, r7
 80015ca:	d028      	beq.n	800161e <send+0x122>
 80015cc:	45a1      	cmp	r9, r4
 80015ce:	d3ef      	bcc.n	80015b0 <send+0xb4>
    wiz_send_data(sn, buf, len);
 80015d0:	9901      	ldr	r1, [sp, #4]
 80015d2:	4622      	mov	r2, r4
 80015d4:	4628      	mov	r0, r5
 80015d6:	f7ff fbe7 	bl	8000da8 <wiz_send_data>
    if (sock_is_sending & (1 << sn)) {
 80015da:	f8b8 3000 	ldrh.w	r3, [r8]
 80015de:	412b      	asrs	r3, r5
 80015e0:	07d9      	lsls	r1, r3, #31
 80015e2:	d50a      	bpl.n	80015fa <send+0xfe>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 80015e4:	f506 7900 	add.w	r9, r6, #512	@ 0x200
 80015e8:	4648      	mov	r0, r9
 80015ea:	f7ff fac7 	bl	8000b7c <WIZCHIP_READ>
 80015ee:	06c3      	lsls	r3, r0, #27
 80015f0:	d518      	bpl.n	8001624 <send+0x128>
        setSn_IR(sn, Sn_IR_SENDOK);
 80015f2:	2110      	movs	r1, #16
 80015f4:	4648      	mov	r0, r9
 80015f6:	f7ff faef 	bl	8000bd8 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_SEND);
 80015fa:	f506 7680 	add.w	r6, r6, #256	@ 0x100
 80015fe:	2120      	movs	r1, #32
 8001600:	4630      	mov	r0, r6
 8001602:	f7ff fae9 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));  // wait to process the command...
 8001606:	4630      	mov	r0, r6
 8001608:	f7ff fab8 	bl	8000b7c <WIZCHIP_READ>
 800160c:	2800      	cmp	r0, #0
 800160e:	d1fa      	bne.n	8001606 <send+0x10a>
    sock_is_sending |= (1 << sn);
 8001610:	f8b8 3000 	ldrh.w	r3, [r8]
    return len;
 8001614:	4620      	mov	r0, r4
    sock_is_sending |= (1 << sn);
 8001616:	431f      	orrs	r7, r3
 8001618:	f8a8 7000 	strh.w	r7, [r8]
    return len;
 800161c:	e7c9      	b.n	80015b2 <send+0xb6>
        if (len <= freesize) {
 800161e:	45a1      	cmp	r9, r4
 8001620:	d3b2      	bcc.n	8001588 <send+0x8c>
 8001622:	e7d5      	b.n	80015d0 <send+0xd4>
            tmp = getSn_SR(sn);
 8001624:	4650      	mov	r0, sl
 8001626:	f7ff faa9 	bl	8000b7c <WIZCHIP_READ>
            if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 800162a:	2817      	cmp	r0, #23
 800162c:	d009      	beq.n	8001642 <send+0x146>
 800162e:	281c      	cmp	r0, #28
 8001630:	d007      	beq.n	8001642 <send+0x146>
                if ((tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT)) {
 8001632:	2800      	cmp	r0, #0
 8001634:	d0b4      	beq.n	80015a0 <send+0xa4>
 8001636:	4648      	mov	r0, r9
 8001638:	f7ff faa0 	bl	8000b7c <WIZCHIP_READ>
 800163c:	0702      	lsls	r2, r0, #28
 800163e:	d4af      	bmi.n	80015a0 <send+0xa4>
 8001640:	e7b1      	b.n	80015a6 <send+0xaa>
            if (sock_io_mode & (1 << sn)) {
 8001642:	f8bb 3000 	ldrh.w	r3, [fp]
 8001646:	423b      	tst	r3, r7
 8001648:	d0ce      	beq.n	80015e8 <send+0xec>
 800164a:	e7b1      	b.n	80015b0 <send+0xb4>
    CHECK_SOCKNUM();
 800164c:	f04f 30ff 	mov.w	r0, #4294967295
 8001650:	e7af      	b.n	80015b2 <send+0xb6>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8001652:	f06f 0004 	mvn.w	r0, #4
 8001656:	e7ac      	b.n	80015b2 <send+0xb6>
    CHECK_SOCKDATA();
 8001658:	f06f 000d 	mvn.w	r0, #13
 800165c:	e7a9      	b.n	80015b2 <send+0xb6>
 800165e:	bf00      	nop
 8001660:	200026ac 	.word	0x200026ac
 8001664:	200026ae 	.word	0x200026ae

08001668 <recv>:
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 8001668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    CHECK_SOCKNUM();
 800166c:	2807      	cmp	r0, #7
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 800166e:	b085      	sub	sp, #20
 8001670:	4606      	mov	r6, r0
 8001672:	4690      	mov	r8, r2
 8001674:	9101      	str	r1, [sp, #4]
    CHECK_SOCKNUM();
 8001676:	d859      	bhi.n	800172c <recv+0xc4>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8001678:	0145      	lsls	r5, r0, #5
 800167a:	3508      	adds	r5, #8
 800167c:	4628      	mov	r0, r5
 800167e:	f7ff fa7d 	bl	8000b7c <WIZCHIP_READ>
 8001682:	f000 070f 	and.w	r7, r0, #15
 8001686:	2f01      	cmp	r7, #1
 8001688:	d153      	bne.n	8001732 <recv+0xca>
    CHECK_SOCKDATA();
 800168a:	f1b8 0f00 	cmp.w	r8, #0
 800168e:	d053      	beq.n	8001738 <recv+0xd0>
    recvsize = getSn_RxMAX(sn);
 8001690:	f505 50f0 	add.w	r0, r5, #7680	@ 0x1e00
 8001694:	f7ff fa72 	bl	8000b7c <WIZCHIP_READ>
 8001698:	4681      	mov	r9, r0
            tmp = getSn_SR(sn);
 800169a:	f505 7340 	add.w	r3, r5, #768	@ 0x300
 800169e:	9302      	str	r3, [sp, #8]
            if (sock_io_mode & (1 << sn)) {
 80016a0:	f8df b0a0 	ldr.w	fp, [pc, #160]	@ 8001744 <recv+0xdc>
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 80016a4:	f505 53f8 	add.w	r3, r5, #7936	@ 0x1f00
 80016a8:	40b7      	lsls	r7, r6
 80016aa:	9303      	str	r3, [sp, #12]
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 80016ac:	4630      	mov	r0, r6
 80016ae:	f7ff fb5a 	bl	8000d66 <getSn_RX_RSR>
 80016b2:	4604      	mov	r4, r0
            tmp = getSn_SR(sn);
 80016b4:	9802      	ldr	r0, [sp, #8]
 80016b6:	f7ff fa61 	bl	8000b7c <WIZCHIP_READ>
            if (tmp != SOCK_ESTABLISHED) {
 80016ba:	2817      	cmp	r0, #23
 80016bc:	d014      	beq.n	80016e8 <recv+0x80>
                if (tmp == SOCK_CLOSE_WAIT) {
 80016be:	281c      	cmp	r0, #28
 80016c0:	d10a      	bne.n	80016d8 <recv+0x70>
                    if (recvsize != 0) {
 80016c2:	b9bc      	cbnz	r4, 80016f4 <recv+0x8c>
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 80016c4:	4630      	mov	r0, r6
 80016c6:	f7ff fb2d 	bl	8000d24 <getSn_TX_FSR>
 80016ca:	4682      	mov	sl, r0
 80016cc:	9803      	ldr	r0, [sp, #12]
 80016ce:	f7ff fa55 	bl	8000b7c <WIZCHIP_READ>
 80016d2:	ebba 2f80 	cmp.w	sl, r0, lsl #10
 80016d6:	d107      	bne.n	80016e8 <recv+0x80>
                        close(sn);
 80016d8:	4630      	mov	r0, r6
 80016da:	f7ff fcb1 	bl	8001040 <close>
                        return SOCKERR_SOCKSTATUS;
 80016de:	f06f 0006 	mvn.w	r0, #6
}
 80016e2:	b005      	add	sp, #20
 80016e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (sock_io_mode & (1 << sn)) {
 80016e8:	f8bb 2000 	ldrh.w	r2, [fp]
 80016ec:	423a      	tst	r2, r7
 80016ee:	d126      	bne.n	800173e <recv+0xd6>
            if (recvsize != 0) {
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	d0db      	beq.n	80016ac <recv+0x44>
    recvsize = getSn_RxMAX(sn);
 80016f4:	ea4f 2089 	mov.w	r0, r9, lsl #10
    if (recvsize < len) {
 80016f8:	b280      	uxth	r0, r0
    if (recvsize < len) {
 80016fa:	4540      	cmp	r0, r8
 80016fc:	bf28      	it	cs
 80016fe:	4640      	movcs	r0, r8
 8001700:	42a0      	cmp	r0, r4
 8001702:	bf28      	it	cs
 8001704:	4620      	movcs	r0, r4
 8001706:	b284      	uxth	r4, r0
    wiz_recv_data(sn, buf, len);
 8001708:	9901      	ldr	r1, [sp, #4]
 800170a:	4630      	mov	r0, r6
 800170c:	4622      	mov	r2, r4
    setSn_CR(sn, Sn_CR_RECV);
 800170e:	f505 7580 	add.w	r5, r5, #256	@ 0x100
    wiz_recv_data(sn, buf, len);
 8001712:	f7ff fb76 	bl	8000e02 <wiz_recv_data>
    setSn_CR(sn, Sn_CR_RECV);
 8001716:	2140      	movs	r1, #64	@ 0x40
 8001718:	4628      	mov	r0, r5
 800171a:	f7ff fa5d 	bl	8000bd8 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800171e:	4628      	mov	r0, r5
 8001720:	f7ff fa2c 	bl	8000b7c <WIZCHIP_READ>
 8001724:	2800      	cmp	r0, #0
 8001726:	d1fa      	bne.n	800171e <recv+0xb6>
    return (int32_t)len;
 8001728:	4620      	mov	r0, r4
 800172a:	e7da      	b.n	80016e2 <recv+0x7a>
    CHECK_SOCKNUM();
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	e7d7      	b.n	80016e2 <recv+0x7a>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8001732:	f06f 0004 	mvn.w	r0, #4
 8001736:	e7d4      	b.n	80016e2 <recv+0x7a>
    CHECK_SOCKDATA();
 8001738:	f06f 000d 	mvn.w	r0, #13
 800173c:	e7d1      	b.n	80016e2 <recv+0x7a>
                return SOCK_BUSY;
 800173e:	2000      	movs	r0, #0
 8001740:	e7cf      	b.n	80016e2 <recv+0x7a>
 8001742:	bf00      	nop
 8001744:	200026ae 	.word	0x200026ae

08001748 <sendto_W5x00>:
int32_t sendto_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port) {
 8001748:	b513      	push	{r0, r1, r4, lr}
    return sendto_IO_6(sn,   buf,  len,   addr,  port, 4);
 800174a:	2404      	movs	r4, #4
 800174c:	9401      	str	r4, [sp, #4]
 800174e:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8001752:	9400      	str	r4, [sp, #0]
 8001754:	f7ff fba0 	bl	8000e98 <sendto_IO_6>
}
 8001758:	b002      	add	sp, #8
 800175a:	bd10      	pop	{r4, pc}

0800175c <recvfrom_W5x00>:
    return recvfrom_IO_6(sn,   buf,  len,   addr,  port, dummy);
 800175c:	f7ff bd4a 	b.w	80011f4 <recvfrom_IO_6.isra.0>

08001760 <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001760:	4770      	bx	lr

08001762 <wizchip_bus_readdata>:
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 8001762:	7800      	ldrb	r0, [r0, #0]
}
 8001764:	4770      	bx	lr

08001766 <wizchip_bus_writedata>:
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 8001766:	7001      	strb	r1, [r0, #0]
}
 8001768:	4770      	bx	lr

0800176a <wizchip_spi_readbyte>:
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
    return 0;
}
 800176a:	2000      	movs	r0, #0
 800176c:	4770      	bx	lr

0800176e <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800176e:	4770      	bx	lr

08001770 <wizchip_cris_exit>:
void 	  wizchip_cris_exit(void)          {}
 8001770:	4770      	bx	lr

08001772 <wizchip_cs_select>:
void 	wizchip_cs_select(void)            {}
 8001772:	4770      	bx	lr

08001774 <wizchip_cs_deselect>:
void 	wizchip_cs_deselect(void)          {}
 8001774:	4770      	bx	lr
	...

08001778 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
    if (!cs_sel || !cs_desel) {
 8001778:	b100      	cbz	r0, 800177c <reg_wizchip_cs_cbfunc+0x4>
 800177a:	b909      	cbnz	r1, 8001780 <reg_wizchip_cs_cbfunc+0x8>
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <reg_wizchip_cs_cbfunc+0x10>)
 800177e:	4903      	ldr	r1, [pc, #12]	@ (800178c <reg_wizchip_cs_cbfunc+0x14>)
        WIZCHIP.CS._select   = wizchip_cs_select;
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <reg_wizchip_cs_cbfunc+0x18>)
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001782:	e9c3 0105 	strd	r0, r1, [r3, #20]
    } else {
        WIZCHIP.CS._select   = cs_sel;
        WIZCHIP.CS._deselect = cs_desel;
    }
}
 8001786:	4770      	bx	lr
 8001788:	08001773 	.word	0x08001773
 800178c:	08001775 	.word	0x08001775
 8001790:	2000000c 	.word	0x2000000c

08001794 <reg_wizchip_spi_cbfunc>:
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001794:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <reg_wizchip_spi_cbfunc+0x18>)
 8001796:	881a      	ldrh	r2, [r3, #0]
 8001798:	0592      	lsls	r2, r2, #22
 800179a:	d400      	bmi.n	800179e <reg_wizchip_spi_cbfunc+0xa>
 800179c:	e7fe      	b.n	800179c <reg_wizchip_spi_cbfunc+0x8>

    if (!spi_rb || !spi_wb) {
 800179e:	b100      	cbz	r0, 80017a2 <reg_wizchip_spi_cbfunc+0xe>
 80017a0:	b909      	cbnz	r1, 80017a6 <reg_wizchip_spi_cbfunc+0x12>
 80017a2:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <reg_wizchip_spi_cbfunc+0x1c>)
 80017a4:	4903      	ldr	r1, [pc, #12]	@ (80017b4 <reg_wizchip_spi_cbfunc+0x20>)
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80017a6:	e9c3 0107 	strd	r0, r1, [r3, #28]
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
    }
}
 80017aa:	4770      	bx	lr
 80017ac:	2000000c 	.word	0x2000000c
 80017b0:	0800176b 	.word	0x0800176b
 80017b4:	0800176f 	.word	0x0800176f

080017b8 <wizchip_sw_reset>:
        return -1;
    }
    return 0;
}

void wizchip_sw_reset(void) {
 80017b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 80017ba:	2206      	movs	r2, #6
 80017bc:	a904      	add	r1, sp, #16
 80017be:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80017c2:	f7ff fa3b 	bl	8000c3c <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80017c6:	2204      	movs	r2, #4
 80017c8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80017cc:	eb0d 0102 	add.w	r1, sp, r2
 80017d0:	f7ff fa34 	bl	8000c3c <WIZCHIP_READ_BUF>
 80017d4:	a902      	add	r1, sp, #8
 80017d6:	2204      	movs	r2, #4
 80017d8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80017dc:	f7ff fa2e 	bl	8000c3c <WIZCHIP_READ_BUF>
 80017e0:	2204      	movs	r2, #4
 80017e2:	a903      	add	r1, sp, #12
 80017e4:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80017e8:	f7ff fa28 	bl	8000c3c <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 80017ec:	2180      	movs	r1, #128	@ 0x80
 80017ee:	2000      	movs	r0, #0
 80017f0:	f7ff f9f2 	bl	8000bd8 <WIZCHIP_WRITE>
    getMR(); // for delay
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff f9c1 	bl	8000b7c <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 80017fa:	a904      	add	r1, sp, #16
 80017fc:	2206      	movs	r2, #6
 80017fe:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001802:	f7ff fa55 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8001806:	2204      	movs	r2, #4
 8001808:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800180c:	eb0d 0102 	add.w	r1, sp, r2
 8001810:	f7ff fa4e 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8001814:	a902      	add	r1, sp, #8
 8001816:	2204      	movs	r2, #4
 8001818:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800181c:	f7ff fa48 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8001820:	2204      	movs	r2, #4
 8001822:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001826:	a903      	add	r1, sp, #12
 8001828:	f7ff fa42 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 800182c:	b007      	add	sp, #28
 800182e:	f85d fb04 	ldr.w	pc, [sp], #4

08001832 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8001832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001834:	4605      	mov	r5, r0
 8001836:	460c      	mov	r4, r1
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
    wizchip_sw_reset();
 8001838:	f7ff ffbe 	bl	80017b8 <wizchip_sw_reset>
    if (txsize) {
 800183c:	b1d5      	cbz	r5, 8001874 <wizchip_init+0x42>
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
            tmp += txsize[i];
 800183e:	f995 3000 	ldrsb.w	r3, [r5]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8001842:	2b10      	cmp	r3, #16
 8001844:	dc35      	bgt.n	80018b2 <wizchip_init+0x80>
 8001846:	462a      	mov	r2, r5
 8001848:	1de9      	adds	r1, r5, #7
            tmp += txsize[i];
 800184a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800184e:	4403      	add	r3, r0
 8001850:	b25b      	sxtb	r3, r3
            if (tmp > 16) {
 8001852:	2b10      	cmp	r3, #16
 8001854:	dc2d      	bgt.n	80018b2 <wizchip_init+0x80>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8001856:	428a      	cmp	r2, r1
 8001858:	d1f7      	bne.n	800184a <wizchip_init+0x18>
 800185a:	f641 7608 	movw	r6, #7944	@ 0x1f08
                return -1;
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 800185e:	f242 0708 	movw	r7, #8200	@ 0x2008
 8001862:	3d01      	subs	r5, #1
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8001864:	4630      	mov	r0, r6
 8001866:	f815 1f01 	ldrb.w	r1, [r5, #1]!
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 800186a:	3620      	adds	r6, #32
            setSn_TXBUF_SIZE(i, txsize[i]);
 800186c:	f7ff f9b4 	bl	8000bd8 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8001870:	42be      	cmp	r6, r7
 8001872:	d1f7      	bne.n	8001864 <wizchip_init+0x32>
#endif
        }
    }

    if (rxsize) {
 8001874:	b90c      	cbnz	r4, 800187a <wizchip_init+0x48>
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
#endif
        }
    }
    return 0;
 8001876:	2000      	movs	r0, #0
}
 8001878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            tmp += rxsize[i];
 800187a:	f994 3000 	ldrsb.w	r3, [r4]
            if (tmp > 16) {
 800187e:	2b10      	cmp	r3, #16
 8001880:	dc17      	bgt.n	80018b2 <wizchip_init+0x80>
 8001882:	4622      	mov	r2, r4
 8001884:	1de1      	adds	r1, r4, #7
            tmp += rxsize[i];
 8001886:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800188a:	4403      	add	r3, r0
 800188c:	b25b      	sxtb	r3, r3
            if (tmp > 16) {
 800188e:	2b10      	cmp	r3, #16
 8001890:	dc0f      	bgt.n	80018b2 <wizchip_init+0x80>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8001892:	4291      	cmp	r1, r2
 8001894:	d1f7      	bne.n	8001886 <wizchip_init+0x54>
 8001896:	f641 6508 	movw	r5, #7688	@ 0x1e08
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 800189a:	f641 7608 	movw	r6, #7944	@ 0x1f08
 800189e:	3c01      	subs	r4, #1
            setSn_RXBUF_SIZE(i, rxsize[i]);
 80018a0:	4628      	mov	r0, r5
 80018a2:	f814 1f01 	ldrb.w	r1, [r4, #1]!
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 80018a6:	3520      	adds	r5, #32
            setSn_RXBUF_SIZE(i, rxsize[i]);
 80018a8:	f7ff f996 	bl	8000bd8 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 80018ac:	42b5      	cmp	r5, r6
 80018ae:	d1f7      	bne.n	80018a0 <wizchip_init+0x6e>
 80018b0:	e7e1      	b.n	8001876 <wizchip_init+0x44>
                return -1;
 80018b2:	f04f 30ff 	mov.w	r0, #4294967295
 80018b6:	e7df      	b.n	8001878 <wizchip_init+0x46>

080018b8 <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 80018b8:	b510      	push	{r4, lr}
 80018ba:	4604      	mov	r4, r0
    setSHAR(pnetinfo->mac);
 80018bc:	4601      	mov	r1, r0
 80018be:	2206      	movs	r2, #6
 80018c0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80018c4:	f7ff f9f4 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 80018c8:	2204      	movs	r2, #4
 80018ca:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80018ce:	f104 010e 	add.w	r1, r4, #14
 80018d2:	f7ff f9ed 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 80018d6:	2204      	movs	r2, #4
 80018d8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80018dc:	f104 010a 	add.w	r1, r4, #10
 80018e0:	f7ff f9e6 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 80018e4:	2204      	movs	r2, #4
 80018e6:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80018ea:	1da1      	adds	r1, r4, #6
 80018ec:	f7ff f9e0 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <wizchip_setnetinfo+0x54>)
 80018f2:	7ca2      	ldrb	r2, [r4, #18]
 80018f4:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 80018f6:	7ce2      	ldrb	r2, [r4, #19]
 80018f8:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 80018fa:	7d22      	ldrb	r2, [r4, #20]
 80018fc:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 80018fe:	7d62      	ldrb	r2, [r4, #21]
 8001900:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 8001902:	7da2      	ldrb	r2, [r4, #22]
 8001904:	4b02      	ldr	r3, [pc, #8]	@ (8001910 <wizchip_setnetinfo+0x58>)
 8001906:	701a      	strb	r2, [r3, #0]
}
 8001908:	bd10      	pop	{r4, pc}
 800190a:	bf00      	nop
 800190c:	200026b1 	.word	0x200026b1
 8001910:	200026b0 	.word	0x200026b0

08001914 <default_ip_assign>:

/* Parse message as OFFER and ACK and NACK from DHCP server.*/
int8_t   parseDHCPCMSG(void);

/* The default handler of ip assign first */
void default_ip_assign(void) {
 8001914:	b508      	push	{r3, lr}
    setSIPR(DHCP_allocated_ip);
 8001916:	2204      	movs	r2, #4
 8001918:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800191c:	4908      	ldr	r1, [pc, #32]	@ (8001940 <default_ip_assign+0x2c>)
 800191e:	f7ff f9c7 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setSUBR(DHCP_allocated_sn);
 8001922:	2204      	movs	r2, #4
 8001924:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001928:	4906      	ldr	r1, [pc, #24]	@ (8001944 <default_ip_assign+0x30>)
 800192a:	f7ff f9c1 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setGAR (DHCP_allocated_gw);
}
 800192e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setGAR (DHCP_allocated_gw);
 8001932:	2204      	movs	r2, #4
 8001934:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001938:	4903      	ldr	r1, [pc, #12]	@ (8001948 <default_ip_assign+0x34>)
 800193a:	f7ff b9b9 	b.w	8000cb0 <WIZCHIP_WRITE_BUF>
 800193e:	bf00      	nop
 8001940:	200026d6 	.word	0x200026d6
 8001944:	200026ce 	.word	0x200026ce
 8001948:	200026d2 	.word	0x200026d2

0800194c <default_ip_update>:

/* The default handler of ip changed */
void default_ip_update(void) {
 800194c:	b508      	push	{r3, lr}
    CHIPUNLOCK();
    setSYCR0(SYCR0_RST);
    CHIPLOCK();
    getSYSR();
#else
    setMR(MR_RST);
 800194e:	2180      	movs	r1, #128	@ 0x80
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff f941 	bl	8000bd8 <WIZCHIP_WRITE>
    getMR(); // for delay
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff f910 	bl	8000b7c <WIZCHIP_READ>
#endif
#else
    setMR(MR_RST);
    getMR(); // for delay
#endif
    default_ip_assign();
 800195c:	f7ff ffda 	bl	8001914 <default_ip_assign>
    setSHAR(DHCP_CHADDR);
    NETLOCK();
#else
    setSHAR(DHCP_CHADDR);
#endif
}
 8001960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setSHAR(DHCP_CHADDR);
 8001964:	2206      	movs	r2, #6
 8001966:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800196a:	4901      	ldr	r1, [pc, #4]	@ (8001970 <default_ip_update+0x24>)
 800196c:	f7ff b9a0 	b.w	8000cb0 <WIZCHIP_WRITE_BUF>
 8001970:	200026b5 	.word	0x200026b5

08001974 <default_ip_conflict>:

/* The default handler of ip changed */
void default_ip_conflict(void) {
 8001974:	b508      	push	{r3, lr}
    CHIPUNLOCK();
    setSYCR0(SYCR0_RST);
    CHIPLOCK();
    getSYSR();
#else
    setMR(MR_RST);
 8001976:	2180      	movs	r1, #128	@ 0x80
 8001978:	2000      	movs	r0, #0
 800197a:	f7ff f92d 	bl	8000bd8 <WIZCHIP_WRITE>
    getMR(); // for delay
 800197e:	2000      	movs	r0, #0
 8001980:	f7ff f8fc 	bl	8000b7c <WIZCHIP_READ>
    setSHAR(DHCP_CHADDR);
    NETLOCK();
#else
    setSHAR(DHCP_CHADDR);
#endif
}
 8001984:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setSHAR(DHCP_CHADDR);
 8001988:	2206      	movs	r2, #6
 800198a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800198e:	4901      	ldr	r1, [pc, #4]	@ (8001994 <default_ip_conflict+0x20>)
 8001990:	f7ff b98e 	b.w	8000cb0 <WIZCHIP_WRITE_BUF>
 8001994:	200026b5 	.word	0x200026b5

08001998 <reg_dhcp_cbfunc>:

/* register the call back func. */
void reg_dhcp_cbfunc(void(*ip_assign)(void), void(*ip_update)(void), void(*ip_conflict)(void)) {
 8001998:	b5f0      	push	{r4, r5, r6, r7, lr}
    dhcp_ip_assign   = default_ip_assign;
    dhcp_ip_update   = default_ip_update;
    dhcp_ip_conflict = default_ip_conflict;
    if (ip_assign) {
        dhcp_ip_assign = ip_assign;
 800199a:	4f09      	ldr	r7, [pc, #36]	@ (80019c0 <reg_dhcp_cbfunc+0x28>)
    dhcp_ip_update   = default_ip_update;
 800199c:	4c09      	ldr	r4, [pc, #36]	@ (80019c4 <reg_dhcp_cbfunc+0x2c>)
        dhcp_ip_assign = ip_assign;
 800199e:	2800      	cmp	r0, #0
 80019a0:	bf18      	it	ne
 80019a2:	4607      	movne	r7, r0
    }
    if (ip_update) {
        dhcp_ip_update = ip_update;
 80019a4:	2900      	cmp	r1, #0
 80019a6:	bf18      	it	ne
 80019a8:	460c      	movne	r4, r1
    }
    if (ip_conflict) {
        dhcp_ip_conflict = ip_conflict;
 80019aa:	2a00      	cmp	r2, #0
    dhcp_ip_conflict = default_ip_conflict;
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <reg_dhcp_cbfunc+0x30>)
        dhcp_ip_conflict = ip_conflict;
 80019ae:	bf18      	it	ne
 80019b0:	4613      	movne	r3, r2
    dhcp_ip_update   = default_ip_update;
 80019b2:	4e06      	ldr	r6, [pc, #24]	@ (80019cc <reg_dhcp_cbfunc+0x34>)
    dhcp_ip_conflict = default_ip_conflict;
 80019b4:	4d06      	ldr	r5, [pc, #24]	@ (80019d0 <reg_dhcp_cbfunc+0x38>)
        dhcp_ip_assign = ip_assign;
 80019b6:	4807      	ldr	r0, [pc, #28]	@ (80019d4 <reg_dhcp_cbfunc+0x3c>)
        dhcp_ip_update = ip_update;
 80019b8:	6034      	str	r4, [r6, #0]
        dhcp_ip_assign = ip_assign;
 80019ba:	6007      	str	r7, [r0, #0]
        dhcp_ip_conflict = ip_conflict;
 80019bc:	602b      	str	r3, [r5, #0]
    }
}
 80019be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c0:	08001915 	.word	0x08001915
 80019c4:	0800194d 	.word	0x0800194d
 80019c8:	08001975 	.word	0x08001975
 80019cc:	2000003c 	.word	0x2000003c
 80019d0:	20000038 	.word	0x20000038
 80019d4:	20000040 	.word	0x20000040

080019d8 <makeDHCPMSG>:

/* make the common DHCP message */
void makeDHCPMSG(void) {
 80019d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t  bk_mac[6];
    uint8_t* ptmp;
    uint8_t  i;
    getSHAR(bk_mac);
 80019da:	2206      	movs	r2, #6
 80019dc:	4669      	mov	r1, sp
 80019de:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80019e2:	f7ff f92b 	bl	8000c3c <WIZCHIP_READ_BUF>
    pDHCPMSG->op      = DHCP_BOOTREQUEST;
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <makeDHCPMSG+0x84>)
    pDHCPMSG->secs    = DHCP_SECS;
    ptmp              = (uint8_t*)(&pDHCPMSG->flags);
    *(ptmp + 0)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0xFF00) >> 8);
    *(ptmp + 1)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0x00FF) >> 0);

    pDHCPMSG->ciaddr[0] = 0;
 80019e8:	2500      	movs	r5, #0
    pDHCPMSG->op      = DHCP_BOOTREQUEST;
 80019ea:	681c      	ldr	r4, [r3, #0]
 80019ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <makeDHCPMSG+0x88>)

    for (i = 6; i < 16; i++) {
        pDHCPMSG->chaddr[i] = 0;
    }
    for (i = 0; i < 64; i++) {
        pDHCPMSG->sname[i]  = 0;
 80019ee:	4629      	mov	r1, r5
    pDHCPMSG->op      = DHCP_BOOTREQUEST;
 80019f0:	6023      	str	r3, [r4, #0]
    *(ptmp + 0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 80019f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a64 <makeDHCPMSG+0x8c>)
    pDHCPMSG->siaddr[0] = 0;
 80019f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
    *(ptmp + 0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 80019f8:	681b      	ldr	r3, [r3, #0]
    pDHCPMSG->giaddr[0] = 0;
 80019fa:	61a5      	str	r5, [r4, #24]
    *(ptmp + 0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 80019fc:	0e1a      	lsrs	r2, r3, #24
 80019fe:	7122      	strb	r2, [r4, #4]
    *(ptmp + 1)         = (uint8_t)((DHCP_XID & 0x00FF0000) >> 16);
 8001a00:	0c1a      	lsrs	r2, r3, #16
 8001a02:	7162      	strb	r2, [r4, #5]
    *(ptmp + 3)         = (uint8_t)((DHCP_XID & 0x000000FF) >>  0);
 8001a04:	71e3      	strb	r3, [r4, #7]
    *(ptmp + 2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 8001a06:	0a1a      	lsrs	r2, r3, #8
    pDHCPMSG->ciaddr[0] = 0;
 8001a08:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001a0c:	e9c4 3502 	strd	r3, r5, [r4, #8]
    pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <makeDHCPMSG+0x90>)
    *(ptmp + 2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 8001a12:	71a2      	strb	r2, [r4, #6]
    pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8001a14:	781a      	ldrb	r2, [r3, #0]
        pDHCPMSG->chaddr[i] = 0;
 8001a16:	8565      	strh	r5, [r4, #42]	@ 0x2a
    pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8001a18:	7722      	strb	r2, [r4, #28]
    pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 8001a1a:	785a      	ldrb	r2, [r3, #1]
        pDHCPMSG->sname[i]  = 0;
 8001a1c:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
    pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 8001a20:	7762      	strb	r2, [r4, #29]
    pDHCPMSG->chaddr[2] = DHCP_CHADDR[2];
 8001a22:	789a      	ldrb	r2, [r3, #2]
 8001a24:	77a2      	strb	r2, [r4, #30]
    pDHCPMSG->chaddr[3] = DHCP_CHADDR[3];
 8001a26:	78da      	ldrb	r2, [r3, #3]
 8001a28:	77e2      	strb	r2, [r4, #31]
    pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 8001a2a:	791a      	ldrb	r2, [r3, #4]
    pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 8001a2c:	795b      	ldrb	r3, [r3, #5]
    pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 8001a2e:	f884 2020 	strb.w	r2, [r4, #32]
    pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 8001a32:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
        pDHCPMSG->sname[i]  = 0;
 8001a36:	2240      	movs	r2, #64	@ 0x40
        pDHCPMSG->chaddr[i] = 0;
 8001a38:	f8c4 5022 	str.w	r5, [r4, #34]	@ 0x22
 8001a3c:	f8c4 5026 	str.w	r5, [r4, #38]	@ 0x26
        pDHCPMSG->sname[i]  = 0;
 8001a40:	f004 fbb0 	bl	80061a4 <memset>
    }
    for (i = 0; i < 128; i++) {
        pDHCPMSG->file[i]   = 0;
 8001a44:	2280      	movs	r2, #128	@ 0x80
 8001a46:	4629      	mov	r1, r5
 8001a48:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001a4c:	f004 fbaa 	bl	80061a4 <memset>
    }

    // MAGIC_COOKIE
    pDHCPMSG->OPT[0] = (uint8_t)((MAGIC_COOKIE & 0xFF000000) >> 24);
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <makeDHCPMSG+0x94>)
 8001a52:	f8c4 30ec 	str.w	r3, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[1] = (uint8_t)((MAGIC_COOKIE & 0x00FF0000) >> 16);
    pDHCPMSG->OPT[2] = (uint8_t)((MAGIC_COOKIE & 0x0000FF00) >>  8);
    pDHCPMSG->OPT[3] = (uint8_t) (MAGIC_COOKIE & 0x000000FF) >>  0;
}
 8001a56:	b003      	add	sp, #12
 8001a58:	bd30      	pop	{r4, r5, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200026bc 	.word	0x200026bc
 8001a60:	00060101 	.word	0x00060101
 8001a64:	200026c0 	.word	0x200026c0
 8001a68:	200026b5 	.word	0x200026b5
 8001a6c:	63538263 	.word	0x63538263

08001a70 <send_DHCP_DECLINE>:
#endif

}

/* SEND DHCP DHCPDECLINE */
void send_DHCP_DECLINE(void) {
 8001a70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    int i;
    uint8_t ip[4];
    uint16_t k = 0;

    makeDHCPMSG();
 8001a72:	f7ff ffb1 	bl	80019d8 <makeDHCPMSG>

    k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()

    *((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00) >> 8);
 8001a76:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <send_DHCP_DECLINE+0xb8>)
 8001a78:	2100      	movs	r1, #0
 8001a7a:	681c      	ldr	r4, [r3, #0]
    *((uint8_t*)(&pDHCPMSG->flags) +1) = (DHCP_FLAGSUNICAST & 0x00FF);

    // Option Request Param.
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 8001a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b2c <send_DHCP_DECLINE+0xbc>)
    *((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00) >> 8);
 8001a7e:	72a1      	strb	r1, [r4, #10]
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 8001a80:	f8c4 30f0 	str.w	r3, [r4, #240]	@ 0xf0
    pDHCPMSG->OPT[k++] = 0x01;
    pDHCPMSG->OPT[k++] = DHCP_DECLINE;

    pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
    pDHCPMSG->OPT[k++] = 0x07;
 8001a84:	f240 1307 	movw	r3, #263	@ 0x107
 8001a88:	f8a4 30f4 	strh.w	r3, [r4, #244]	@ 0xf4
    pDHCPMSG->OPT[k++] = 0x01;
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001a8c:	4b28      	ldr	r3, [pc, #160]	@ (8001b30 <send_DHCP_DECLINE+0xc0>)
    *((uint8_t*)(&pDHCPMSG->flags) +1) = (DHCP_FLAGSUNICAST & 0x00FF);
 8001a8e:	72e1      	strb	r1, [r4, #11]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001a90:	781a      	ldrb	r2, [r3, #0]
    pDHCPMSG->OPT[k++] = DHCP_SIP[3];

    pDHCPMSG->OPT[k++] = endOption;

    for (i = k; i < OPT_SIZE; i++) {
        pDHCPMSG->OPT[i] = 0;
 8001a92:	f204 1009 	addw	r0, r4, #265	@ 0x109
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001a96:	f884 20f6 	strb.w	r2, [r4, #246]	@ 0xf6
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001a9a:	785a      	ldrb	r2, [r3, #1]
 8001a9c:	f884 20f7 	strb.w	r2, [r4, #247]	@ 0xf7
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8001aa0:	789a      	ldrb	r2, [r3, #2]
 8001aa2:	f884 20f8 	strb.w	r2, [r4, #248]	@ 0xf8
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8001aa6:	78da      	ldrb	r2, [r3, #3]
 8001aa8:	f884 20f9 	strb.w	r2, [r4, #249]	@ 0xf9
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001aac:	791a      	ldrb	r2, [r3, #4]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001aae:	795b      	ldrb	r3, [r3, #5]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001ab0:	f884 20fa 	strb.w	r2, [r4, #250]	@ 0xfa
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001ab4:	f884 30fb 	strb.w	r3, [r4, #251]	@ 0xfb
    pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8001ab8:	f240 4332 	movw	r3, #1074	@ 0x432
 8001abc:	f8a4 30fc 	strh.w	r3, [r4, #252]	@ 0xfc
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8001ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b34 <send_DHCP_DECLINE+0xc4>)
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	f884 20fe 	strb.w	r2, [r4, #254]	@ 0xfe
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8001ac8:	785a      	ldrb	r2, [r3, #1]
 8001aca:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8001ace:	789a      	ldrb	r2, [r3, #2]
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8001ad0:	78db      	ldrb	r3, [r3, #3]
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8001ad2:	f884 2100 	strb.w	r2, [r4, #256]	@ 0x100
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8001ad6:	f884 3101 	strb.w	r3, [r4, #257]	@ 0x101
    pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8001ada:	f240 4336 	movw	r3, #1078	@ 0x436
 8001ade:	f8a4 3102 	strh.w	r3, [r4, #258]	@ 0x102
    pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <send_DHCP_DECLINE+0xc8>)
 8001ae4:	781a      	ldrb	r2, [r3, #0]
 8001ae6:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
    pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8001aea:	785a      	ldrb	r2, [r3, #1]
 8001aec:	f884 2105 	strb.w	r2, [r4, #261]	@ 0x105
    pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8001af0:	789a      	ldrb	r2, [r3, #2]
 8001af2:	f884 2106 	strb.w	r2, [r4, #262]	@ 0x106
    pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8001af6:	78db      	ldrb	r3, [r3, #3]
        pDHCPMSG->OPT[i] = 0;
 8001af8:	f240 121b 	movw	r2, #283	@ 0x11b
    pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8001afc:	f884 3107 	strb.w	r3, [r4, #263]	@ 0x107
    pDHCPMSG->OPT[k++] = endOption;
 8001b00:	23ff      	movs	r3, #255	@ 0xff
 8001b02:	f884 3108 	strb.w	r3, [r4, #264]	@ 0x108
        pDHCPMSG->OPT[i] = 0;
 8001b06:	f004 fb4d 	bl	80061a4 <memset>
    }

    //send broadcasting packet
    ip[0] = 0xFF;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	9303      	str	r3, [sp, #12]
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT, 4);
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8001b10:	2343      	movs	r3, #67	@ 0x43
 8001b12:	480a      	ldr	r0, [pc, #40]	@ (8001b3c <send_DHCP_DECLINE+0xcc>)
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	f44f 7209 	mov.w	r2, #548	@ 0x224
 8001b1a:	4621      	mov	r1, r4
 8001b1c:	ab03      	add	r3, sp, #12
 8001b1e:	7800      	ldrb	r0, [r0, #0]
 8001b20:	f7ff fe12 	bl	8001748 <sendto_W5x00>
#endif
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
#endif
}
 8001b24:	b004      	add	sp, #16
 8001b26:	bd10      	pop	{r4, pc}
 8001b28:	200026bc 	.word	0x200026bc
 8001b2c:	3d040135 	.word	0x3d040135
 8001b30:	200026b5 	.word	0x200026b5
 8001b34:	200026d6 	.word	0x200026d6
 8001b38:	200026e2 	.word	0x200026e2
 8001b3c:	200026e6 	.word	0x200026e6

08001b40 <parseDHCPMSG>:

/* PARSE REPLY pDHCPMSG */
int8_t parseDHCPMSG(void) {
 8001b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if 1
    // 20231019 taylor
    uint8_t addr_len;
#endif

    if ((len = getSn_RX_RSR(DHCP_SOCKET)) > 0) {
 8001b44:	4d76      	ldr	r5, [pc, #472]	@ (8001d20 <parseDHCPMSG+0x1e0>)
int8_t parseDHCPMSG(void) {
 8001b46:	b089      	sub	sp, #36	@ 0x24
    if ((len = getSn_RX_RSR(DHCP_SOCKET)) > 0) {
 8001b48:	7828      	ldrb	r0, [r5, #0]
 8001b4a:	f7ff f90c 	bl	8000d66 <getSn_RX_RSR>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	b918      	cbnz	r0, 8001b5a <parseDHCPMSG+0x1a>
#endif
#ifdef _DHCP_DEBUG_
        printf("DHCP message : %d.%d.%d.%d(%d) %d received. \r\n", svr_addr[0], svr_addr[1], svr_addr[2], svr_addr[3], svr_port, len);
#endif
    } else {
        return 0;
 8001b52:	2000      	movs	r0, #0
                break;
            } // switch
        } // while
    } // if
    return	type;
}
 8001b54:	b009      	add	sp, #36	@ 0x24
 8001b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port);
 8001b5a:	f10d 0316 	add.w	r3, sp, #22
 8001b5e:	4c71      	ldr	r4, [pc, #452]	@ (8001d24 <parseDHCPMSG+0x1e4>)
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	6821      	ldr	r1, [r4, #0]
 8001b64:	ab06      	add	r3, sp, #24
 8001b66:	7828      	ldrb	r0, [r5, #0]
 8001b68:	f7ff fdf8 	bl	800175c <recvfrom_W5x00>
    if (svr_port == DHCP_SERVER_PORT) {
 8001b6c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8001b70:	2b43      	cmp	r3, #67	@ 0x43
 8001b72:	f040 80d3 	bne.w	8001d1c <parseDHCPMSG+0x1dc>
        if ((pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 8001b76:	6822      	ldr	r2, [r4, #0]
 8001b78:	4b6b      	ldr	r3, [pc, #428]	@ (8001d28 <parseDHCPMSG+0x1e8>)
 8001b7a:	7f14      	ldrb	r4, [r2, #28]
 8001b7c:	7819      	ldrb	r1, [r3, #0]
 8001b7e:	428c      	cmp	r4, r1
 8001b80:	d1e7      	bne.n	8001b52 <parseDHCPMSG+0x12>
 8001b82:	7f54      	ldrb	r4, [r2, #29]
 8001b84:	7859      	ldrb	r1, [r3, #1]
 8001b86:	428c      	cmp	r4, r1
 8001b88:	d1e3      	bne.n	8001b52 <parseDHCPMSG+0x12>
 8001b8a:	7f94      	ldrb	r4, [r2, #30]
 8001b8c:	7899      	ldrb	r1, [r3, #2]
 8001b8e:	428c      	cmp	r4, r1
 8001b90:	d1df      	bne.n	8001b52 <parseDHCPMSG+0x12>
                (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 8001b92:	7fd4      	ldrb	r4, [r2, #31]
 8001b94:	78d9      	ldrb	r1, [r3, #3]
 8001b96:	428c      	cmp	r4, r1
 8001b98:	d1db      	bne.n	8001b52 <parseDHCPMSG+0x12>
 8001b9a:	f892 4020 	ldrb.w	r4, [r2, #32]
 8001b9e:	7919      	ldrb	r1, [r3, #4]
 8001ba0:	428c      	cmp	r4, r1
 8001ba2:	d1d6      	bne.n	8001b52 <parseDHCPMSG+0x12>
                (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])) {
 8001ba4:	f892 1021 	ldrb.w	r1, [r2, #33]	@ 0x21
 8001ba8:	795b      	ldrb	r3, [r3, #5]
 8001baa:	4299      	cmp	r1, r3
 8001bac:	d1d1      	bne.n	8001b52 <parseDHCPMSG+0x12>
        if ((DHCP_SIP[0] != 0) || (DHCP_SIP[1] != 0) || (DHCP_SIP[2] != 0) || (DHCP_SIP[3] != 0)) {
 8001bae:	495f      	ldr	r1, [pc, #380]	@ (8001d2c <parseDHCPMSG+0x1ec>)
            if (((svr_addr[0] != DHCP_SIP[0]) || (svr_addr[1] != DHCP_SIP[1]) || (svr_addr[2] != DHCP_SIP[2]) || (svr_addr[3] != DHCP_SIP[3])) &&
 8001bb0:	f89d e018 	ldrb.w	lr, [sp, #24]
        if ((DHCP_SIP[0] != 0) || (DHCP_SIP[1] != 0) || (DHCP_SIP[2] != 0) || (DHCP_SIP[3] != 0)) {
 8001bb4:	780f      	ldrb	r7, [r1, #0]
 8001bb6:	784e      	ldrb	r6, [r1, #1]
 8001bb8:	788d      	ldrb	r5, [r1, #2]
 8001bba:	78cc      	ldrb	r4, [r1, #3]
 8001bbc:	ea47 0306 	orr.w	r3, r7, r6
 8001bc0:	432b      	orrs	r3, r5
 8001bc2:	4323      	orrs	r3, r4
 8001bc4:	d020      	beq.n	8001c08 <parseDHCPMSG+0xc8>
            if (((svr_addr[0] != DHCP_SIP[0]) || (svr_addr[1] != DHCP_SIP[1]) || (svr_addr[2] != DHCP_SIP[2]) || (svr_addr[3] != DHCP_SIP[3])) &&
 8001bc6:	4577      	cmp	r7, lr
 8001bc8:	d10b      	bne.n	8001be2 <parseDHCPMSG+0xa2>
 8001bca:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8001bce:	42b3      	cmp	r3, r6
 8001bd0:	d107      	bne.n	8001be2 <parseDHCPMSG+0xa2>
 8001bd2:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8001bd6:	42ab      	cmp	r3, r5
 8001bd8:	d103      	bne.n	8001be2 <parseDHCPMSG+0xa2>
 8001bda:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8001bde:	42a3      	cmp	r3, r4
 8001be0:	d012      	beq.n	8001c08 <parseDHCPMSG+0xc8>
                    ((svr_addr[0] != DHCP_REAL_SIP[0]) || (svr_addr[1] != DHCP_REAL_SIP[1]) || (svr_addr[2] != DHCP_REAL_SIP[2]) || (svr_addr[3] != DHCP_REAL_SIP[3]))) {
 8001be2:	4b53      	ldr	r3, [pc, #332]	@ (8001d30 <parseDHCPMSG+0x1f0>)
            if (((svr_addr[0] != DHCP_SIP[0]) || (svr_addr[1] != DHCP_SIP[1]) || (svr_addr[2] != DHCP_SIP[2]) || (svr_addr[3] != DHCP_SIP[3])) &&
 8001be4:	781c      	ldrb	r4, [r3, #0]
 8001be6:	4574      	cmp	r4, lr
 8001be8:	d1b3      	bne.n	8001b52 <parseDHCPMSG+0x12>
                    ((svr_addr[0] != DHCP_REAL_SIP[0]) || (svr_addr[1] != DHCP_REAL_SIP[1]) || (svr_addr[2] != DHCP_REAL_SIP[2]) || (svr_addr[3] != DHCP_REAL_SIP[3]))) {
 8001bea:	f89d 5019 	ldrb.w	r5, [sp, #25]
 8001bee:	785c      	ldrb	r4, [r3, #1]
 8001bf0:	42a5      	cmp	r5, r4
 8001bf2:	d1ae      	bne.n	8001b52 <parseDHCPMSG+0x12>
 8001bf4:	f89d 501a 	ldrb.w	r5, [sp, #26]
 8001bf8:	789c      	ldrb	r4, [r3, #2]
 8001bfa:	42a5      	cmp	r5, r4
 8001bfc:	d1a9      	bne.n	8001b52 <parseDHCPMSG+0x12>
 8001bfe:	f89d 401b 	ldrb.w	r4, [sp, #27]
 8001c02:	78db      	ldrb	r3, [r3, #3]
 8001c04:	429c      	cmp	r4, r3
 8001c06:	d1a4      	bne.n	8001b52 <parseDHCPMSG+0x12>
        e = p + (len - 240);
 8001c08:	b280      	uxth	r0, r0
        p = p + 240;      // 240 = sizeof(RIP_MSG) + MAGIC_COOKIE size in RIP_MSG.opt - sizeof(RIP_MSG.opt)
 8001c0a:	f102 03f0 	add.w	r3, r2, #240	@ 0xf0
        e = p + (len - 240);
 8001c0e:	4402      	add	r2, r0
                DHCP_REAL_SIP[1] = svr_addr[1];
 8001c10:	f89d 0019 	ldrb.w	r0, [sp, #25]
                DHCP_REAL_SIP[2] = svr_addr[2];
 8001c14:	f89d 901a 	ldrb.w	r9, [sp, #26]
                DHCP_REAL_SIP[1] = svr_addr[1];
 8001c18:	9003      	str	r0, [sp, #12]
    uint8_t type = 0;
 8001c1a:	2000      	movs	r0, #0
                DHCP_REAL_SIP[3] = svr_addr[3];
 8001c1c:	f89d a01b 	ldrb.w	sl, [sp, #27]
                dhcp_lease_time  = *p++;
 8001c20:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 8001d34 <parseDHCPMSG+0x1f4>
                DHCP_REAL_SIP[0] = svr_addr[0];
 8001c24:	4d42      	ldr	r5, [pc, #264]	@ (8001d30 <parseDHCPMSG+0x1f0>)
                DHCP_allocated_dns[0] = *p++;
 8001c26:	4e44      	ldr	r6, [pc, #272]	@ (8001d38 <parseDHCPMSG+0x1f8>)
                DHCP_allocated_gw[0] = *p++;
 8001c28:	4f44      	ldr	r7, [pc, #272]	@ (8001d3c <parseDHCPMSG+0x1fc>)
                DHCP_allocated_sn[0] = *p++;
 8001c2a:	f8df c114 	ldr.w	ip, [pc, #276]	@ 8001d40 <parseDHCPMSG+0x200>
        while (p < e) {
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d301      	bcc.n	8001c36 <parseDHCPMSG+0xf6>
    return	type;
 8001c32:	b240      	sxtb	r0, r0
 8001c34:	e78e      	b.n	8001b54 <parseDHCPMSG+0x14>
            switch (*p) {
 8001c36:	781c      	ldrb	r4, [r3, #0]
 8001c38:	2c33      	cmp	r4, #51	@ 0x33
 8001c3a:	d04b      	beq.n	8001cd4 <parseDHCPMSG+0x194>
 8001c3c:	d809      	bhi.n	8001c52 <parseDHCPMSG+0x112>
 8001c3e:	2c06      	cmp	r4, #6
 8001c40:	d80d      	bhi.n	8001c5e <parseDHCPMSG+0x11e>
 8001c42:	2c06      	cmp	r4, #6
 8001c44:	d80b      	bhi.n	8001c5e <parseDHCPMSG+0x11e>
 8001c46:	e8df f004 	tbb	[pc, r4]
 8001c4a:	110c      	.short	0x110c
 8001c4c:	0a0a1f0a 	.word	0x0a0a1f0a
 8001c50:	33          	.byte	0x33
 8001c51:	00          	.byte	0x00
 8001c52:	2c36      	cmp	r4, #54	@ 0x36
 8001c54:	d04f      	beq.n	8001cf6 <parseDHCPMSG+0x1b6>
 8001c56:	2cff      	cmp	r4, #255	@ 0xff
 8001c58:	d05e      	beq.n	8001d18 <parseDHCPMSG+0x1d8>
 8001c5a:	2c35      	cmp	r4, #53	@ 0x35
 8001c5c:	d003      	beq.n	8001c66 <parseDHCPMSG+0x126>
                p += opt_len;
 8001c5e:	785c      	ldrb	r4, [r3, #1]
 8001c60:	e023      	b.n	8001caa <parseDHCPMSG+0x16a>
                p++;
 8001c62:	3301      	adds	r3, #1
                break;
 8001c64:	e7e3      	b.n	8001c2e <parseDHCPMSG+0xee>
                type = *p++;
 8001c66:	7898      	ldrb	r0, [r3, #2]
 8001c68:	3303      	adds	r3, #3
                break;
 8001c6a:	e7e0      	b.n	8001c2e <parseDHCPMSG+0xee>
                DHCP_allocated_sn[0] = *p++;
 8001c6c:	789c      	ldrb	r4, [r3, #2]
 8001c6e:	f88c 4000 	strb.w	r4, [ip]
                DHCP_allocated_sn[1] = *p++;
 8001c72:	78dc      	ldrb	r4, [r3, #3]
 8001c74:	f88c 4001 	strb.w	r4, [ip, #1]
                DHCP_allocated_sn[2] = *p++;
 8001c78:	791c      	ldrb	r4, [r3, #4]
 8001c7a:	f88c 4002 	strb.w	r4, [ip, #2]
                DHCP_allocated_sn[3] = *p++;
 8001c7e:	795c      	ldrb	r4, [r3, #5]
 8001c80:	f88c 4003 	strb.w	r4, [ip, #3]
                DHCP_SIP[3] = *p++;
 8001c84:	3306      	adds	r3, #6
                break;
 8001c86:	e7d2      	b.n	8001c2e <parseDHCPMSG+0xee>
                DHCP_allocated_gw[0] = *p++;
 8001c88:	f893 b002 	ldrb.w	fp, [r3, #2]
                opt_len = *p++;
 8001c8c:	785c      	ldrb	r4, [r3, #1]
                DHCP_allocated_gw[0] = *p++;
 8001c8e:	f887 b000 	strb.w	fp, [r7]
                DHCP_allocated_gw[1] = *p++;
 8001c92:	f893 b003 	ldrb.w	fp, [r3, #3]
 8001c96:	f887 b001 	strb.w	fp, [r7, #1]
                DHCP_allocated_gw[2] = *p++;
 8001c9a:	f893 b004 	ldrb.w	fp, [r3, #4]
 8001c9e:	f887 b002 	strb.w	fp, [r7, #2]
                DHCP_allocated_gw[3] = *p++;
 8001ca2:	f893 b005 	ldrb.w	fp, [r3, #5]
 8001ca6:	f887 b003 	strb.w	fp, [r7, #3]
                p = p + (opt_len - 4);
 8001caa:	3402      	adds	r4, #2
                p += opt_len;
 8001cac:	4423      	add	r3, r4
                break;
 8001cae:	e7be      	b.n	8001c2e <parseDHCPMSG+0xee>
                DHCP_allocated_dns[0] = *p++;
 8001cb0:	f893 b002 	ldrb.w	fp, [r3, #2]
                opt_len = *p++;
 8001cb4:	785c      	ldrb	r4, [r3, #1]
                DHCP_allocated_dns[0] = *p++;
 8001cb6:	f886 b000 	strb.w	fp, [r6]
                DHCP_allocated_dns[1] = *p++;
 8001cba:	f893 b003 	ldrb.w	fp, [r3, #3]
 8001cbe:	f886 b001 	strb.w	fp, [r6, #1]
                DHCP_allocated_dns[2] = *p++;
 8001cc2:	f893 b004 	ldrb.w	fp, [r3, #4]
 8001cc6:	f886 b002 	strb.w	fp, [r6, #2]
                DHCP_allocated_dns[3] = *p++;
 8001cca:	f893 b005 	ldrb.w	fp, [r3, #5]
 8001cce:	f886 b003 	strb.w	fp, [r6, #3]
                p = p + (opt_len - 4);
 8001cd2:	e7ea      	b.n	8001caa <parseDHCPMSG+0x16a>
                dhcp_lease_time  = *p++;
 8001cd4:	f893 b002 	ldrb.w	fp, [r3, #2]
 8001cd8:	f8c8 b000 	str.w	fp, [r8]
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8001cdc:	78dc      	ldrb	r4, [r3, #3]
 8001cde:	eb04 240b 	add.w	r4, r4, fp, lsl #8
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8001ce2:	f893 b004 	ldrb.w	fp, [r3, #4]
 8001ce6:	eb0b 2b04 	add.w	fp, fp, r4, lsl #8
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8001cea:	795c      	ldrb	r4, [r3, #5]
 8001cec:	eb04 240b 	add.w	r4, r4, fp, lsl #8
 8001cf0:	f8c8 4000 	str.w	r4, [r8]
                break;
 8001cf4:	e7c6      	b.n	8001c84 <parseDHCPMSG+0x144>
                DHCP_SIP[0] = *p++;
 8001cf6:	789c      	ldrb	r4, [r3, #2]
                DHCP_REAL_SIP[0] = svr_addr[0];
 8001cf8:	f885 e000 	strb.w	lr, [r5]
                DHCP_SIP[0] = *p++;
 8001cfc:	700c      	strb	r4, [r1, #0]
                DHCP_SIP[1] = *p++;
 8001cfe:	78dc      	ldrb	r4, [r3, #3]
                DHCP_REAL_SIP[2] = svr_addr[2];
 8001d00:	f885 9002 	strb.w	r9, [r5, #2]
                DHCP_SIP[1] = *p++;
 8001d04:	704c      	strb	r4, [r1, #1]
                DHCP_SIP[2] = *p++;
 8001d06:	791c      	ldrb	r4, [r3, #4]
                DHCP_REAL_SIP[3] = svr_addr[3];
 8001d08:	f885 a003 	strb.w	sl, [r5, #3]
                DHCP_SIP[2] = *p++;
 8001d0c:	708c      	strb	r4, [r1, #2]
                DHCP_SIP[3] = *p++;
 8001d0e:	795c      	ldrb	r4, [r3, #5]
 8001d10:	70cc      	strb	r4, [r1, #3]
                DHCP_REAL_SIP[1] = svr_addr[1];
 8001d12:	9c03      	ldr	r4, [sp, #12]
 8001d14:	706c      	strb	r4, [r5, #1]
                DHCP_REAL_SIP[3] = svr_addr[3];
 8001d16:	e7b5      	b.n	8001c84 <parseDHCPMSG+0x144>
            switch (*p) {
 8001d18:	4613      	mov	r3, r2
 8001d1a:	e788      	b.n	8001c2e <parseDHCPMSG+0xee>
    uint8_t type = 0;
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	e788      	b.n	8001c32 <parseDHCPMSG+0xf2>
 8001d20:	200026e6 	.word	0x200026e6
 8001d24:	200026bc 	.word	0x200026bc
 8001d28:	200026b5 	.word	0x200026b5
 8001d2c:	200026e2 	.word	0x200026e2
 8001d30:	200026de 	.word	0x200026de
 8001d34:	20000050 	.word	0x20000050
 8001d38:	200026ca 	.word	0x200026ca
 8001d3c:	200026d2 	.word	0x200026d2
 8001d40:	200026ce 	.word	0x200026ce

08001d44 <check_DHCP_leasedIP>:
        reset_DHCP_timeout();
    }
    return ret;
}

int8_t check_DHCP_leasedIP(void) {
 8001d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t tmp;
    int32_t ret;

    //WIZchip RCR value changed for ARP Timeout count control
    tmp = getRCR();
 8001d46:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001d4a:	f7fe ff17 	bl	8000b7c <WIZCHIP_READ>
    setRCR(0x03);
 8001d4e:	2103      	movs	r1, #3
    tmp = getRCR();
 8001d50:	4605      	mov	r5, r0
    setRCR(0x03);
 8001d52:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001d56:	f7fe ff3f 	bl	8000bd8 <WIZCHIP_WRITE>
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000, 4);
#else
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
 8001d5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d5e:	480e      	ldr	r0, [pc, #56]	@ (8001d98 <check_DHCP_leasedIP+0x54>)
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2211      	movs	r2, #17
 8001d64:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <check_DHCP_leasedIP+0x58>)
 8001d66:	490e      	ldr	r1, [pc, #56]	@ (8001da0 <check_DHCP_leasedIP+0x5c>)
 8001d68:	7800      	ldrb	r0, [r0, #0]
 8001d6a:	f7ff fced 	bl	8001748 <sendto_W5x00>
 8001d6e:	4604      	mov	r4, r0
#else
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
#endif

    // RCR value restore
    setRCR(tmp);
 8001d70:	4629      	mov	r1, r5
 8001d72:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001d76:	f7fe ff2f 	bl	8000bd8 <WIZCHIP_WRITE>

    if (ret == SOCKERR_TIMEOUT) {
 8001d7a:	340d      	adds	r4, #13
 8001d7c:	d00a      	beq.n	8001d94 <check_DHCP_leasedIP+0x50>
#endif

        return 1;
    } else {
        // Received ARP reply or etc : IP address conflict occur, DHCP Failed
        send_DHCP_DECLINE();
 8001d7e:	f7ff fe77 	bl	8001a70 <send_DHCP_DECLINE>

        ret = dhcp_tick_1s;
 8001d82:	4a08      	ldr	r2, [pc, #32]	@ (8001da4 <check_DHCP_leasedIP+0x60>)
 8001d84:	6811      	ldr	r1, [r2, #0]
        while ((dhcp_tick_1s - ret) < 2) ;  // wait for 1s over; wait to complete to send DECLINE message;
 8001d86:	6813      	ldr	r3, [r2, #0]
 8001d88:	1a5b      	subs	r3, r3, r1
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d9fb      	bls.n	8001d86 <check_DHCP_leasedIP+0x42>
 8001d8e:	2000      	movs	r0, #0

        return 0;
    }
}
 8001d90:	b003      	add	sp, #12
 8001d92:	bd30      	pop	{r4, r5, pc}
        return 1;
 8001d94:	2001      	movs	r0, #1
 8001d96:	e7fb      	b.n	8001d90 <check_DHCP_leasedIP+0x4c>
 8001d98:	200026e6 	.word	0x200026e6
 8001d9c:	200026d6 	.word	0x200026d6
 8001da0:	080075a6 	.word	0x080075a6
 8001da4:	200026c4 	.word	0x200026c4

08001da8 <reset_DHCP_timeout>:
}


/* Reset the DHCP timeout count and retry count. */
void reset_DHCP_timeout(void) {
    dhcp_tick_1s = 0;
 8001da8:	2300      	movs	r3, #0
    dhcp_tick_next = DHCP_WAIT_TIME;
 8001daa:	210a      	movs	r1, #10
    dhcp_tick_1s = 0;
 8001dac:	4a03      	ldr	r2, [pc, #12]	@ (8001dbc <reset_DHCP_timeout+0x14>)
 8001dae:	6013      	str	r3, [r2, #0]
    dhcp_tick_next = DHCP_WAIT_TIME;
 8001db0:	4a03      	ldr	r2, [pc, #12]	@ (8001dc0 <reset_DHCP_timeout+0x18>)
 8001db2:	6011      	str	r1, [r2, #0]
    dhcp_retry_count = 0;
 8001db4:	4a03      	ldr	r2, [pc, #12]	@ (8001dc4 <reset_DHCP_timeout+0x1c>)
 8001db6:	7013      	strb	r3, [r2, #0]
}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	200026c4 	.word	0x200026c4
 8001dc0:	2000004c 	.word	0x2000004c
 8001dc4:	200026c8 	.word	0x200026c8

08001dc8 <DHCP_init>:
    uint8_t zeroip[4] = {0, 0, 0, 0};
 8001dc8:	2300      	movs	r3, #0
void DHCP_init(uint8_t s, uint8_t * buf) {
 8001dca:	b573      	push	{r0, r1, r4, r5, r6, lr}
    getSHAR(DHCP_CHADDR);
 8001dcc:	4c24      	ldr	r4, [pc, #144]	@ (8001e60 <DHCP_init+0x98>)
 8001dce:	2206      	movs	r2, #6
void DHCP_init(uint8_t s, uint8_t * buf) {
 8001dd0:	4606      	mov	r6, r0
 8001dd2:	460d      	mov	r5, r1
    getSHAR(DHCP_CHADDR);
 8001dd4:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001dd8:	4621      	mov	r1, r4
    uint8_t zeroip[4] = {0, 0, 0, 0};
 8001dda:	9301      	str	r3, [sp, #4]
    getSHAR(DHCP_CHADDR);
 8001ddc:	f7fe ff2e 	bl	8000c3c <WIZCHIP_READ_BUF>
    if ((DHCP_CHADDR[0] | DHCP_CHADDR[1]  | DHCP_CHADDR[2] | DHCP_CHADDR[3] | DHCP_CHADDR[4] | DHCP_CHADDR[5]) == 0x00) {
 8001de0:	7862      	ldrb	r2, [r4, #1]
 8001de2:	7823      	ldrb	r3, [r4, #0]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	78a2      	ldrb	r2, [r4, #2]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	78e2      	ldrb	r2, [r4, #3]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	7922      	ldrb	r2, [r4, #4]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	7962      	ldrb	r2, [r4, #5]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	d10d      	bne.n	8001e14 <DHCP_init+0x4c>
        DHCP_CHADDR[1] = 0x08;
 8001df8:	2208      	movs	r2, #8
 8001dfa:	7062      	strb	r2, [r4, #1]
        DHCP_CHADDR[2] = 0xdc;
 8001dfc:	22dc      	movs	r2, #220	@ 0xdc
        setSHAR(DHCP_CHADDR);
 8001dfe:	4621      	mov	r1, r4
        DHCP_CHADDR[2] = 0xdc;
 8001e00:	70a2      	strb	r2, [r4, #2]
        setSHAR(DHCP_CHADDR);
 8001e02:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001e06:	2206      	movs	r2, #6
        DHCP_CHADDR[0] = 0x00;
 8001e08:	7023      	strb	r3, [r4, #0]
        DHCP_CHADDR[3] = 0x00;
 8001e0a:	70e3      	strb	r3, [r4, #3]
        DHCP_CHADDR[4] = 0x00;
 8001e0c:	7123      	strb	r3, [r4, #4]
        DHCP_CHADDR[5] = 0x00;
 8001e0e:	7163      	strb	r3, [r4, #5]
        setSHAR(DHCP_CHADDR);
 8001e10:	f7fe ff4e 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    DHCP_SOCKET = s; // SOCK_DHCP
 8001e14:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <DHCP_init+0x9c>)
        DHCP_XID += DHCP_CHADDR[4];
 8001e16:	7920      	ldrb	r0, [r4, #4]
    DHCP_SOCKET = s; // SOCK_DHCP
 8001e18:	701e      	strb	r6, [r3, #0]
    pDHCPMSG = (RIP_MSG*)buf;
 8001e1a:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <DHCP_init+0xa0>)
        DHCP_XID += DHCP_CHADDR[3];
 8001e1c:	78e1      	ldrb	r1, [r4, #3]
    pDHCPMSG = (RIP_MSG*)buf;
 8001e1e:	601d      	str	r5, [r3, #0]
        DHCP_XID += DHCP_CHADDR[4];
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <DHCP_init+0xa4>)
        DHCP_XID += DHCP_CHADDR[5];
 8001e22:	7962      	ldrb	r2, [r4, #5]
        DHCP_XID += DHCP_CHADDR[4];
 8001e24:	180c      	adds	r4, r1, r0
 8001e26:	4423      	add	r3, r4
        DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 8001e28:	4041      	eors	r1, r0
        DHCP_XID += DHCP_CHADDR[5];
 8001e2a:	4413      	add	r3, r2
        DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 8001e2c:	404a      	eors	r2, r1
 8001e2e:	4413      	add	r3, r2
 8001e30:	4a0f      	ldr	r2, [pc, #60]	@ (8001e70 <DHCP_init+0xa8>)
    setSIPR(zeroip);
 8001e32:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
        DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 8001e36:	6013      	str	r3, [r2, #0]
    setSIPR(zeroip);
 8001e38:	2204      	movs	r2, #4
 8001e3a:	eb0d 0102 	add.w	r1, sp, r2
 8001e3e:	f7fe ff37 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    setGAR(zeroip);
 8001e42:	2204      	movs	r2, #4
 8001e44:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001e48:	eb0d 0102 	add.w	r1, sp, r2
 8001e4c:	f7fe ff30 	bl	8000cb0 <WIZCHIP_WRITE_BUF>
    reset_DHCP_timeout();
 8001e50:	f7ff ffaa 	bl	8001da8 <reset_DHCP_timeout>
    dhcp_state = STATE_DHCP_INIT;
 8001e54:	2200      	movs	r2, #0
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <DHCP_init+0xac>)
 8001e58:	701a      	strb	r2, [r3, #0]
}
 8001e5a:	b002      	add	sp, #8
 8001e5c:	bd70      	pop	{r4, r5, r6, pc}
 8001e5e:	bf00      	nop
 8001e60:	200026b5 	.word	0x200026b5
 8001e64:	200026e6 	.word	0x200026e6
 8001e68:	200026bc 	.word	0x200026bc
 8001e6c:	12345678 	.word	0x12345678
 8001e70:	200026c0 	.word	0x200026c0
 8001e74:	200026c9 	.word	0x200026c9

08001e78 <DHCP_time_handler>:

void DHCP_time_handler(void) {
    dhcp_tick_1s++;
 8001e78:	4a02      	ldr	r2, [pc, #8]	@ (8001e84 <DHCP_time_handler+0xc>)
 8001e7a:	6813      	ldr	r3, [r2, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	6013      	str	r3, [r2, #0]
}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	200026c4 	.word	0x200026c4

08001e88 <getIPfromDHCP>:

void getIPfromDHCP(uint8_t* ip) {
    ip[0] = DHCP_allocated_ip[0];
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <getIPfromDHCP+0x14>)
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	7002      	strb	r2, [r0, #0]
    ip[1] = DHCP_allocated_ip[1];
 8001e8e:	785a      	ldrb	r2, [r3, #1]
 8001e90:	7042      	strb	r2, [r0, #1]
    ip[2] = DHCP_allocated_ip[2];
 8001e92:	789a      	ldrb	r2, [r3, #2]
 8001e94:	7082      	strb	r2, [r0, #2]
    ip[3] = DHCP_allocated_ip[3];
 8001e96:	78db      	ldrb	r3, [r3, #3]
 8001e98:	70c3      	strb	r3, [r0, #3]
}
 8001e9a:	4770      	bx	lr
 8001e9c:	200026d6 	.word	0x200026d6

08001ea0 <getGWfromDHCP>:

void getGWfromDHCP(uint8_t* ip) {
    ip[0] = DHCP_allocated_gw[0];
 8001ea0:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <getGWfromDHCP+0x14>)
 8001ea2:	781a      	ldrb	r2, [r3, #0]
 8001ea4:	7002      	strb	r2, [r0, #0]
    ip[1] = DHCP_allocated_gw[1];
 8001ea6:	785a      	ldrb	r2, [r3, #1]
 8001ea8:	7042      	strb	r2, [r0, #1]
    ip[2] = DHCP_allocated_gw[2];
 8001eaa:	789a      	ldrb	r2, [r3, #2]
 8001eac:	7082      	strb	r2, [r0, #2]
    ip[3] = DHCP_allocated_gw[3];
 8001eae:	78db      	ldrb	r3, [r3, #3]
 8001eb0:	70c3      	strb	r3, [r0, #3]
}
 8001eb2:	4770      	bx	lr
 8001eb4:	200026d2 	.word	0x200026d2

08001eb8 <getSNfromDHCP>:

void getSNfromDHCP(uint8_t* ip) {
    ip[0] = DHCP_allocated_sn[0];
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <getSNfromDHCP+0x14>)
 8001eba:	781a      	ldrb	r2, [r3, #0]
 8001ebc:	7002      	strb	r2, [r0, #0]
    ip[1] = DHCP_allocated_sn[1];
 8001ebe:	785a      	ldrb	r2, [r3, #1]
 8001ec0:	7042      	strb	r2, [r0, #1]
    ip[2] = DHCP_allocated_sn[2];
 8001ec2:	789a      	ldrb	r2, [r3, #2]
 8001ec4:	7082      	strb	r2, [r0, #2]
    ip[3] = DHCP_allocated_sn[3];
 8001ec6:	78db      	ldrb	r3, [r3, #3]
 8001ec8:	70c3      	strb	r3, [r0, #3]
}
 8001eca:	4770      	bx	lr
 8001ecc:	200026ce 	.word	0x200026ce

08001ed0 <getDNSfromDHCP>:

void getDNSfromDHCP(uint8_t* ip) {
    ip[0] = DHCP_allocated_dns[0];
 8001ed0:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <getDNSfromDHCP+0x14>)
 8001ed2:	781a      	ldrb	r2, [r3, #0]
 8001ed4:	7002      	strb	r2, [r0, #0]
    ip[1] = DHCP_allocated_dns[1];
 8001ed6:	785a      	ldrb	r2, [r3, #1]
 8001ed8:	7042      	strb	r2, [r0, #1]
    ip[2] = DHCP_allocated_dns[2];
 8001eda:	789a      	ldrb	r2, [r3, #2]
 8001edc:	7082      	strb	r2, [r0, #2]
    ip[3] = DHCP_allocated_dns[3];
 8001ede:	78db      	ldrb	r3, [r3, #3]
 8001ee0:	70c3      	strb	r3, [r0, #3]
}
 8001ee2:	4770      	bx	lr
 8001ee4:	200026ca 	.word	0x200026ca

08001ee8 <NibbleToHex>:
uint32_t getDHCPLeasetime(void) {
    return dhcp_lease_time;
}

char NibbleToHex(uint8_t nibble) {
    nibble &= 0x0F;
 8001ee8:	f000 000f 	and.w	r0, r0, #15
    if (nibble <= 9) {
 8001eec:	2809      	cmp	r0, #9
        return nibble + '0';
 8001eee:	bf94      	ite	ls
 8001ef0:	3030      	addls	r0, #48	@ 0x30
    } else {
        return nibble + ('A' - 0x0A);
 8001ef2:	3037      	addhi	r0, #55	@ 0x37
    }
}
 8001ef4:	4770      	bx	lr
	...

08001ef8 <send_DHCP_DISCOVER>:
void send_DHCP_DISCOVER(void) {
 8001ef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001efc:	b085      	sub	sp, #20
    makeDHCPMSG();
 8001efe:	f7ff fd6b 	bl	80019d8 <makeDHCPMSG>
    DHCP_SIP[0] = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	4a62      	ldr	r2, [pc, #392]	@ (8002090 <send_DHCP_DISCOVER+0x198>)
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8001f06:	4863      	ldr	r0, [pc, #396]	@ (8002094 <send_DHCP_DISCOVER+0x19c>)
    DHCP_SIP[0] = 0;
 8001f08:	7013      	strb	r3, [r2, #0]
    DHCP_SIP[1] = 0;
 8001f0a:	7053      	strb	r3, [r2, #1]
    DHCP_SIP[2] = 0;
 8001f0c:	7093      	strb	r3, [r2, #2]
    DHCP_SIP[3] = 0;
 8001f0e:	70d3      	strb	r3, [r2, #3]
    DHCP_REAL_SIP[0] = 0;
 8001f10:	4a61      	ldr	r2, [pc, #388]	@ (8002098 <send_DHCP_DISCOVER+0x1a0>)
 8001f12:	7013      	strb	r3, [r2, #0]
    DHCP_REAL_SIP[1] = 0;
 8001f14:	7053      	strb	r3, [r2, #1]
    DHCP_REAL_SIP[2] = 0;
 8001f16:	7093      	strb	r3, [r2, #2]
    DHCP_REAL_SIP[3] = 0;
 8001f18:	70d3      	strb	r3, [r2, #3]
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 8001f1a:	4b60      	ldr	r3, [pc, #384]	@ (800209c <send_DHCP_DISCOVER+0x1a4>)
 8001f1c:	6819      	ldr	r1, [r3, #0]
 8001f1e:	4b60      	ldr	r3, [pc, #384]	@ (80020a0 <send_DHCP_DISCOVER+0x1a8>)
 8001f20:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
    pDHCPMSG->OPT[k++] = 0x07;
 8001f24:	f240 1307 	movw	r3, #263	@ 0x107
 8001f28:	f8a1 30f4 	strh.w	r3, [r1, #244]	@ 0xf4
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001f2c:	4b5d      	ldr	r3, [pc, #372]	@ (80020a4 <send_DHCP_DISCOVER+0x1ac>)
 8001f2e:	781a      	ldrb	r2, [r3, #0]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8001f30:	f893 8003 	ldrb.w	r8, [r3, #3]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001f34:	f881 20f6 	strb.w	r2, [r1, #246]	@ 0xf6
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001f38:	785a      	ldrb	r2, [r3, #1]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001f3a:	791f      	ldrb	r7, [r3, #4]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001f3c:	795e      	ldrb	r6, [r3, #5]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001f3e:	f881 20f7 	strb.w	r2, [r1, #247]	@ 0xf7
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8001f42:	789a      	ldrb	r2, [r3, #2]
    pDHCPMSG->OPT[k++] = hostName;
 8001f44:	230c      	movs	r3, #12
 8001f46:	f8a1 30fc 	strh.w	r3, [r1, #252]	@ 0xfc
    pDHCPMSG->OPT[k++] = 0;          // fill zero length of hostname
 8001f4a:	2312      	movs	r3, #18
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8001f4c:	f881 20f8 	strb.w	r2, [r1, #248]	@ 0xf8
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8001f50:	f881 80f9 	strb.w	r8, [r1, #249]	@ 0xf9
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8001f54:	f881 70fa 	strb.w	r7, [r1, #250]	@ 0xfa
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8001f58:	f881 60fb 	strb.w	r6, [r1, #251]	@ 0xfb
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8001f5c:	f1a3 0212 	sub.w	r2, r3, #18
 8001f60:	b292      	uxth	r2, r2
 8001f62:	5c84      	ldrb	r4, [r0, r2]
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8001f64:	1c5d      	adds	r5, r3, #1
 8001f66:	b2ad      	uxth	r5, r5
 8001f68:	eb01 0903 	add.w	r9, r1, r3
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8001f6c:	2c00      	cmp	r4, #0
 8001f6e:	f040 8085 	bne.w	800207c <send_DHCP_DISCOVER+0x184>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4);
 8001f72:	ea4f 1018 	mov.w	r0, r8, lsr #4
 8001f76:	f7ff ffb7 	bl	8001ee8 <NibbleToHex>
 8001f7a:	f889 00ec 	strb.w	r0, [r9, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8001f7e:	4640      	mov	r0, r8
 8001f80:	f7ff ffb2 	bl	8001ee8 <NibbleToHex>
 8001f84:	440d      	add	r5, r1
 8001f86:	f885 00ec 	strb.w	r0, [r5, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 8001f8a:	0938      	lsrs	r0, r7, #4
 8001f8c:	f7ff ffac 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8001f90:	1c9d      	adds	r5, r3, #2
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 8001f92:	b2ad      	uxth	r5, r5
 8001f94:	440d      	add	r5, r1
 8001f96:	f885 00ec 	strb.w	r0, [r5, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8001f9a:	4638      	mov	r0, r7
 8001f9c:	f7ff ffa4 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 8001fa0:	1cdd      	adds	r5, r3, #3
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8001fa2:	b2ad      	uxth	r5, r5
 8001fa4:	440d      	add	r5, r1
 8001fa6:	f885 00ec 	strb.w	r0, [r5, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 8001faa:	0930      	lsrs	r0, r6, #4
 8001fac:	f7ff ff9c 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8001fb0:	1d1d      	adds	r5, r3, #4
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 8001fb2:	b2ad      	uxth	r5, r5
 8001fb4:	440d      	add	r5, r1
 8001fb6:	f885 00ec 	strb.w	r0, [r5, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8001fba:	4630      	mov	r0, r6
 8001fbc:	f7ff ff94 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 8001fc0:	1d5d      	adds	r5, r3, #5
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8001fc2:	b2ad      	uxth	r5, r5
 8001fc4:	440d      	add	r5, r1
 8001fc6:	f885 00ec 	strb.w	r0, [r5, #236]	@ 0xec
 8001fca:	1d98      	adds	r0, r3, #6
    pDHCPMSG->OPT[k - (i + 6 + 1)] = i + 6; // length of hostname
 8001fcc:	b280      	uxth	r0, r0
 8001fce:	1dd5      	adds	r5, r2, #7
 8001fd0:	1b45      	subs	r5, r0, r5
 8001fd2:	440d      	add	r5, r1
 8001fd4:	3206      	adds	r2, #6
 8001fd6:	f885 20ec 	strb.w	r2, [r5, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8001fda:	2237      	movs	r2, #55	@ 0x37
 8001fdc:	4408      	add	r0, r1
 8001fde:	f880 20ec 	strb.w	r2, [r0, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x06;	// length of request
 8001fe2:	2006      	movs	r0, #6
    pDHCPMSG->OPT[k++] = subnetMask;
 8001fe4:	2501      	movs	r5, #1
    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8001fe6:	1dda      	adds	r2, r3, #7
    pDHCPMSG->OPT[k++] = 0x06;	// length of request
 8001fe8:	b292      	uxth	r2, r2
 8001fea:	440a      	add	r2, r1
 8001fec:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
 8001ff0:	f103 0208 	add.w	r2, r3, #8
    pDHCPMSG->OPT[k++] = subnetMask;
 8001ff4:	b292      	uxth	r2, r2
 8001ff6:	440a      	add	r2, r1
 8001ff8:	f882 50ec 	strb.w	r5, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 8001ffc:	2503      	movs	r5, #3
    pDHCPMSG->OPT[k++] = subnetMask;
 8001ffe:	f103 0209 	add.w	r2, r3, #9
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 8002002:	b292      	uxth	r2, r2
 8002004:	440a      	add	r2, r1
 8002006:	f882 50ec 	strb.w	r5, [r2, #236]	@ 0xec
 800200a:	f103 020a 	add.w	r2, r3, #10
    pDHCPMSG->OPT[k++] = dns;
 800200e:	b292      	uxth	r2, r2
 8002010:	440a      	add	r2, r1
 8002012:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = domainName;
 8002016:	200f      	movs	r0, #15
    pDHCPMSG->OPT[k++] = dns;
 8002018:	f103 020b 	add.w	r2, r3, #11
    pDHCPMSG->OPT[k++] = domainName;
 800201c:	b292      	uxth	r2, r2
 800201e:	440a      	add	r2, r1
 8002020:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT1value;
 8002024:	203a      	movs	r0, #58	@ 0x3a
    pDHCPMSG->OPT[k++] = domainName;
 8002026:	f103 020c 	add.w	r2, r3, #12
    pDHCPMSG->OPT[k++] = dhcpT1value;
 800202a:	b292      	uxth	r2, r2
 800202c:	440a      	add	r2, r1
 800202e:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8002032:	203b      	movs	r0, #59	@ 0x3b
    pDHCPMSG->OPT[k++] = dhcpT1value;
 8002034:	f103 020d 	add.w	r2, r3, #13
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8002038:	b292      	uxth	r2, r2
 800203a:	440a      	add	r2, r1
 800203c:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = endOption;
 8002040:	20ff      	movs	r0, #255	@ 0xff
 8002042:	f103 020f 	add.w	r2, r3, #15
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8002046:	330e      	adds	r3, #14
    pDHCPMSG->OPT[k++] = endOption;
 8002048:	b29b      	uxth	r3, r3
 800204a:	440b      	add	r3, r1
 800204c:	b292      	uxth	r2, r2
 800204e:	f883 00ec 	strb.w	r0, [r3, #236]	@ 0xec
    for (i = k; i < OPT_SIZE; i++) {
 8002052:	f102 03eb 	add.w	r3, r2, #235	@ 0xeb
 8002056:	440b      	add	r3, r1
 8002058:	f5b2 7f9c 	cmp.w	r2, #312	@ 0x138
 800205c:	d312      	bcc.n	8002084 <send_DHCP_DISCOVER+0x18c>
    ip[0] = 255;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	9303      	str	r3, [sp, #12]
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8002064:	2343      	movs	r3, #67	@ 0x43
 8002066:	4810      	ldr	r0, [pc, #64]	@ (80020a8 <send_DHCP_DISCOVER+0x1b0>)
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	f44f 7209 	mov.w	r2, #548	@ 0x224
 800206e:	ab03      	add	r3, sp, #12
 8002070:	7800      	ldrb	r0, [r0, #0]
 8002072:	f7ff fb69 	bl	8001748 <sendto_W5x00>
}
 8002076:	b005      	add	sp, #20
 8002078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 800207c:	462b      	mov	r3, r5
 800207e:	f889 40ec 	strb.w	r4, [r9, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8002082:	e76b      	b.n	8001f5c <send_DHCP_DISCOVER+0x64>
    for (i = k; i < OPT_SIZE; i++) {
 8002084:	3201      	adds	r2, #1
        pDHCPMSG->OPT[i] = 0;
 8002086:	f803 4f01 	strb.w	r4, [r3, #1]!
    for (i = k; i < OPT_SIZE; i++) {
 800208a:	b292      	uxth	r2, r2
 800208c:	e7e4      	b.n	8002058 <send_DHCP_DISCOVER+0x160>
 800208e:	bf00      	nop
 8002090:	200026e2 	.word	0x200026e2
 8002094:	20000044 	.word	0x20000044
 8002098:	200026de 	.word	0x200026de
 800209c:	200026bc 	.word	0x200026bc
 80020a0:	3d010135 	.word	0x3d010135
 80020a4:	200026b5 	.word	0x200026b5
 80020a8:	200026e6 	.word	0x200026e6

080020ac <send_DHCP_REQUEST>:
void send_DHCP_REQUEST(void) {
 80020ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020b0:	b085      	sub	sp, #20
    makeDHCPMSG();
 80020b2:	f7ff fc91 	bl	80019d8 <makeDHCPMSG>
    if (dhcp_state == STATE_DHCP_LEASED || dhcp_state == STATE_DHCP_REREQUEST) {
 80020b6:	4b8c      	ldr	r3, [pc, #560]	@ (80022e8 <send_DHCP_REQUEST+0x23c>)
 80020b8:	498c      	ldr	r1, [pc, #560]	@ (80022ec <send_DHCP_REQUEST+0x240>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	3b03      	subs	r3, #3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	f200 80ff 	bhi.w	80022c2 <send_DHCP_REQUEST+0x216>
        *((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00) >> 8);
 80020c4:	2200      	movs	r2, #0
 80020c6:	680b      	ldr	r3, [r1, #0]
 80020c8:	729a      	strb	r2, [r3, #10]
        *((uint8_t*)(&pDHCPMSG->flags) +1) = (DHCP_FLAGSUNICAST & 0x00FF);
 80020ca:	72da      	strb	r2, [r3, #11]
        pDHCPMSG->ciaddr[0] = DHCP_allocated_ip[0];
 80020cc:	4a88      	ldr	r2, [pc, #544]	@ (80022f0 <send_DHCP_REQUEST+0x244>)
 80020ce:	7810      	ldrb	r0, [r2, #0]
 80020d0:	7318      	strb	r0, [r3, #12]
        pDHCPMSG->ciaddr[1] = DHCP_allocated_ip[1];
 80020d2:	7850      	ldrb	r0, [r2, #1]
 80020d4:	7358      	strb	r0, [r3, #13]
        pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 80020d6:	7890      	ldrb	r0, [r2, #2]
        pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 80020d8:	78d2      	ldrb	r2, [r2, #3]
        pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 80020da:	7398      	strb	r0, [r3, #14]
        pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 80020dc:	73da      	strb	r2, [r3, #15]
        ip[0] = DHCP_SIP[0];
 80020de:	4b85      	ldr	r3, [pc, #532]	@ (80022f4 <send_DHCP_REQUEST+0x248>)
 80020e0:	781a      	ldrb	r2, [r3, #0]
 80020e2:	f88d 200c 	strb.w	r2, [sp, #12]
        ip[1] = DHCP_SIP[1];
 80020e6:	785a      	ldrb	r2, [r3, #1]
 80020e8:	f88d 200d 	strb.w	r2, [sp, #13]
        ip[2] = DHCP_SIP[2];
 80020ec:	789a      	ldrb	r2, [r3, #2]
 80020ee:	f88d 200e 	strb.w	r2, [sp, #14]
        ip[3] = DHCP_SIP[3];
 80020f2:	78da      	ldrb	r2, [r3, #3]
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 80020f4:	6809      	ldr	r1, [r1, #0]
 80020f6:	4b80      	ldr	r3, [pc, #512]	@ (80022f8 <send_DHCP_REQUEST+0x24c>)
    if (ip[3] == 255) { // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 80020f8:	2aff      	cmp	r2, #255	@ 0xff
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 80020fa:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
    pDHCPMSG->OPT[k++] = 0x07;
 80020fe:	f240 1307 	movw	r3, #263	@ 0x107
 8002102:	f8a1 30f4 	strh.w	r3, [r1, #244]	@ 0xf4
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8002106:	4b7d      	ldr	r3, [pc, #500]	@ (80022fc <send_DHCP_REQUEST+0x250>)
        ip[3] = DHCP_SIP[3];
 8002108:	f88d 200f 	strb.w	r2, [sp, #15]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 800210c:	7818      	ldrb	r0, [r3, #0]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 800210e:	78df      	ldrb	r7, [r3, #3]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8002110:	f881 00f6 	strb.w	r0, [r1, #246]	@ 0xf6
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8002114:	7858      	ldrb	r0, [r3, #1]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8002116:	791e      	ldrb	r6, [r3, #4]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8002118:	f893 8005 	ldrb.w	r8, [r3, #5]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 800211c:	f881 00f7 	strb.w	r0, [r1, #247]	@ 0xf7
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8002120:	7898      	ldrb	r0, [r3, #2]
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8002122:	f881 70f9 	strb.w	r7, [r1, #249]	@ 0xf9
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8002126:	f881 00f8 	strb.w	r0, [r1, #248]	@ 0xf8
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 800212a:	f881 60fa 	strb.w	r6, [r1, #250]	@ 0xfa
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 800212e:	f881 80fb 	strb.w	r8, [r1, #251]	@ 0xfb
    if (ip[3] == 255) { // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 8002132:	f040 80ce 	bne.w	80022d2 <send_DHCP_REQUEST+0x226>
        pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8002136:	f240 4332 	movw	r3, #1074	@ 0x432
 800213a:	f8a1 30fc 	strh.w	r3, [r1, #252]	@ 0xfc
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 800213e:	4b6c      	ldr	r3, [pc, #432]	@ (80022f0 <send_DHCP_REQUEST+0x244>)
 8002140:	781a      	ldrb	r2, [r3, #0]
 8002142:	f881 20fe 	strb.w	r2, [r1, #254]	@ 0xfe
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8002146:	785a      	ldrb	r2, [r3, #1]
 8002148:	f881 20ff 	strb.w	r2, [r1, #255]	@ 0xff
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 800214c:	789a      	ldrb	r2, [r3, #2]
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 800214e:	78db      	ldrb	r3, [r3, #3]
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8002150:	f881 2100 	strb.w	r2, [r1, #256]	@ 0x100
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8002154:	f881 3101 	strb.w	r3, [r1, #257]	@ 0x101
        pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8002158:	f240 4336 	movw	r3, #1078	@ 0x436
 800215c:	f8a1 3102 	strh.w	r3, [r1, #258]	@ 0x102
        pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8002160:	4b64      	ldr	r3, [pc, #400]	@ (80022f4 <send_DHCP_REQUEST+0x248>)
 8002162:	781a      	ldrb	r2, [r3, #0]
 8002164:	f881 2104 	strb.w	r2, [r1, #260]	@ 0x104
        pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8002168:	785a      	ldrb	r2, [r3, #1]
 800216a:	f881 2105 	strb.w	r2, [r1, #261]	@ 0x105
        pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 800216e:	789a      	ldrb	r2, [r3, #2]
        pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8002170:	78db      	ldrb	r3, [r3, #3]
        pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8002172:	f881 2106 	strb.w	r2, [r1, #262]	@ 0x106
        pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8002176:	221c      	movs	r2, #28
 8002178:	f881 3107 	strb.w	r3, [r1, #263]	@ 0x107
    pDHCPMSG->OPT[k++] = hostName;
 800217c:	200c      	movs	r0, #12
 800217e:	188b      	adds	r3, r1, r2
 8002180:	f883 00ec 	strb.w	r0, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0; // length of hostname
 8002184:	1c93      	adds	r3, r2, #2
 8002186:	3201      	adds	r2, #1
 8002188:	1888      	adds	r0, r1, r2
 800218a:	2200      	movs	r2, #0
 800218c:	f880 20ec 	strb.w	r2, [r0, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8002190:	485b      	ldr	r0, [pc, #364]	@ (8002300 <send_DHCP_REQUEST+0x254>)
 8002192:	f810 5b01 	ldrb.w	r5, [r0], #1
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8002196:	1c5c      	adds	r4, r3, #1
 8002198:	b2a4      	uxth	r4, r4
 800219a:	eb01 0903 	add.w	r9, r1, r3
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 800219e:	2d00      	cmp	r5, #0
 80021a0:	f040 8099 	bne.w	80022d6 <send_DHCP_REQUEST+0x22a>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4);
 80021a4:	0938      	lsrs	r0, r7, #4
 80021a6:	f7ff fe9f 	bl	8001ee8 <NibbleToHex>
 80021aa:	f889 00ec 	strb.w	r0, [r9, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 80021ae:	4638      	mov	r0, r7
 80021b0:	f7ff fe9a 	bl	8001ee8 <NibbleToHex>
 80021b4:	440c      	add	r4, r1
 80021b6:	f884 00ec 	strb.w	r0, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 80021ba:	0930      	lsrs	r0, r6, #4
 80021bc:	f7ff fe94 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 80021c0:	1c9c      	adds	r4, r3, #2
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 80021c2:	b2a4      	uxth	r4, r4
 80021c4:	440c      	add	r4, r1
 80021c6:	f884 00ec 	strb.w	r0, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 80021ca:	4630      	mov	r0, r6
 80021cc:	f7ff fe8c 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 80021d0:	1cdc      	adds	r4, r3, #3
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 80021d2:	b2a4      	uxth	r4, r4
 80021d4:	440c      	add	r4, r1
 80021d6:	f884 00ec 	strb.w	r0, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 80021da:	ea4f 1018 	mov.w	r0, r8, lsr #4
 80021de:	f7ff fe83 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 80021e2:	1d1c      	adds	r4, r3, #4
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 80021e4:	b2a4      	uxth	r4, r4
 80021e6:	440c      	add	r4, r1
 80021e8:	f884 00ec 	strb.w	r0, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 80021ec:	4640      	mov	r0, r8
 80021ee:	f7ff fe7b 	bl	8001ee8 <NibbleToHex>
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 80021f2:	1d5c      	adds	r4, r3, #5
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 80021f4:	b2a4      	uxth	r4, r4
 80021f6:	440c      	add	r4, r1
 80021f8:	f884 00ec 	strb.w	r0, [r4, #236]	@ 0xec
 80021fc:	1d98      	adds	r0, r3, #6
    pDHCPMSG->OPT[k - (i + 6 + 1)] = i + 6; // length of hostname
 80021fe:	b280      	uxth	r0, r0
 8002200:	1dd4      	adds	r4, r2, #7
 8002202:	1b04      	subs	r4, r0, r4
 8002204:	3206      	adds	r2, #6
 8002206:	440c      	add	r4, r1
 8002208:	f884 20ec 	strb.w	r2, [r4, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 800220c:	2237      	movs	r2, #55	@ 0x37
 800220e:	4408      	add	r0, r1
 8002210:	f880 20ec 	strb.w	r2, [r0, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x08;
 8002214:	2008      	movs	r0, #8
    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8002216:	1dda      	adds	r2, r3, #7
    pDHCPMSG->OPT[k++] = 0x08;
 8002218:	b292      	uxth	r2, r2
 800221a:	440a      	add	r2, r1
 800221c:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
 8002220:	181a      	adds	r2, r3, r0
    pDHCPMSG->OPT[k++] = subnetMask;
 8002222:	2001      	movs	r0, #1
 8002224:	b292      	uxth	r2, r2
 8002226:	440a      	add	r2, r1
 8002228:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 800222c:	2003      	movs	r0, #3
    pDHCPMSG->OPT[k++] = subnetMask;
 800222e:	f103 0209 	add.w	r2, r3, #9
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 8002232:	b292      	uxth	r2, r2
 8002234:	440a      	add	r2, r1
 8002236:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dns;
 800223a:	2006      	movs	r0, #6
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 800223c:	f103 020a 	add.w	r2, r3, #10
    pDHCPMSG->OPT[k++] = dns;
 8002240:	b292      	uxth	r2, r2
 8002242:	440a      	add	r2, r1
 8002244:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = domainName;
 8002248:	200f      	movs	r0, #15
    pDHCPMSG->OPT[k++] = dns;
 800224a:	f103 020b 	add.w	r2, r3, #11
    pDHCPMSG->OPT[k++] = domainName;
 800224e:	b292      	uxth	r2, r2
 8002250:	440a      	add	r2, r1
 8002252:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT1value;
 8002256:	203a      	movs	r0, #58	@ 0x3a
    pDHCPMSG->OPT[k++] = domainName;
 8002258:	f103 020c 	add.w	r2, r3, #12
    pDHCPMSG->OPT[k++] = dhcpT1value;
 800225c:	b292      	uxth	r2, r2
 800225e:	440a      	add	r2, r1
 8002260:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8002264:	203b      	movs	r0, #59	@ 0x3b
    pDHCPMSG->OPT[k++] = dhcpT1value;
 8002266:	f103 020d 	add.w	r2, r3, #13
    pDHCPMSG->OPT[k++] = dhcpT2value;
 800226a:	b292      	uxth	r2, r2
 800226c:	440a      	add	r2, r1
 800226e:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = performRouterDiscovery;
 8002272:	201f      	movs	r0, #31
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8002274:	f103 020e 	add.w	r2, r3, #14
    pDHCPMSG->OPT[k++] = performRouterDiscovery;
 8002278:	b292      	uxth	r2, r2
 800227a:	440a      	add	r2, r1
 800227c:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = staticRoute;
 8002280:	2021      	movs	r0, #33	@ 0x21
    pDHCPMSG->OPT[k++] = performRouterDiscovery;
 8002282:	f103 020f 	add.w	r2, r3, #15
    pDHCPMSG->OPT[k++] = staticRoute;
 8002286:	b292      	uxth	r2, r2
 8002288:	440a      	add	r2, r1
 800228a:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = endOption;
 800228e:	20ff      	movs	r0, #255	@ 0xff
    pDHCPMSG->OPT[k++] = staticRoute;
 8002290:	f103 0210 	add.w	r2, r3, #16
    pDHCPMSG->OPT[k++] = endOption;
 8002294:	b292      	uxth	r2, r2
 8002296:	440a      	add	r2, r1
 8002298:	3311      	adds	r3, #17
 800229a:	f882 00ec 	strb.w	r0, [r2, #236]	@ 0xec
    for (i = k; i < OPT_SIZE; i++) {
 800229e:	b29b      	uxth	r3, r3
        pDHCPMSG->OPT[i] = 0;
 80022a0:	f101 02ec 	add.w	r2, r1, #236	@ 0xec
    for (i = k; i < OPT_SIZE; i++) {
 80022a4:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 80022a8:	db1a      	blt.n	80022e0 <send_DHCP_REQUEST+0x234>
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 80022aa:	2343      	movs	r3, #67	@ 0x43
 80022ac:	4815      	ldr	r0, [pc, #84]	@ (8002304 <send_DHCP_REQUEST+0x258>)
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	f44f 7209 	mov.w	r2, #548	@ 0x224
 80022b4:	ab03      	add	r3, sp, #12
 80022b6:	7800      	ldrb	r0, [r0, #0]
 80022b8:	f7ff fa46 	bl	8001748 <sendto_W5x00>
}
 80022bc:	b005      	add	sp, #20
 80022be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ip[0] = 255;
 80022c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
        ip[2] = 255;
 80022c6:	22ff      	movs	r2, #255	@ 0xff
        ip[0] = 255;
 80022c8:	f8ad 300c 	strh.w	r3, [sp, #12]
        ip[2] = 255;
 80022cc:	f88d 300e 	strb.w	r3, [sp, #14]
        ip[3] = 255;
 80022d0:	e710      	b.n	80020f4 <send_DHCP_REQUEST+0x48>
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 80022d2:	2210      	movs	r2, #16
 80022d4:	e752      	b.n	800217c <send_DHCP_REQUEST+0xd0>
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 80022d6:	4623      	mov	r3, r4
 80022d8:	f889 50ec 	strb.w	r5, [r9, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 80022dc:	3201      	adds	r2, #1
 80022de:	e758      	b.n	8002192 <send_DHCP_REQUEST+0xe6>
        pDHCPMSG->OPT[i] = 0;
 80022e0:	54d5      	strb	r5, [r2, r3]
    for (i = k; i < OPT_SIZE; i++) {
 80022e2:	3301      	adds	r3, #1
 80022e4:	e7de      	b.n	80022a4 <send_DHCP_REQUEST+0x1f8>
 80022e6:	bf00      	nop
 80022e8:	200026c9 	.word	0x200026c9
 80022ec:	200026bc 	.word	0x200026bc
 80022f0:	200026d6 	.word	0x200026d6
 80022f4:	200026e2 	.word	0x200026e2
 80022f8:	3d030135 	.word	0x3d030135
 80022fc:	200026b5 	.word	0x200026b5
 8002300:	20000044 	.word	0x20000044
 8002304:	200026e6 	.word	0x200026e6

08002308 <check_DHCP_timeout>:
uint8_t check_DHCP_timeout(void) {
 8002308:	b570      	push	{r4, r5, r6, lr}
    if (dhcp_retry_count < MAX_DHCP_RETRY) {
 800230a:	4c1c      	ldr	r4, [pc, #112]	@ (800237c <check_DHCP_timeout+0x74>)
 800230c:	f994 3000 	ldrsb.w	r3, [r4]
 8002310:	2b01      	cmp	r3, #1
 8002312:	dc1d      	bgt.n	8002350 <check_DHCP_timeout+0x48>
        if (dhcp_tick_next < dhcp_tick_1s) {
 8002314:	4d1a      	ldr	r5, [pc, #104]	@ (8002380 <check_DHCP_timeout+0x78>)
 8002316:	4e1b      	ldr	r6, [pc, #108]	@ (8002384 <check_DHCP_timeout+0x7c>)
 8002318:	682b      	ldr	r3, [r5, #0]
 800231a:	6832      	ldr	r2, [r6, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d212      	bcs.n	8002346 <check_DHCP_timeout+0x3e>
            switch (dhcp_state) {
 8002320:	4b19      	ldr	r3, [pc, #100]	@ (8002388 <check_DHCP_timeout+0x80>)
 8002322:	f993 3000 	ldrsb.w	r3, [r3]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d00f      	beq.n	800234a <check_DHCP_timeout+0x42>
 800232a:	2b04      	cmp	r3, #4
 800232c:	d00d      	beq.n	800234a <check_DHCP_timeout+0x42>
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <check_DHCP_timeout+0x2e>
                send_DHCP_DISCOVER();
 8002332:	f7ff fde1 	bl	8001ef8 <send_DHCP_DISCOVER>
            dhcp_tick_1s = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	602b      	str	r3, [r5, #0]
            dhcp_tick_next = dhcp_tick_1s + DHCP_WAIT_TIME;
 800233a:	682b      	ldr	r3, [r5, #0]
 800233c:	330a      	adds	r3, #10
 800233e:	6033      	str	r3, [r6, #0]
            dhcp_retry_count++;
 8002340:	7823      	ldrb	r3, [r4, #0]
 8002342:	3301      	adds	r3, #1
 8002344:	7023      	strb	r3, [r4, #0]
            ret = DHCP_FAILED;
 8002346:	2001      	movs	r0, #1
}
 8002348:	bd70      	pop	{r4, r5, r6, pc}
                send_DHCP_REQUEST();
 800234a:	f7ff feaf 	bl	80020ac <send_DHCP_REQUEST>
                break;
 800234e:	e7f2      	b.n	8002336 <check_DHCP_timeout+0x2e>
        switch (dhcp_state) {
 8002350:	4c0d      	ldr	r4, [pc, #52]	@ (8002388 <check_DHCP_timeout+0x80>)
 8002352:	f994 3000 	ldrsb.w	r3, [r4]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d00a      	beq.n	8002370 <check_DHCP_timeout+0x68>
 800235a:	2b04      	cmp	r3, #4
 800235c:	d008      	beq.n	8002370 <check_DHCP_timeout+0x68>
 800235e:	2b01      	cmp	r3, #1
 8002360:	d003      	beq.n	800236a <check_DHCP_timeout+0x62>
            ret = DHCP_FAILED;
 8002362:	2001      	movs	r0, #1
        reset_DHCP_timeout();
 8002364:	f7ff fd20 	bl	8001da8 <reset_DHCP_timeout>
 8002368:	e7ee      	b.n	8002348 <check_DHCP_timeout+0x40>
            dhcp_state = STATE_DHCP_INIT;
 800236a:	2000      	movs	r0, #0
 800236c:	7020      	strb	r0, [r4, #0]
            break;
 800236e:	e7f9      	b.n	8002364 <check_DHCP_timeout+0x5c>
            send_DHCP_DISCOVER();
 8002370:	f7ff fdc2 	bl	8001ef8 <send_DHCP_DISCOVER>
            dhcp_state = STATE_DHCP_DISCOVER;
 8002374:	2301      	movs	r3, #1
 8002376:	7023      	strb	r3, [r4, #0]
            break;
 8002378:	e7f3      	b.n	8002362 <check_DHCP_timeout+0x5a>
 800237a:	bf00      	nop
 800237c:	200026c8 	.word	0x200026c8
 8002380:	200026c4 	.word	0x200026c4
 8002384:	2000004c 	.word	0x2000004c
 8002388:	200026c9 	.word	0x200026c9

0800238c <DHCP_run>:
uint8_t DHCP_run(void) {
 800238c:	b538      	push	{r3, r4, r5, lr}
    if (dhcp_state == STATE_DHCP_STOP) {
 800238e:	4c52      	ldr	r4, [pc, #328]	@ (80024d8 <DHCP_run+0x14c>)
 8002390:	f994 3000 	ldrsb.w	r3, [r4]
 8002394:	2b06      	cmp	r3, #6
 8002396:	f000 809c 	beq.w	80024d2 <DHCP_run+0x146>
    if (getSn_SR(DHCP_SOCKET) != SOCK_UDP) {
 800239a:	4d50      	ldr	r5, [pc, #320]	@ (80024dc <DHCP_run+0x150>)
 800239c:	7828      	ldrb	r0, [r5, #0]
 800239e:	0140      	lsls	r0, r0, #5
 80023a0:	f500 7042 	add.w	r0, r0, #776	@ 0x308
 80023a4:	f7fe fbea 	bl	8000b7c <WIZCHIP_READ>
 80023a8:	2822      	cmp	r0, #34	@ 0x22
 80023aa:	d005      	beq.n	80023b8 <DHCP_run+0x2c>
        socket(DHCP_SOCKET, Sn_MR_UDP, DHCP_CLIENT_PORT, 0x00);
 80023ac:	2300      	movs	r3, #0
 80023ae:	2244      	movs	r2, #68	@ 0x44
 80023b0:	2102      	movs	r1, #2
 80023b2:	7828      	ldrb	r0, [r5, #0]
 80023b4:	f7fe fe82 	bl	80010bc <socket>
    type = parseDHCPMSG();
 80023b8:	f7ff fbc2 	bl	8001b40 <parseDHCPMSG>
    switch (dhcp_state) {
 80023bc:	f994 3000 	ldrsb.w	r3, [r4]
    type = parseDHCPMSG();
 80023c0:	b2c5      	uxtb	r5, r0
    switch (dhcp_state) {
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d81e      	bhi.n	8002404 <DHCP_run+0x78>
 80023c6:	e8df f003 	tbb	[pc, r3]
 80023ca:	0d03      	.short	0x0d03
 80023cc:	3c23      	.short	0x3c23
 80023ce:	5c          	.byte	0x5c
 80023cf:	00          	.byte	0x00
        DHCP_allocated_ip[0] = 0;
 80023d0:	2200      	movs	r2, #0
 80023d2:	4b43      	ldr	r3, [pc, #268]	@ (80024e0 <DHCP_run+0x154>)
 80023d4:	701a      	strb	r2, [r3, #0]
        DHCP_allocated_ip[1] = 0;
 80023d6:	705a      	strb	r2, [r3, #1]
        DHCP_allocated_ip[2] = 0;
 80023d8:	709a      	strb	r2, [r3, #2]
        DHCP_allocated_ip[3] = 0;
 80023da:	70da      	strb	r2, [r3, #3]
        send_DHCP_DISCOVER();
 80023dc:	f7ff fd8c 	bl	8001ef8 <send_DHCP_DISCOVER>
            dhcp_state = STATE_DHCP_DISCOVER;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e021      	b.n	8002428 <DHCP_run+0x9c>
        if (type == DHCP_OFFER) {
 80023e4:	2d02      	cmp	r5, #2
 80023e6:	d10f      	bne.n	8002408 <DHCP_run+0x7c>
            DHCP_allocated_ip[0] = pDHCPMSG->yiaddr[0];
 80023e8:	4b3e      	ldr	r3, [pc, #248]	@ (80024e4 <DHCP_run+0x158>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b3c      	ldr	r3, [pc, #240]	@ (80024e0 <DHCP_run+0x154>)
 80023ee:	7c11      	ldrb	r1, [r2, #16]
 80023f0:	7019      	strb	r1, [r3, #0]
            DHCP_allocated_ip[1] = pDHCPMSG->yiaddr[1];
 80023f2:	7c51      	ldrb	r1, [r2, #17]
 80023f4:	7059      	strb	r1, [r3, #1]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 80023f6:	7c91      	ldrb	r1, [r2, #18]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 80023f8:	7cd2      	ldrb	r2, [r2, #19]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 80023fa:	7099      	strb	r1, [r3, #2]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 80023fc:	70da      	strb	r2, [r3, #3]
            send_DHCP_REQUEST();
 80023fe:	f7ff fe55 	bl	80020ac <send_DHCP_REQUEST>
                dhcp_state = STATE_DHCP_INIT;
 8002402:	7025      	strb	r5, [r4, #0]
    ret = DHCP_RUNNING;
 8002404:	2001      	movs	r0, #1
 8002406:	e026      	b.n	8002456 <DHCP_run+0xca>
}
 8002408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            ret = check_DHCP_timeout();
 800240c:	f7ff bf7c 	b.w	8002308 <check_DHCP_timeout>
        if (type == DHCP_ACK) {
 8002410:	2d05      	cmp	r5, #5
 8002412:	d111      	bne.n	8002438 <DHCP_run+0xac>
            if (check_DHCP_leasedIP()) {
 8002414:	f7ff fc96 	bl	8001d44 <check_DHCP_leasedIP>
 8002418:	4605      	mov	r5, r0
 800241a:	b138      	cbz	r0, 800242c <DHCP_run+0xa0>
                dhcp_ip_assign();
 800241c:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <DHCP_run+0x15c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4798      	blx	r3
                reset_DHCP_timeout();
 8002422:	f7ff fcc1 	bl	8001da8 <reset_DHCP_timeout>
                dhcp_state = STATE_DHCP_LEASED;
 8002426:	2303      	movs	r3, #3
            dhcp_state = STATE_DHCP_DISCOVER;
 8002428:	7023      	strb	r3, [r4, #0]
 800242a:	e7eb      	b.n	8002404 <DHCP_run+0x78>
                reset_DHCP_timeout();
 800242c:	f7ff fcbc 	bl	8001da8 <reset_DHCP_timeout>
                dhcp_ip_conflict();
 8002430:	4b2e      	ldr	r3, [pc, #184]	@ (80024ec <DHCP_run+0x160>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4798      	blx	r3
 8002436:	e7e4      	b.n	8002402 <DHCP_run+0x76>
        } else if (type == DHCP_NAK) {
 8002438:	2d06      	cmp	r5, #6
 800243a:	d1e5      	bne.n	8002408 <DHCP_run+0x7c>
            reset_DHCP_timeout();
 800243c:	f7ff fcb4 	bl	8001da8 <reset_DHCP_timeout>
 8002440:	e7ce      	b.n	80023e0 <DHCP_run+0x54>
        if ((dhcp_lease_time != INFINITE_LEASETIME) && ((dhcp_lease_time / 2) < dhcp_tick_1s)) {
 8002442:	4b2b      	ldr	r3, [pc, #172]	@ (80024f0 <DHCP_run+0x164>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	d004      	beq.n	8002454 <DHCP_run+0xc8>
 800244a:	4a2a      	ldr	r2, [pc, #168]	@ (80024f4 <DHCP_run+0x168>)
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
 8002452:	d801      	bhi.n	8002458 <DHCP_run+0xcc>
        ret = DHCP_IP_LEASED;
 8002454:	2004      	movs	r0, #4
}
 8002456:	bd38      	pop	{r3, r4, r5, pc}
            OLD_allocated_ip[0] = DHCP_allocated_ip[0];
 8002458:	4a21      	ldr	r2, [pc, #132]	@ (80024e0 <DHCP_run+0x154>)
 800245a:	4b27      	ldr	r3, [pc, #156]	@ (80024f8 <DHCP_run+0x16c>)
 800245c:	7811      	ldrb	r1, [r2, #0]
 800245e:	7019      	strb	r1, [r3, #0]
            OLD_allocated_ip[1] = DHCP_allocated_ip[1];
 8002460:	7851      	ldrb	r1, [r2, #1]
 8002462:	7059      	strb	r1, [r3, #1]
            OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 8002464:	7891      	ldrb	r1, [r2, #2]
            OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 8002466:	78d2      	ldrb	r2, [r2, #3]
            OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 8002468:	7099      	strb	r1, [r3, #2]
            OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 800246a:	70da      	strb	r2, [r3, #3]
            DHCP_XID++;
 800246c:	4a23      	ldr	r2, [pc, #140]	@ (80024fc <DHCP_run+0x170>)
 800246e:	6813      	ldr	r3, [r2, #0]
 8002470:	3301      	adds	r3, #1
 8002472:	6013      	str	r3, [r2, #0]
            send_DHCP_REQUEST();
 8002474:	f7ff fe1a 	bl	80020ac <send_DHCP_REQUEST>
            reset_DHCP_timeout();
 8002478:	f7ff fc96 	bl	8001da8 <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_REREQUEST;
 800247c:	2304      	movs	r3, #4
            dhcp_state = STATE_DHCP_DISCOVER;
 800247e:	7023      	strb	r3, [r4, #0]
 8002480:	e7e8      	b.n	8002454 <DHCP_run+0xc8>
        if (type == DHCP_ACK) {
 8002482:	2d05      	cmp	r5, #5
 8002484:	d11f      	bne.n	80024c6 <DHCP_run+0x13a>
            dhcp_retry_count = 0;
 8002486:	2200      	movs	r2, #0
 8002488:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <DHCP_run+0x174>)
 800248a:	701a      	strb	r2, [r3, #0]
            if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] ||
 800248c:	4a1a      	ldr	r2, [pc, #104]	@ (80024f8 <DHCP_run+0x16c>)
 800248e:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <DHCP_run+0x154>)
 8002490:	7810      	ldrb	r0, [r2, #0]
 8002492:	7819      	ldrb	r1, [r3, #0]
 8002494:	4288      	cmp	r0, r1
 8002496:	d10b      	bne.n	80024b0 <DHCP_run+0x124>
 8002498:	7850      	ldrb	r0, [r2, #1]
 800249a:	7859      	ldrb	r1, [r3, #1]
 800249c:	4288      	cmp	r0, r1
 800249e:	d107      	bne.n	80024b0 <DHCP_run+0x124>
                    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 80024a0:	7890      	ldrb	r0, [r2, #2]
 80024a2:	7899      	ldrb	r1, [r3, #2]
 80024a4:	4288      	cmp	r0, r1
 80024a6:	d103      	bne.n	80024b0 <DHCP_run+0x124>
                    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 80024a8:	78d2      	ldrb	r2, [r2, #3]
 80024aa:	78db      	ldrb	r3, [r3, #3]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d008      	beq.n	80024c2 <DHCP_run+0x136>
                dhcp_ip_update();
 80024b0:	4b14      	ldr	r3, [pc, #80]	@ (8002504 <DHCP_run+0x178>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4798      	blx	r3
                ret = DHCP_IP_CHANGED;
 80024b6:	2003      	movs	r0, #3
            reset_DHCP_timeout();
 80024b8:	f7ff fc76 	bl	8001da8 <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_LEASED;
 80024bc:	2303      	movs	r3, #3
 80024be:	7023      	strb	r3, [r4, #0]
 80024c0:	e7c9      	b.n	8002456 <DHCP_run+0xca>
        ret = DHCP_IP_LEASED;
 80024c2:	2004      	movs	r0, #4
 80024c4:	e7f8      	b.n	80024b8 <DHCP_run+0x12c>
        } else if (type == DHCP_NAK) {
 80024c6:	2d06      	cmp	r5, #6
 80024c8:	d19e      	bne.n	8002408 <DHCP_run+0x7c>
            reset_DHCP_timeout();
 80024ca:	f7ff fc6d 	bl	8001da8 <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_DISCOVER;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e7d5      	b.n	800247e <DHCP_run+0xf2>
        return DHCP_STOPPED;
 80024d2:	2005      	movs	r0, #5
 80024d4:	e7bf      	b.n	8002456 <DHCP_run+0xca>
 80024d6:	bf00      	nop
 80024d8:	200026c9 	.word	0x200026c9
 80024dc:	200026e6 	.word	0x200026e6
 80024e0:	200026d6 	.word	0x200026d6
 80024e4:	200026bc 	.word	0x200026bc
 80024e8:	20000040 	.word	0x20000040
 80024ec:	20000038 	.word	0x20000038
 80024f0:	20000050 	.word	0x20000050
 80024f4:	200026c4 	.word	0x200026c4
 80024f8:	200026da 	.word	0x200026da
 80024fc:	200026c0 	.word	0x200026c0
 8002500:	200026c8 	.word	0x200026c8
 8002504:	2000003c 	.word	0x2000003c

08002508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800250a:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_InitTick+0x3c>)
{
 800250c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800250e:	781a      	ldrb	r2, [r3, #0]
 8002510:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002514:	fbb3 f3f2 	udiv	r3, r3, r2
 8002518:	4a0b      	ldr	r2, [pc, #44]	@ (8002548 <HAL_InitTick+0x40>)
 800251a:	6810      	ldr	r0, [r2, #0]
 800251c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002520:	f000 f8ae 	bl	8002680 <HAL_SYSTICK_Config>
 8002524:	4604      	mov	r4, r0
 8002526:	b958      	cbnz	r0, 8002540 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002528:	2d0f      	cmp	r5, #15
 800252a:	d809      	bhi.n	8002540 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800252c:	4602      	mov	r2, r0
 800252e:	4629      	mov	r1, r5
 8002530:	f04f 30ff 	mov.w	r0, #4294967295
 8002534:	f000 f866 	bl	8002604 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002538:	4620      	mov	r0, r4
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <HAL_InitTick+0x44>)
 800253c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800253e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002540:	2001      	movs	r0, #1
 8002542:	e7fc      	b.n	800253e <HAL_InitTick+0x36>
 8002544:	20000054 	.word	0x20000054
 8002548:	20000004 	.word	0x20000004
 800254c:	20000058 	.word	0x20000058

08002550 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002550:	4a07      	ldr	r2, [pc, #28]	@ (8002570 <HAL_Init+0x20>)
{
 8002552:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002554:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002556:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002558:	f043 0310 	orr.w	r3, r3, #16
 800255c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800255e:	f000 f83f 	bl	80025e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002562:	200f      	movs	r0, #15
 8002564:	f7ff ffd0 	bl	8002508 <HAL_InitTick>
  HAL_MspInit();
 8002568:	f7fe f9fa 	bl	8000960 <HAL_MspInit>
}
 800256c:	2000      	movs	r0, #0
 800256e:	bd08      	pop	{r3, pc}
 8002570:	40022000 	.word	0x40022000

08002574 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002574:	4a03      	ldr	r2, [pc, #12]	@ (8002584 <HAL_IncTick+0x10>)
 8002576:	4b04      	ldr	r3, [pc, #16]	@ (8002588 <HAL_IncTick+0x14>)
 8002578:	6811      	ldr	r1, [r2, #0]
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	440b      	add	r3, r1
 800257e:	6013      	str	r3, [r2, #0]
}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	200026e8 	.word	0x200026e8
 8002588:	20000054 	.word	0x20000054

0800258c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800258c:	4b01      	ldr	r3, [pc, #4]	@ (8002594 <HAL_GetTick+0x8>)
 800258e:	6818      	ldr	r0, [r3, #0]
}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	200026e8 	.word	0x200026e8

08002598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002598:	b538      	push	{r3, r4, r5, lr}
 800259a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fff6 	bl	800258c <HAL_GetTick>
 80025a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80025a4:	bf1e      	ittt	ne
 80025a6:	4b04      	ldrne	r3, [pc, #16]	@ (80025b8 <HAL_Delay+0x20>)
 80025a8:	781b      	ldrbne	r3, [r3, #0]
 80025aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	1b43      	subs	r3, r0, r5
 80025b2:	42a3      	cmp	r3, r4
 80025b4:	d3fa      	bcc.n	80025ac <HAL_Delay+0x14>
  {
  }
}
 80025b6:	bd38      	pop	{r3, r4, r5, pc}
 80025b8:	20000054 	.word	0x20000054

080025bc <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
   return(READ_REG(*((uint32_t *)UID_BASE)));
}
 80025bc:	4b01      	ldr	r3, [pc, #4]	@ (80025c4 <HAL_GetUIDw0+0x8>)
 80025be:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
 80025c2:	4770      	bx	lr
 80025c4:	1ffff000 	.word	0x1ffff000

080025c8 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 80025c8:	4b01      	ldr	r3, [pc, #4]	@ (80025d0 <HAL_GetUIDw1+0x8>)
 80025ca:	f8d3 07ec 	ldr.w	r0, [r3, #2028]	@ 0x7ec
 80025ce:	4770      	bx	lr
 80025d0:	1ffff000 	.word	0x1ffff000

080025d4 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 80025d4:	4b01      	ldr	r3, [pc, #4]	@ (80025dc <HAL_GetUIDw2+0x8>)
 80025d6:	f8d3 07f0 	ldr.w	r0, [r3, #2032]	@ 0x7f0
 80025da:	4770      	bx	lr
 80025dc:	1ffff000 	.word	0x1ffff000

080025e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e0:	4907      	ldr	r1, [pc, #28]	@ (8002600 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025e2:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e4:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025e6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80025ee:	0412      	lsls	r2, r2, #16
 80025f0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80025fc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80025fe:	4770      	bx	lr
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b15      	ldr	r3, [pc, #84]	@ (800265c <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002606:	b530      	push	{r4, r5, lr}
 8002608:	68dc      	ldr	r4, [r3, #12]
 800260a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800260e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002614:	2b04      	cmp	r3, #4
 8002616:	bf28      	it	cs
 8002618:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800261c:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002620:	bf94      	ite	ls
 8002622:	2400      	movls	r4, #0
 8002624:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002626:	fa05 f303 	lsl.w	r3, r5, r3
 800262a:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800262e:	40a5      	lsls	r5, r4
 8002630:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8002636:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263c:	bfac      	ite	ge
 800263e:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002642:	4a07      	ldrlt	r2, [pc, #28]	@ (8002660 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002648:	b2db      	uxtb	r3, r3
 800264a:	bfab      	itete	ge
 800264c:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002650:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002654:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800265a:	bd30      	pop	{r4, r5, pc}
 800265c:	e000ed00 	.word	0xe000ed00
 8002660:	e000ed14 	.word	0xe000ed14

08002664 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002664:	2800      	cmp	r0, #0
 8002666:	db07      	blt.n	8002678 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002668:	2301      	movs	r3, #1
 800266a:	0941      	lsrs	r1, r0, #5
 800266c:	4a03      	ldr	r2, [pc, #12]	@ (800267c <HAL_NVIC_EnableIRQ+0x18>)
 800266e:	f000 001f 	and.w	r0, r0, #31
 8002672:	4083      	lsls	r3, r0
 8002674:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	e000e100 	.word	0xe000e100

08002680 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002680:	3801      	subs	r0, #1
 8002682:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002686:	d20b      	bcs.n	80026a0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002688:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	21f0      	movs	r1, #240	@ 0xf0
 800268e:	4a05      	ldr	r2, [pc, #20]	@ (80026a4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002690:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002696:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002698:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800269a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800269e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80026a0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026a8:	4603      	mov	r3, r0
{
 80026aa:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80026ac:	b330      	cbz	r0, 80026fc <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026ae:	6801      	ldr	r1, [r0, #0]
 80026b0:	2014      	movs	r0, #20
 80026b2:	4a13      	ldr	r2, [pc, #76]	@ (8002700 <HAL_DMA_Init+0x58>)
 80026b4:	440a      	add	r2, r1
 80026b6:	fbb2 f2f0 	udiv	r2, r2, r0
 80026ba:	0092      	lsls	r2, r2, #2
 80026bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80026be:	4a11      	ldr	r2, [pc, #68]	@ (8002704 <HAL_DMA_Init+0x5c>)
 80026c0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c2:	2202      	movs	r2, #2
 80026c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026c8:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 80026cc:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ce:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 80026d0:	6808      	ldr	r0, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d2:	4322      	orrs	r2, r4
 80026d4:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026d6:	f36f 100d 	bfc	r0, #4, #10
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026da:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026dc:	695c      	ldr	r4, [r3, #20]
 80026de:	4322      	orrs	r2, r4
 80026e0:	699c      	ldr	r4, [r3, #24]
 80026e2:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80026e4:	69dc      	ldr	r4, [r3, #28]
 80026e6:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80026e8:	4302      	orrs	r2, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026ea:	600a      	str	r2, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ec:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026ee:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f0:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80026f2:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80026f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 80026fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026fc:	2001      	movs	r0, #1
 80026fe:	e7fc      	b.n	80026fa <HAL_DMA_Init+0x52>
 8002700:	bffdfff8 	.word	0xbffdfff8
 8002704:	40020000 	.word	0x40020000

08002708 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002708:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800270a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800270e:	2c01      	cmp	r4, #1
 8002710:	d034      	beq.n	800277c <HAL_DMA_Start_IT+0x74>
 8002712:	2401      	movs	r4, #1
 8002714:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002718:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
 800271c:	2c01      	cmp	r4, #1
 800271e:	b2e5      	uxtb	r5, r4
 8002720:	f04f 0400 	mov.w	r4, #0
 8002724:	d128      	bne.n	8002778 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002726:	2602      	movs	r6, #2
 8002728:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272c:	6384      	str	r4, [r0, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800272e:	6804      	ldr	r4, [r0, #0]
 8002730:	6826      	ldr	r6, [r4, #0]
 8002732:	f026 0601 	bic.w	r6, r6, #1
 8002736:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002738:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 800273c:	40bd      	lsls	r5, r7
 800273e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002740:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002742:	6843      	ldr	r3, [r0, #4]
 8002744:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8002746:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002748:	bf0b      	itete	eq
 800274a:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800274c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800274e:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002750:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002752:	b14b      	cbz	r3, 8002768 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 800275a:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800275c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6023      	str	r3, [r4, #0]
}
 8002766:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	f023 0304 	bic.w	r3, r3, #4
 800276e:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	f043 030a 	orr.w	r3, r3, #10
 8002776:	e7f0      	b.n	800275a <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8002778:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 800277c:	2002      	movs	r0, #2
 800277e:	e7f2      	b.n	8002766 <HAL_DMA_Start_IT+0x5e>

08002780 <HAL_DMA_IRQHandler>:
{
 8002780:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002782:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002784:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002786:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002788:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800278a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800278c:	4095      	lsls	r5, r2
 800278e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002790:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002792:	d032      	beq.n	80027fa <HAL_DMA_IRQHandler+0x7a>
 8002794:	074d      	lsls	r5, r1, #29
 8002796:	d530      	bpl.n	80027fa <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800279c:	bf5e      	ittt	pl
 800279e:	681a      	ldrpl	r2, [r3, #0]
 80027a0:	f022 0204 	bicpl.w	r2, r2, #4
 80027a4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027a6:	4a3e      	ldr	r2, [pc, #248]	@ (80028a0 <HAL_DMA_IRQHandler+0x120>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d019      	beq.n	80027e0 <HAL_DMA_IRQHandler+0x60>
 80027ac:	3214      	adds	r2, #20
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d018      	beq.n	80027e4 <HAL_DMA_IRQHandler+0x64>
 80027b2:	3214      	adds	r2, #20
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d017      	beq.n	80027e8 <HAL_DMA_IRQHandler+0x68>
 80027b8:	3214      	adds	r2, #20
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d017      	beq.n	80027ee <HAL_DMA_IRQHandler+0x6e>
 80027be:	3214      	adds	r2, #20
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d017      	beq.n	80027f4 <HAL_DMA_IRQHandler+0x74>
 80027c4:	3214      	adds	r2, #20
 80027c6:	4293      	cmp	r3, r2
 80027c8:	bf14      	ite	ne
 80027ca:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 80027ce:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 80027d2:	4a34      	ldr	r2, [pc, #208]	@ (80028a4 <HAL_DMA_IRQHandler+0x124>)
 80027d4:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80027d6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d05e      	beq.n	800289a <HAL_DMA_IRQHandler+0x11a>
}
 80027dc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80027de:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027e0:	2304      	movs	r3, #4
 80027e2:	e7f6      	b.n	80027d2 <HAL_DMA_IRQHandler+0x52>
 80027e4:	2340      	movs	r3, #64	@ 0x40
 80027e6:	e7f4      	b.n	80027d2 <HAL_DMA_IRQHandler+0x52>
 80027e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027ec:	e7f1      	b.n	80027d2 <HAL_DMA_IRQHandler+0x52>
 80027ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027f2:	e7ee      	b.n	80027d2 <HAL_DMA_IRQHandler+0x52>
 80027f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80027f8:	e7eb      	b.n	80027d2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027fa:	2502      	movs	r5, #2
 80027fc:	4095      	lsls	r5, r2
 80027fe:	4225      	tst	r5, r4
 8002800:	d035      	beq.n	800286e <HAL_DMA_IRQHandler+0xee>
 8002802:	078d      	lsls	r5, r1, #30
 8002804:	d533      	bpl.n	800286e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	0694      	lsls	r4, r2, #26
 800280a:	d406      	bmi.n	800281a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	f022 020a 	bic.w	r2, r2, #10
 8002812:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002814:	2201      	movs	r2, #1
 8002816:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800281a:	4a21      	ldr	r2, [pc, #132]	@ (80028a0 <HAL_DMA_IRQHandler+0x120>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d019      	beq.n	8002854 <HAL_DMA_IRQHandler+0xd4>
 8002820:	3214      	adds	r2, #20
 8002822:	4293      	cmp	r3, r2
 8002824:	d018      	beq.n	8002858 <HAL_DMA_IRQHandler+0xd8>
 8002826:	3214      	adds	r2, #20
 8002828:	4293      	cmp	r3, r2
 800282a:	d017      	beq.n	800285c <HAL_DMA_IRQHandler+0xdc>
 800282c:	3214      	adds	r2, #20
 800282e:	4293      	cmp	r3, r2
 8002830:	d017      	beq.n	8002862 <HAL_DMA_IRQHandler+0xe2>
 8002832:	3214      	adds	r2, #20
 8002834:	4293      	cmp	r3, r2
 8002836:	d017      	beq.n	8002868 <HAL_DMA_IRQHandler+0xe8>
 8002838:	3214      	adds	r2, #20
 800283a:	4293      	cmp	r3, r2
 800283c:	bf14      	ite	ne
 800283e:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8002842:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8002846:	4a17      	ldr	r2, [pc, #92]	@ (80028a4 <HAL_DMA_IRQHandler+0x124>)
 8002848:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800284a:	2300      	movs	r3, #0
 800284c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002850:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002852:	e7c1      	b.n	80027d8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002854:	2302      	movs	r3, #2
 8002856:	e7f6      	b.n	8002846 <HAL_DMA_IRQHandler+0xc6>
 8002858:	2320      	movs	r3, #32
 800285a:	e7f4      	b.n	8002846 <HAL_DMA_IRQHandler+0xc6>
 800285c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002860:	e7f1      	b.n	8002846 <HAL_DMA_IRQHandler+0xc6>
 8002862:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002866:	e7ee      	b.n	8002846 <HAL_DMA_IRQHandler+0xc6>
 8002868:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800286c:	e7eb      	b.n	8002846 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800286e:	2508      	movs	r5, #8
 8002870:	4095      	lsls	r5, r2
 8002872:	4225      	tst	r5, r4
 8002874:	d011      	beq.n	800289a <HAL_DMA_IRQHandler+0x11a>
 8002876:	0709      	lsls	r1, r1, #28
 8002878:	d50f      	bpl.n	800289a <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800287a:	6819      	ldr	r1, [r3, #0]
 800287c:	f021 010e 	bic.w	r1, r1, #14
 8002880:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002882:	2301      	movs	r3, #1
 8002884:	fa03 f202 	lsl.w	r2, r3, r2
 8002888:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800288a:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800288c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8002890:	2300      	movs	r3, #0
 8002892:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002896:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002898:	e79e      	b.n	80027d8 <HAL_DMA_IRQHandler+0x58>
}
 800289a:	bc70      	pop	{r4, r5, r6}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40020008 	.word	0x40020008
 80028a4:	40020000 	.word	0x40020000

080028a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028ac:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028ae:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 80028b2:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028b4:	f8df c184 	ldr.w	ip, [pc, #388]	@ 8002a3c <HAL_GPIO_Init+0x194>
 80028b8:	4b61      	ldr	r3, [pc, #388]	@ (8002a40 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028ba:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028be:	680a      	ldr	r2, [r1, #0]
 80028c0:	fa32 f506 	lsrs.w	r5, r2, r6
 80028c4:	d102      	bne.n	80028cc <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 80028c6:	b003      	add	sp, #12
 80028c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80028cc:	2501      	movs	r5, #1
 80028ce:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d2:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 80028d6:	ea37 0202 	bics.w	r2, r7, r2
 80028da:	d176      	bne.n	80029ca <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 80028dc:	684a      	ldr	r2, [r1, #4]
 80028de:	2a03      	cmp	r2, #3
 80028e0:	d807      	bhi.n	80028f2 <HAL_GPIO_Init+0x4a>
 80028e2:	3a01      	subs	r2, #1
 80028e4:	2a02      	cmp	r2, #2
 80028e6:	f200 8083 	bhi.w	80029f0 <HAL_GPIO_Init+0x148>
 80028ea:	e8df f002 	tbb	[pc, r2]
 80028ee:	9691      	.short	0x9691
 80028f0:	9c          	.byte	0x9c
 80028f1:	00          	.byte	0x00
 80028f2:	2a12      	cmp	r2, #18
 80028f4:	f000 8094 	beq.w	8002a20 <HAL_GPIO_Init+0x178>
 80028f8:	d869      	bhi.n	80029ce <HAL_GPIO_Init+0x126>
 80028fa:	2a11      	cmp	r2, #17
 80028fc:	f000 808a 	beq.w	8002a14 <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002900:	2dff      	cmp	r5, #255	@ 0xff
 8002902:	bf94      	ite	ls
 8002904:	4681      	movls	r9, r0
 8002906:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002908:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800290c:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002910:	bf88      	it	hi
 8002912:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002914:	fa0e fa02 	lsl.w	sl, lr, r2
 8002918:	ea27 070a 	bic.w	r7, r7, sl
 800291c:	fa04 f202 	lsl.w	r2, r4, r2
 8002920:	4317      	orrs	r7, r2
 8002922:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002926:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800292a:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 800292e:	d04c      	beq.n	80029ca <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002930:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8002934:	f026 0703 	bic.w	r7, r6, #3
 8002938:	f042 0201 	orr.w	r2, r2, #1
 800293c:	f8cc 2018 	str.w	r2, [ip, #24]
 8002940:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8002944:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8002948:	f002 0201 	and.w	r2, r2, #1
 800294c:	9201      	str	r2, [sp, #4]
 800294e:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002952:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002956:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002958:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800295c:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800295e:	fa0e fb0a 	lsl.w	fp, lr, sl
 8002962:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002966:	4a37      	ldr	r2, [pc, #220]	@ (8002a44 <HAL_GPIO_Init+0x19c>)
 8002968:	4290      	cmp	r0, r2
 800296a:	d060      	beq.n	8002a2e <HAL_GPIO_Init+0x186>
 800296c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002970:	4290      	cmp	r0, r2
 8002972:	d05e      	beq.n	8002a32 <HAL_GPIO_Init+0x18a>
 8002974:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002978:	4290      	cmp	r0, r2
 800297a:	d05c      	beq.n	8002a36 <HAL_GPIO_Init+0x18e>
 800297c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002980:	4290      	cmp	r0, r2
 8002982:	bf14      	ite	ne
 8002984:	2204      	movne	r2, #4
 8002986:	2203      	moveq	r2, #3
 8002988:	fa02 f20a 	lsl.w	r2, r2, sl
 800298c:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8002990:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8002992:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002994:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002998:	bf14      	ite	ne
 800299a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800299c:	43aa      	biceq	r2, r5
 800299e:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80029a0:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a2:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80029a6:	bf14      	ite	ne
 80029a8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029aa:	43aa      	biceq	r2, r5
 80029ac:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 80029ae:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029b0:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80029b4:	bf14      	ite	ne
 80029b6:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029b8:	43aa      	biceq	r2, r5
 80029ba:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 80029bc:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029be:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80029c2:	bf14      	ite	ne
 80029c4:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029c6:	43aa      	biceq	r2, r5
 80029c8:	601a      	str	r2, [r3, #0]
	position++;
 80029ca:	3601      	adds	r6, #1
 80029cc:	e777      	b.n	80028be <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 80029ce:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8002a48 <HAL_GPIO_Init+0x1a0>
 80029d2:	454a      	cmp	r2, r9
 80029d4:	d00c      	beq.n	80029f0 <HAL_GPIO_Init+0x148>
 80029d6:	d814      	bhi.n	8002a02 <HAL_GPIO_Init+0x15a>
 80029d8:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 80029dc:	454a      	cmp	r2, r9
 80029de:	d007      	beq.n	80029f0 <HAL_GPIO_Init+0x148>
 80029e0:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 80029e4:	454a      	cmp	r2, r9
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x148>
 80029e8:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 80029ec:	454a      	cmp	r2, r9
 80029ee:	d187      	bne.n	8002900 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029f0:	688a      	ldr	r2, [r1, #8]
 80029f2:	b1d2      	cbz	r2, 8002a2a <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029f4:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029f6:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 80029fa:	bf0c      	ite	eq
 80029fc:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 80029fe:	6147      	strne	r7, [r0, #20]
 8002a00:	e77e      	b.n	8002900 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002a02:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8002a4c <HAL_GPIO_Init+0x1a4>
 8002a06:	454a      	cmp	r2, r9
 8002a08:	d0f2      	beq.n	80029f0 <HAL_GPIO_Init+0x148>
 8002a0a:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 8002a0e:	e7ed      	b.n	80029ec <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a10:	68cc      	ldr	r4, [r1, #12]
          break;
 8002a12:	e775      	b.n	8002900 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a14:	68cc      	ldr	r4, [r1, #12]
 8002a16:	3404      	adds	r4, #4
          break;
 8002a18:	e772      	b.n	8002900 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a1a:	68cc      	ldr	r4, [r1, #12]
 8002a1c:	3408      	adds	r4, #8
          break;
 8002a1e:	e76f      	b.n	8002900 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a20:	68cc      	ldr	r4, [r1, #12]
 8002a22:	340c      	adds	r4, #12
          break;
 8002a24:	e76c      	b.n	8002900 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002a26:	2400      	movs	r4, #0
 8002a28:	e76a      	b.n	8002900 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a2a:	2404      	movs	r4, #4
 8002a2c:	e768      	b.n	8002900 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a2e:	2200      	movs	r2, #0
 8002a30:	e7aa      	b.n	8002988 <HAL_GPIO_Init+0xe0>
 8002a32:	2201      	movs	r2, #1
 8002a34:	e7a8      	b.n	8002988 <HAL_GPIO_Init+0xe0>
 8002a36:	2202      	movs	r2, #2
 8002a38:	e7a6      	b.n	8002988 <HAL_GPIO_Init+0xe0>
 8002a3a:	bf00      	nop
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010400 	.word	0x40010400
 8002a44:	40010800 	.word	0x40010800
 8002a48:	10220000 	.word	0x10220000
 8002a4c:	10310000 	.word	0x10310000

08002a50 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a50:	b10a      	cbz	r2, 8002a56 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a52:	6101      	str	r1, [r0, #16]
  }
}
 8002a54:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a56:	0409      	lsls	r1, r1, #16
 8002a58:	e7fb      	b.n	8002a52 <HAL_GPIO_WritePin+0x2>

08002a5a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a5c:	4604      	mov	r4, r0
 8002a5e:	b1e0      	cbz	r0, 8002a9a <HAL_PCD_Init+0x40>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a60:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8002a64:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002a68:	b91b      	cbnz	r3, 8002a72 <HAL_PCD_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a6a:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a6e:	f003 f9f5 	bl	8005e5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a72:	2303      	movs	r3, #3
 8002a74:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002a78:	2300      	movs	r3, #0

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a7a:	4625      	mov	r5, r4
  hpcd->Init.dma_enable = 0U;
 8002a7c:	7163      	strb	r3, [r4, #5]
  __HAL_PCD_DISABLE(hpcd);
 8002a7e:	f855 0b04 	ldr.w	r0, [r5], #4
 8002a82:	f001 fec1 	bl	8004808 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a86:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8002a8a:	6820      	ldr	r0, [r4, #0]
 8002a8c:	f001 feac 	bl	80047e8 <USB_CoreInit>
 8002a90:	4601      	mov	r1, r0
 8002a92:	b128      	cbz	r0, 8002aa0 <HAL_PCD_Init+0x46>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a94:	2302      	movs	r3, #2
 8002a96:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
    return HAL_ERROR;
 8002a9a:	2501      	movs	r5, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8002a9c:	4628      	mov	r0, r5
 8002a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002aa0:	6820      	ldr	r0, [r4, #0]
 8002aa2:	f001 febb 	bl	800481c <USB_SetCurrentMode>
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	d1f4      	bne.n	8002a94 <HAL_PCD_Init+0x3a>
 8002aaa:	4602      	mov	r2, r0
    hpcd->IN_ep[i].is_in = 1U;
 8002aac:	2701      	movs	r7, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aae:	7926      	ldrb	r6, [r4, #4]
 8002ab0:	f104 0310 	add.w	r3, r4, #16
 8002ab4:	b2c1      	uxtb	r1, r0
 8002ab6:	428e      	cmp	r6, r1
 8002ab8:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8002abc:	d818      	bhi.n	8002af0 <HAL_PCD_Init+0x96>
 8002abe:	2100      	movs	r1, #0
    hpcd->OUT_ep[i].is_in = 0U;
 8002ac0:	460a      	mov	r2, r1
 8002ac2:	f504 73a8 	add.w	r3, r4, #336	@ 0x150
 8002ac6:	b2c8      	uxtb	r0, r1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ac8:	4286      	cmp	r6, r0
 8002aca:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8002ace:	d81b      	bhi.n	8002b08 <HAL_PCD_Init+0xae>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ad0:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8002ad4:	6820      	ldr	r0, [r4, #0]
 8002ad6:	f001 fea3 	bl	8004820 <USB_DevInit>
 8002ada:	4605      	mov	r5, r0
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d1d9      	bne.n	8002a94 <HAL_PCD_Init+0x3a>
  hpcd->State = HAL_PCD_STATE_READY;
 8002ae0:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8002ae2:	7360      	strb	r0, [r4, #13]
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ae4:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_READY;
 8002ae6:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8002aea:	f002 f94f 	bl	8004d8c <USB_DevDisconnect>
  return HAL_OK;
 8002aee:	e7d5      	b.n	8002a9c <HAL_PCD_Init+0x42>
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002af0:	e943 2206 	strd	r2, r2, [r3, #-24]
    hpcd->IN_ep[i].is_in = 1U;
 8002af4:	f803 7c27 	strb.w	r7, [r3, #-39]
    hpcd->IN_ep[i].num = i;
 8002af8:	f803 1c28 	strb.w	r1, [r3, #-40]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002afc:	f803 2c25 	strb.w	r2, [r3, #-37]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b00:	f843 2c10 	str.w	r2, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b04:	3001      	adds	r0, #1
 8002b06:	e7d5      	b.n	8002ab4 <HAL_PCD_Init+0x5a>
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b08:	e943 2206 	strd	r2, r2, [r3, #-24]
    hpcd->OUT_ep[i].is_in = 0U;
 8002b0c:	f803 2c27 	strb.w	r2, [r3, #-39]
    hpcd->OUT_ep[i].num = i;
 8002b10:	f803 0c28 	strb.w	r0, [r3, #-40]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b14:	f803 2c25 	strb.w	r2, [r3, #-37]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b18:	f843 2c10 	str.w	r2, [r3, #-16]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b1c:	3101      	adds	r1, #1
 8002b1e:	e7d2      	b.n	8002ac6 <HAL_PCD_Init+0x6c>

08002b20 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002b20:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hpcd);
 8002b22:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
{
 8002b26:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d010      	beq.n	8002b4e <HAL_PCD_Start+0x2e>
 8002b2c:	2501      	movs	r5, #1
 8002b2e:	f880 5290 	strb.w	r5, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002b32:	6800      	ldr	r0, [r0, #0]
 8002b34:	f001 fe5f 	bl	80047f6 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002b38:	4629      	mov	r1, r5
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	f003 fa95 	bl	800606a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002b40:	6820      	ldr	r0, [r4, #0]
 8002b42:	f002 f921 	bl	8004d88 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002b46:	2000      	movs	r0, #0
 8002b48:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 8002b4c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8002b4e:	2002      	movs	r0, #2
 8002b50:	e7fc      	b.n	8002b4c <HAL_PCD_Start+0x2c>

08002b52 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002b52:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8002b54:	f890 2290 	ldrb.w	r2, [r0, #656]	@ 0x290
{
 8002b58:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002b5a:	2a01      	cmp	r2, #1
 8002b5c:	d00a      	beq.n	8002b74 <HAL_PCD_SetAddress+0x22>
 8002b5e:	2201      	movs	r2, #1
  hpcd->USB_Address = address;
 8002b60:	7341      	strb	r1, [r0, #13]
  __HAL_LOCK(hpcd);
 8002b62:	f880 2290 	strb.w	r2, [r0, #656]	@ 0x290
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002b66:	6800      	ldr	r0, [r0, #0]
 8002b68:	f002 f908 	bl	8004d7c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290

  return HAL_OK;
}
 8002b72:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002b74:	2002      	movs	r0, #2
 8002b76:	e7fc      	b.n	8002b72 <HAL_PCD_SetAddress+0x20>

08002b78 <HAL_PCD_IRQHandler>:
{
 8002b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b7c:	4604      	mov	r4, r0
 8002b7e:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002b80:	6800      	ldr	r0, [r0, #0]
 8002b82:	f002 f905 	bl	8004d90 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002b86:	f410 4500 	ands.w	r5, r0, #32768	@ 0x8000
 8002b8a:	f000 844f 	beq.w	800342c <HAL_PCD_IRQHandler+0x8b4>
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);

        if (ep->type == EP_TYPE_ISOC)
 8002b8e:	2528      	movs	r5, #40	@ 0x28
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b90:	4ec6      	ldr	r6, [pc, #792]	@ (8002eac <HAL_PCD_IRQHandler+0x334>)
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002b92:	6820      	ldr	r0, [r4, #0]
 8002b94:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8002b98:	041f      	lsls	r7, r3, #16
 8002b9a:	d402      	bmi.n	8002ba2 <HAL_PCD_IRQHandler+0x2a>
}
 8002b9c:	b005      	add	sp, #20
 8002b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 8002ba2:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
    if (epindex == 0U)
 8002ba6:	f013 070f 	ands.w	r7, r3, #15
    wIstr = hpcd->Instance->ISTR;
 8002baa:	b299      	uxth	r1, r3
    if (epindex == 0U)
 8002bac:	f040 80c0 	bne.w	8002d30 <HAL_PCD_IRQHandler+0x1b8>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002bb0:	f011 0110 	ands.w	r1, r1, #16
 8002bb4:	d126      	bne.n	8002c04 <HAL_PCD_IRQHandler+0x8c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002bb6:	8803      	ldrh	r3, [r0, #0]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	4033      	ands	r3, r6
 8002bbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bc0:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bc2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8002bc6:	7c22      	ldrb	r2, [r4, #16]
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002bce:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002bd2:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
        ep->xfer_buff += ep->xfer_count;
 8002bd6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
        ep->xfer_buff += ep->xfer_count;
 8002bdc:	441a      	add	r2, r3
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bde:	62e3      	str	r3, [r4, #44]	@ 0x2c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002be0:	4620      	mov	r0, r4
        ep->xfer_buff += ep->xfer_count;
 8002be2:	6262      	str	r2, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002be4:	f003 f969 	bl	8005eba <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002be8:	7b63      	ldrb	r3, [r4, #13]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0d1      	beq.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
 8002bee:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002bf0:	6821      	ldr	r1, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002bf2:	2a00      	cmp	r2, #0
 8002bf4:	d1cd      	bne.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002bf6:	7b63      	ldrb	r3, [r4, #13]
 8002bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bfc:	f8a1 304c 	strh.w	r3, [r1, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002c00:	7362      	strb	r2, [r4, #13]
 8002c02:	e7c6      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002c04:	8807      	ldrh	r7, [r0, #0]
 8002c06:	b2bb      	uxth	r3, r7
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002c08:	f417 6700 	ands.w	r7, r7, #2048	@ 0x800
 8002c0c:	d021      	beq.n	8002c52 <HAL_PCD_IRQHandler+0xda>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c0e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8002c12:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c1c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002c20:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c24:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 8002c28:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c2c:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c30:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 8002c34:	f002 faf7 	bl	8005226 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c38:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002c3a:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c3c:	8813      	ldrh	r3, [r2, #0]
 8002c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c42:	051b      	lsls	r3, r3, #20
 8002c44:	0d1b      	lsrs	r3, r3, #20
 8002c46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c4a:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002c4c:	f003 f926 	bl	8005e9c <HAL_PCD_SetupStageCallback>
 8002c50:	e79f      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002c52:	0419      	lsls	r1, r3, #16
 8002c54:	d59d      	bpl.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c56:	8803      	ldrh	r3, [r0, #0]
 8002c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c5c:	051b      	lsls	r3, r3, #20
 8002c5e:	0d1b      	lsrs	r3, r3, #20
 8002c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c64:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c66:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8002c6a:	f894 2150 	ldrb.w	r2, [r4, #336]	@ 0x150
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c74:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002c78:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
 8002c7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c80:	f8c4 316c 	str.w	r3, [r4, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002c84:	b18b      	cbz	r3, 8002caa <HAL_PCD_IRQHandler+0x132>
 8002c86:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8002c8a:	b171      	cbz	r1, 8002caa <HAL_PCD_IRQHandler+0x132>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c8c:	f8b4 2156 	ldrh.w	r2, [r4, #342]	@ 0x156
 8002c90:	f002 fac9 	bl	8005226 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8002c94:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8002c98:	f8d4 216c 	ldr.w	r2, [r4, #364]	@ 0x16c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002c9c:	4639      	mov	r1, r7
            ep->xfer_buff += ep->xfer_count;
 8002c9e:	4413      	add	r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002ca0:	4620      	mov	r0, r4
            ep->xfer_buff += ep->xfer_count;
 8002ca2:	f8c4 3164 	str.w	r3, [r4, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002ca6:	f003 f8ff 	bl	8005ea8 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002caa:	6821      	ldr	r1, [r4, #0]
 8002cac:	880a      	ldrh	r2, [r1, #0]
 8002cae:	b293      	uxth	r3, r2
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002cb0:	0512      	lsls	r2, r2, #20
 8002cb2:	f53f af6e 	bmi.w	8002b92 <HAL_PCD_IRQHandler+0x1a>
 8002cb6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002cba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cbe:	f43f af68 	beq.w	8002b92 <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002cc2:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8002cc6:	f201 400c 	addw	r0, r1, #1036	@ 0x40c
 8002cca:	b292      	uxth	r2, r2
 8002ccc:	5a83      	ldrh	r3, [r0, r2]
 8002cce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cd2:	5283      	strh	r3, [r0, r2]
 8002cd4:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8002cd8:	2b3e      	cmp	r3, #62	@ 0x3e
 8002cda:	d91d      	bls.n	8002d18 <HAL_PCD_IRQHandler+0x1a0>
 8002cdc:	095f      	lsrs	r7, r3, #5
 8002cde:	06db      	lsls	r3, r3, #27
 8002ce0:	5a83      	ldrh	r3, [r0, r2]
 8002ce2:	bf08      	it	eq
 8002ce4:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
 8002cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	5283      	strh	r3, [r0, r2]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002cfa:	880b      	ldrh	r3, [r1, #0]
 8002cfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d04:	041b      	lsls	r3, r3, #16
 8002d06:	0c1b      	lsrs	r3, r3, #16
 8002d08:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8002d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d14:	800b      	strh	r3, [r1, #0]
 8002d16:	e73c      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002d18:	b90b      	cbnz	r3, 8002d1e <HAL_PCD_IRQHandler+0x1a6>
 8002d1a:	5a83      	ldrh	r3, [r0, r2]
 8002d1c:	e7e7      	b.n	8002cee <HAL_PCD_IRQHandler+0x176>
 8002d1e:	085f      	lsrs	r7, r3, #1
 8002d20:	07db      	lsls	r3, r3, #31
 8002d22:	5a83      	ldrh	r3, [r0, r2]
 8002d24:	bf48      	it	mi
 8002d26:	3701      	addmi	r7, #1
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
 8002d2e:	e7e2      	b.n	8002cf6 <HAL_PCD_IRQHandler+0x17e>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002d30:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002d34:	0419      	lsls	r1, r3, #16
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002d36:	fa1f f883 	uxth.w	r8, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002d3a:	f140 80f6 	bpl.w	8002f2a <HAL_PCD_IRQHandler+0x3b2>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002d3e:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        if (ep->doublebuffer == 0U)
 8002d42:	fb05 4107 	mla	r1, r5, r7, r4
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d4a:	051b      	lsls	r3, r3, #20
 8002d4c:	0d1b      	lsrs	r3, r3, #20
 8002d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d52:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        if (ep->doublebuffer == 0U)
 8002d56:	f891 315c 	ldrb.w	r3, [r1, #348]	@ 0x15c
 8002d5a:	f500 6e80 	add.w	lr, r0, #1024	@ 0x400
 8002d5e:	b9bb      	cbnz	r3, 8002d90 <HAL_PCD_IRQHandler+0x218>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d60:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8002d64:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3306      	adds	r3, #6
 8002d6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002d70:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8002d74:	f3c9 0909 	ubfx	r9, r9, #0, #10
          if (count != 0U)
 8002d78:	f1b9 0f00 	cmp.w	r9, #0
 8002d7c:	f000 80ba 	beq.w	8002ef4 <HAL_PCD_IRQHandler+0x37c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002d80:	464b      	mov	r3, r9
 8002d82:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002d86:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8002d8a:	f002 fa4c 	bl	8005226 <USB_ReadPMA>
 8002d8e:	e0b1      	b.n	8002ef4 <HAL_PCD_IRQHandler+0x37c>
          if (ep->type == EP_TYPE_BULK)
 8002d90:	f891 3153 	ldrb.w	r3, [r1, #339]	@ 0x153

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d94:	f891 2150 	ldrb.w	r2, [r1, #336]	@ 0x150
          if (ep->type == EP_TYPE_BULK)
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	f040 8089 	bne.w	8002eb0 <HAL_PCD_IRQHandler+0x338>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d9e:	f8b0 9050 	ldrh.w	r9, [r0, #80]	@ 0x50
 8002da2:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
 8002da6:	fa1f f989 	uxth.w	r9, r9
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002daa:	f418 4a80 	ands.w	sl, r8, #16384	@ 0x4000

    if (ep->xfer_len >= count)
 8002dae:	f8d1 3168 	ldr.w	r3, [r1, #360]	@ 0x168
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002db2:	44d9      	add	r9, fp
 8002db4:	f008 0c40 	and.w	ip, r8, #64	@ 0x40
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002db8:	d03c      	beq.n	8002e34 <HAL_PCD_IRQHandler+0x2bc>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002dba:	f109 0902 	add.w	r9, r9, #2
 8002dbe:	f83e 9019 	ldrh.w	r9, [lr, r9, lsl #1]
 8002dc2:	f3c9 0909 	ubfx	r9, r9, #0, #10
    if (ep->xfer_len >= count)
 8002dc6:	4599      	cmp	r9, r3
 8002dc8:	d913      	bls.n	8002df2 <HAL_PCD_IRQHandler+0x27a>
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002dd0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002dd4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ddc:	041b      	lsls	r3, r3, #16
 8002dde:	0c1b      	lsrs	r3, r3, #16
 8002de0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002de4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dec:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8002df0:	e005      	b.n	8002dfe <HAL_PCD_IRQHandler+0x286>
      ep->xfer_len -= count;
 8002df2:	eba3 0309 	sub.w	r3, r3, r9
 8002df6:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0e8      	beq.n	8002dd0 <HAL_PCD_IRQHandler+0x258>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002dfe:	f1bc 0f00 	cmp.w	ip, #0
 8002e02:	d00d      	beq.n	8002e20 <HAL_PCD_IRQHandler+0x2a8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e04:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002e08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e10:	041b      	lsls	r3, r3, #16
 8002e12:	0c1b      	lsrs	r3, r3, #16
 8002e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002e1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 8002e20:	f1b9 0f00 	cmp.w	r9, #0
 8002e24:	d066      	beq.n	8002ef4 <HAL_PCD_IRQHandler+0x37c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002e26:	2128      	movs	r1, #40	@ 0x28
 8002e28:	fb01 4107 	mla	r1, r1, r7, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002e2c:	464b      	mov	r3, r9
 8002e2e:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 8002e32:	e7a8      	b.n	8002d86 <HAL_PCD_IRQHandler+0x20e>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002e34:	f109 0906 	add.w	r9, r9, #6
 8002e38:	f83e 9019 	ldrh.w	r9, [lr, r9, lsl #1]
 8002e3c:	f3c9 0909 	ubfx	r9, r9, #0, #10

    if (ep->xfer_len >= count)
 8002e40:	4599      	cmp	r9, r3
 8002e42:	d912      	bls.n	8002e6a <HAL_PCD_IRQHandler+0x2f2>
 8002e44:	f8c1 a168 	str.w	sl, [r1, #360]	@ 0x168
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002e4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e54:	041b      	lsls	r3, r3, #16
 8002e56:	0c1b      	lsrs	r3, r3, #16
 8002e58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002e5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e64:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8002e68:	e005      	b.n	8002e76 <HAL_PCD_IRQHandler+0x2fe>
      ep->xfer_len -= count;
 8002e6a:	eba3 0309 	sub.w	r3, r3, r9
 8002e6e:	f8c1 3168 	str.w	r3, [r1, #360]	@ 0x168
    if (ep->xfer_len == 0U)
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0e8      	beq.n	8002e48 <HAL_PCD_IRQHandler+0x2d0>
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002e76:	f1bc 0f00 	cmp.w	ip, #0
 8002e7a:	d10d      	bne.n	8002e98 <HAL_PCD_IRQHandler+0x320>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e7c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002e80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e88:	041b      	lsls	r3, r3, #16
 8002e8a:	0c1b      	lsrs	r3, r3, #16
 8002e8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002e94:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }

    if (count != 0U)
 8002e98:	f1b9 0f00 	cmp.w	r9, #0
 8002e9c:	d02a      	beq.n	8002ef4 <HAL_PCD_IRQHandler+0x37c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002e9e:	2128      	movs	r1, #40	@ 0x28
 8002ea0:	fb01 4107 	mla	r1, r1, r7, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 8002eaa:	e76c      	b.n	8002d86 <HAL_PCD_IRQHandler+0x20e>
 8002eac:	ffff8f0f 	.word	0xffff8f0f
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002eb0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002eb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002eb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ebc:	041b      	lsls	r3, r3, #16
 8002ebe:	0c1b      	lsrs	r3, r3, #16
 8002ec0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ec4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002ec8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002ecc:	f891 3150 	ldrb.w	r3, [r1, #336]	@ 0x150
 8002ed0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002eda:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8002ede:	b292      	uxth	r2, r2
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002ee0:	d054      	beq.n	8002f8c <HAL_PCD_IRQHandler+0x414>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ee2:	3202      	adds	r2, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8002eea:	f3c9 0909 	ubfx	r9, r9, #0, #10
              if (count != 0U)
 8002eee:	f1b9 0f00 	cmp.w	r9, #0
 8002ef2:	d19b      	bne.n	8002e2c <HAL_PCD_IRQHandler+0x2b4>
        ep->xfer_count += count;
 8002ef4:	fb05 f107 	mul.w	r1, r5, r7
 8002ef8:	1863      	adds	r3, r4, r1
 8002efa:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8002efe:	444a      	add	r2, r9
 8002f00:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8002f04:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8002f08:	444a      	add	r2, r9
 8002f0a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002f0e:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 8002f12:	b11a      	cbz	r2, 8002f1c <HAL_PCD_IRQHandler+0x3a4>
 8002f14:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002f18:	4599      	cmp	r9, r3
 8002f1a:	d241      	bcs.n	8002fa0 <HAL_PCD_IRQHandler+0x428>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002f1c:	fb05 4307 	mla	r3, r5, r7, r4
 8002f20:	4620      	mov	r0, r4
 8002f22:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8002f26:	f002 ffbf 	bl	8005ea8 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002f2a:	f018 0f80 	tst.w	r8, #128	@ 0x80
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002f2e:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002f30:	f43f ae2f 	beq.w	8002b92 <HAL_PCD_IRQHandler+0x1a>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002f34:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8002f38:	fb05 fc07 	mul.w	ip, r5, r7
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	4033      	ands	r3, r6
 8002f40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f44:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8002f48:	eb04 030c 	add.w	r3, r4, ip
 8002f4c:	7cda      	ldrb	r2, [r3, #19]
 8002f4e:	2a01      	cmp	r2, #1
 8002f50:	d156      	bne.n	8003000 <HAL_PCD_IRQHandler+0x488>
          ep->xfer_len = 0U;
 8002f52:	2100      	movs	r1, #0
 8002f54:	fb07 5205 	mla	r2, r7, r5, r5
 8002f58:	50a1      	str	r1, [r4, r2]
          if (ep->doublebuffer != 0U)
 8002f5a:	7f1a      	ldrb	r2, [r3, #28]
 8002f5c:	b392      	cbz	r2, 8002fc4 <HAL_PCD_IRQHandler+0x44c>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f5e:	f018 0840 	ands.w	r8, r8, #64	@ 0x40
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f62:	7c5a      	ldrb	r2, [r3, #17]
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f64:	d036      	beq.n	8002fd4 <HAL_PCD_IRQHandler+0x45c>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f66:	bb12      	cbnz	r2, 8002fae <HAL_PCD_IRQHandler+0x436>
 8002f68:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8002f6c:	7c1b      	ldrb	r3, [r3, #16]
 8002f6e:	b292      	uxth	r2, r2
 8002f70:	011b      	lsls	r3, r3, #4
 8002f72:	f200 4004 	addw	r0, r0, #1028	@ 0x404
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f76:	4410      	add	r0, r2
 8002f78:	5a1a      	ldrh	r2, [r3, r0]
 8002f7a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002f7e:	521a      	strh	r2, [r3, r0]
 8002f80:	5a1a      	ldrh	r2, [r3, r0]
 8002f82:	b292      	uxth	r2, r2
 8002f84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f88:	521a      	strh	r2, [r3, r0]
 8002f8a:	e01b      	b.n	8002fc4 <HAL_PCD_IRQHandler+0x44c>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f8c:	3206      	adds	r2, #6
 8002f8e:	4413      	add	r3, r2
 8002f90:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8002f94:	f3c9 0909 	ubfx	r9, r9, #0, #10
              if (count != 0U)
 8002f98:	f1b9 0f00 	cmp.w	r9, #0
 8002f9c:	d0aa      	beq.n	8002ef4 <HAL_PCD_IRQHandler+0x37c>
 8002f9e:	e781      	b.n	8002ea4 <HAL_PCD_IRQHandler+0x32c>
        ep = &hpcd->OUT_ep[epindex];
 8002fa0:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fa4:	6820      	ldr	r0, [r4, #0]
 8002fa6:	4421      	add	r1, r4
 8002fa8:	f001 ff08 	bl	8004dbc <USB_EPStartXfer>
 8002fac:	e7bd      	b.n	8002f2a <HAL_PCD_IRQHandler+0x3b2>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fae:	2a01      	cmp	r2, #1
 8002fb0:	d108      	bne.n	8002fc4 <HAL_PCD_IRQHandler+0x44c>
 8002fb2:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8002fb6:	7c1b      	ldrb	r3, [r3, #16]
 8002fb8:	b292      	uxth	r2, r2
 8002fba:	f200 4004 	addw	r0, r0, #1028	@ 0x404
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	4410      	add	r0, r2
 8002fc2:	5219      	strh	r1, [r3, r0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002fc4:	2328      	movs	r3, #40	@ 0x28
 8002fc6:	fb03 4307 	mla	r3, r3, r7, r4
 8002fca:	7c19      	ldrb	r1, [r3, #16]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f002 ff74 	bl	8005eba <HAL_PCD_DataInStageCallback>
 8002fd2:	e5de      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fd4:	b93a      	cbnz	r2, 8002fe6 <HAL_PCD_IRQHandler+0x46e>
 8002fd6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8002fda:	7c1b      	ldrb	r3, [r3, #16]
 8002fdc:	b292      	uxth	r2, r2
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8002fe4:	e7c7      	b.n	8002f76 <HAL_PCD_IRQHandler+0x3fe>
 8002fe6:	2a01      	cmp	r2, #1
 8002fe8:	d1ec      	bne.n	8002fc4 <HAL_PCD_IRQHandler+0x44c>
 8002fea:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8002fee:	7c1b      	ldrb	r3, [r3, #16]
 8002ff0:	b292      	uxth	r2, r2
 8002ff2:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	4410      	add	r0, r2
 8002ffa:	f823 8000 	strh.w	r8, [r3, r0]
 8002ffe:	e7e1      	b.n	8002fc4 <HAL_PCD_IRQHandler+0x44c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003000:	7c19      	ldrb	r1, [r3, #16]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003002:	f418 7e80 	ands.w	lr, r8, #256	@ 0x100
            if (ep->xfer_len > TxPctSize)
 8003006:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003008:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
 800300c:	f500 6980 	add.w	r9, r0, #1024	@ 0x400
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003010:	d11b      	bne.n	800304a <HAL_PCD_IRQHandler+0x4d2>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003012:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
 8003016:	b2bf      	uxth	r7, r7
 8003018:	4457      	add	r7, sl
 800301a:	3702      	adds	r7, #2
 800301c:	f839 7017 	ldrh.w	r7, [r9, r7, lsl #1]
            if (ep->xfer_len > TxPctSize)
 8003020:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003024:	4297      	cmp	r7, r2
 8003026:	d302      	bcc.n	800302e <HAL_PCD_IRQHandler+0x4b6>
 8003028:	f8c3 e028 	str.w	lr, [r3, #40]	@ 0x28
 800302c:	e7ce      	b.n	8002fcc <HAL_PCD_IRQHandler+0x454>
              ep->xfer_len -= TxPctSize;
 800302e:	1bd2      	subs	r2, r2, r7
 8003030:	629a      	str	r2, [r3, #40]	@ 0x28
              ep->xfer_buff += TxPctSize;
 8003032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        ep = &hpcd->IN_ep[epindex];
 8003034:	f10c 0110 	add.w	r1, ip, #16
              ep->xfer_buff += TxPctSize;
 8003038:	443a      	add	r2, r7
 800303a:	625a      	str	r2, [r3, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 800303c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800303e:	4421      	add	r1, r4
              ep->xfer_count += TxPctSize;
 8003040:	443a      	add	r2, r7
 8003042:	62da      	str	r2, [r3, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003044:	f001 feba 	bl	8004dbc <USB_EPStartXfer>
 8003048:	e5a3      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800304a:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800304e:	f018 0e40 	ands.w	lr, r8, #64	@ 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003052:	fa1f fc8c 	uxth.w	ip, ip
 8003056:	44d4      	add	ip, sl
 8003058:	f408 4880 	and.w	r8, r8, #16384	@ 0x4000
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800305c:	f000 80f4 	beq.w	8003248 <HAL_PCD_IRQHandler+0x6d0>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003060:	f10c 0c02 	add.w	ip, ip, #2
 8003064:	f839 c01c 	ldrh.w	ip, [r9, ip, lsl #1]
 8003068:	fa1f f888 	uxth.w	r8, r8

    if (ep->xfer_len > TxPctSize)
 800306c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003070:	4594      	cmp	ip, r2
    {
      ep->xfer_len -= TxPctSize;
    }
    else
    {
      ep->xfer_len = 0U;
 8003072:	bf2c      	ite	cs
 8003074:	2200      	movcs	r2, #0
      ep->xfer_len -= TxPctSize;
 8003076:	eba2 020c 	subcc.w	r2, r2, ip
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800307c:	2a00      	cmp	r2, #0
 800307e:	d15b      	bne.n	8003138 <HAL_PCD_IRQHandler+0x5c0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003080:	2328      	movs	r3, #40	@ 0x28
 8003082:	fb03 4307 	mla	r3, r3, r7, r4
 8003086:	7c5b      	ldrb	r3, [r3, #17]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d141      	bne.n	8003110 <HAL_PCD_IRQHandler+0x598>
 800308c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8003090:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8003094:	b292      	uxth	r2, r2
 8003096:	010b      	lsls	r3, r1, #4
 8003098:	4494      	add	ip, r2
 800309a:	f83c 2003 	ldrh.w	r2, [ip, r3]
 800309e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80030a2:	f82c 2003 	strh.w	r2, [ip, r3]
 80030a6:	f83c 2003 	ldrh.w	r2, [ip, r3]
 80030aa:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80030ae:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80030b2:	b292      	uxth	r2, r2
 80030b4:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030b8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 80030bc:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 80030c0:	b292      	uxth	r2, r2
 80030c2:	4410      	add	r0, r2
 80030c4:	5ac2      	ldrh	r2, [r0, r3]
 80030c6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80030ca:	52c2      	strh	r2, [r0, r3]
 80030cc:	5ac2      	ldrh	r2, [r0, r3]
 80030ce:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80030d2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80030d6:	b292      	uxth	r2, r2
 80030d8:	52c2      	strh	r2, [r0, r3]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80030da:	4620      	mov	r0, r4
 80030dc:	f002 feed 	bl	8005eba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80030e0:	f1b8 0f00 	cmp.w	r8, #0
 80030e4:	f000 80f4 	beq.w	80032d0 <HAL_PCD_IRQHandler+0x758>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030e8:	2328      	movs	r3, #40	@ 0x28
 80030ea:	fb03 4307 	mla	r3, r3, r7, r4
 80030ee:	6822      	ldr	r2, [r4, #0]
 80030f0:	7c19      	ldrb	r1, [r3, #16]
 80030f2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80030f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030fe:	041b      	lsls	r3, r3, #16
 8003100:	0c1b      	lsrs	r3, r3, #16
 8003102:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800310a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 800310e:	e0df      	b.n	80032d0 <HAL_PCD_IRQHandler+0x758>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003110:	2b01      	cmp	r3, #1
 8003112:	d1e2      	bne.n	80030da <HAL_PCD_IRQHandler+0x562>
 8003114:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
 8003118:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 800311c:	fa1f fe8e 	uxth.w	lr, lr
 8003120:	44f4      	add	ip, lr
 8003122:	010b      	lsls	r3, r1, #4
 8003124:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003128:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 800312c:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 8003130:	fa1f fc8c 	uxth.w	ip, ip
 8003134:	4460      	add	r0, ip
 8003136:	e7cf      	b.n	80030d8 <HAL_PCD_IRQHandler+0x560>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003138:	f1b8 0f00 	cmp.w	r8, #0
 800313c:	d00d      	beq.n	800315a <HAL_PCD_IRQHandler+0x5e2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800313e:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 8003142:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8003146:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800314a:	0412      	lsls	r2, r2, #16
 800314c:	0c12      	lsrs	r2, r2, #16
 800314e:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8003152:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003156:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 800315a:	f04f 0828 	mov.w	r8, #40	@ 0x28
 800315e:	fb08 4807 	mla	r8, r8, r7, r4
 8003162:	f898 2034 	ldrb.w	r2, [r8, #52]	@ 0x34
 8003166:	2a01      	cmp	r2, #1
 8003168:	f040 80b2 	bne.w	80032d0 <HAL_PCD_IRQHandler+0x758>
        ep->xfer_buff += TxPctSize;
 800316c:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8003170:	eb02 0e0c 	add.w	lr, r2, ip
 8003174:	f8c8 e024 	str.w	lr, [r8, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8003178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800317a:	4462      	add	r2, ip
 800317c:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 800317e:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 8003182:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8003186:	4293      	cmp	r3, r2
 8003188:	d335      	bcc.n	80031f6 <HAL_PCD_IRQHandler+0x67e>
          ep->xfer_len_db -= len;
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	f8c8 3030 	str.w	r3, [r8, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003190:	2328      	movs	r3, #40	@ 0x28
 8003192:	fb03 4307 	mla	r3, r3, r7, r4
 8003196:	f893 c011 	ldrb.w	ip, [r3, #17]
 800319a:	b293      	uxth	r3, r2
 800319c:	f1bc 0f00 	cmp.w	ip, #0
 80031a0:	d145      	bne.n	800322e <HAL_PCD_IRQHandler+0x6b6>
 80031a2:	f8b0 8050 	ldrh.w	r8, [r0, #80]	@ 0x50
 80031a6:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 80031aa:	fa1f f888 	uxth.w	r8, r8
 80031ae:	44c4      	add	ip, r8
 80031b0:	0109      	lsls	r1, r1, #4
 80031b2:	f83c 8001 	ldrh.w	r8, [ip, r1]
 80031b6:	2a3e      	cmp	r2, #62	@ 0x3e
 80031b8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80031bc:	f82c 8001 	strh.w	r8, [ip, r1]
 80031c0:	d925      	bls.n	800320e <HAL_PCD_IRQHandler+0x696>
 80031c2:	ea4f 1852 	mov.w	r8, r2, lsr #5
 80031c6:	06d2      	lsls	r2, r2, #27
 80031c8:	f83c 2001 	ldrh.w	r2, [ip, r1]
 80031cc:	bf08      	it	eq
 80031ce:	f108 38ff 	addeq.w	r8, r8, #4294967295
 80031d2:	b292      	uxth	r2, r2
 80031d4:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 80031d8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80031dc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80031e0:	b292      	uxth	r2, r2
 80031e2:	f82c 2001 	strh.w	r2, [ip, r1]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80031e6:	2228      	movs	r2, #40	@ 0x28
 80031e8:	fb02 4207 	mla	r2, r2, r7, r4
 80031ec:	8b12      	ldrh	r2, [r2, #24]

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80031ee:	4671      	mov	r1, lr
 80031f0:	f001 fdd4 	bl	8004d9c <USB_WritePMA>
 80031f4:	e06c      	b.n	80032d0 <HAL_PCD_IRQHandler+0x758>
        else if (ep->xfer_len_db == 0U)
 80031f6:	b91b      	cbnz	r3, 8003200 <HAL_PCD_IRQHandler+0x688>
          len = TxPctSize;
 80031f8:	4662      	mov	r2, ip
          ep->xfer_fill_db = 0U;
 80031fa:	f888 3034 	strb.w	r3, [r8, #52]	@ 0x34
 80031fe:	e7c7      	b.n	8003190 <HAL_PCD_IRQHandler+0x618>
          ep->xfer_fill_db = 0U;
 8003200:	2200      	movs	r2, #0
 8003202:	f888 2034 	strb.w	r2, [r8, #52]	@ 0x34
          ep->xfer_len_db = 0U;
 8003206:	f8c8 2030 	str.w	r2, [r8, #48]	@ 0x30
          len = ep->xfer_len_db;
 800320a:	461a      	mov	r2, r3
 800320c:	e7c0      	b.n	8003190 <HAL_PCD_IRQHandler+0x618>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800320e:	b912      	cbnz	r2, 8003216 <HAL_PCD_IRQHandler+0x69e>
 8003210:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8003214:	e7e0      	b.n	80031d8 <HAL_PCD_IRQHandler+0x660>
 8003216:	ea4f 0852 	mov.w	r8, r2, lsr #1
 800321a:	07d2      	lsls	r2, r2, #31
 800321c:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8003220:	bf48      	it	mi
 8003222:	f108 0801 	addmi.w	r8, r8, #1
 8003226:	b292      	uxth	r2, r2
 8003228:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 800322c:	e7d8      	b.n	80031e0 <HAL_PCD_IRQHandler+0x668>
 800322e:	f1bc 0f01 	cmp.w	ip, #1
 8003232:	d1d8      	bne.n	80031e6 <HAL_PCD_IRQHandler+0x66e>
 8003234:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8003238:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 800323c:	fa1f fc8c 	uxth.w	ip, ip
 8003240:	4462      	add	r2, ip
 8003242:	0109      	lsls	r1, r1, #4
 8003244:	5253      	strh	r3, [r2, r1]
 8003246:	e7ce      	b.n	80031e6 <HAL_PCD_IRQHandler+0x66e>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003248:	f10c 0c06 	add.w	ip, ip, #6
 800324c:	f839 c01c 	ldrh.w	ip, [r9, ip, lsl #1]
 8003250:	fa1f f888 	uxth.w	r8, r8
    if (ep->xfer_len >= TxPctSize)
 8003254:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003258:	4594      	cmp	ip, r2
      ep->xfer_len = 0U;
 800325a:	bf8c      	ite	hi
 800325c:	4672      	movhi	r2, lr
      ep->xfer_len -= TxPctSize;
 800325e:	eba2 020c 	subls.w	r2, r2, ip
 8003262:	629a      	str	r2, [r3, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 8003264:	2a00      	cmp	r2, #0
 8003266:	d15d      	bne.n	8003324 <HAL_PCD_IRQHandler+0x7ac>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003268:	2328      	movs	r3, #40	@ 0x28
 800326a:	fb03 4307 	mla	r3, r3, r7, r4
 800326e:	7c5b      	ldrb	r3, [r3, #17]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d143      	bne.n	80032fc <HAL_PCD_IRQHandler+0x784>
 8003274:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8003278:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 800327c:	b292      	uxth	r2, r2
 800327e:	010b      	lsls	r3, r1, #4
 8003280:	4494      	add	ip, r2
 8003282:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8003286:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800328a:	f82c 2003 	strh.w	r2, [ip, r3]
 800328e:	f83c 2003 	ldrh.w	r2, [ip, r3]
 8003292:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003296:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800329a:	b292      	uxth	r2, r2
 800329c:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80032a0:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 80032a4:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 80032a8:	b292      	uxth	r2, r2
 80032aa:	4410      	add	r0, r2
 80032ac:	5ac2      	ldrh	r2, [r0, r3]
 80032ae:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80032b2:	52c2      	strh	r2, [r0, r3]
 80032b4:	5ac2      	ldrh	r2, [r0, r3]
 80032b6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80032ba:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80032be:	b292      	uxth	r2, r2
 80032c0:	52c2      	strh	r2, [r0, r3]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80032c2:	4620      	mov	r0, r4
 80032c4:	f002 fdf9 	bl	8005eba <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80032c8:	f1b8 0f00 	cmp.w	r8, #0
 80032cc:	f43f af0c 	beq.w	80030e8 <HAL_PCD_IRQHandler+0x570>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032d0:	2328      	movs	r3, #40	@ 0x28
 80032d2:	fb03 4307 	mla	r3, r3, r7, r4
 80032d6:	6822      	ldr	r2, [r4, #0]
 80032d8:	7c19      	ldrb	r1, [r3, #16]
 80032da:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80032de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032e6:	041b      	lsls	r3, r3, #16
 80032e8:	0c1b      	lsrs	r3, r3, #16
 80032ea:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80032ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032f6:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 80032fa:	e44a      	b.n	8002b92 <HAL_PCD_IRQHandler+0x1a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d1e0      	bne.n	80032c2 <HAL_PCD_IRQHandler+0x74a>
 8003300:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
 8003304:	f200 4c04 	addw	ip, r0, #1028	@ 0x404
 8003308:	fa1f fe8e 	uxth.w	lr, lr
 800330c:	44f4      	add	ip, lr
 800330e:	010b      	lsls	r3, r1, #4
 8003310:	f82c 2003 	strh.w	r2, [ip, r3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003314:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
 8003318:	f200 400c 	addw	r0, r0, #1036	@ 0x40c
 800331c:	fa1f fc8c 	uxth.w	ip, ip
 8003320:	4460      	add	r0, ip
 8003322:	e7cd      	b.n	80032c0 <HAL_PCD_IRQHandler+0x748>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003324:	f1b8 0f00 	cmp.w	r8, #0
 8003328:	d10d      	bne.n	8003346 <HAL_PCD_IRQHandler+0x7ce>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800332a:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 800332e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8003332:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003336:	0412      	lsls	r2, r2, #16
 8003338:	0c12      	lsrs	r2, r2, #16
 800333a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800333e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003342:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8003346:	f04f 0828 	mov.w	r8, #40	@ 0x28
 800334a:	fb08 4807 	mla	r8, r8, r7, r4
 800334e:	f898 2034 	ldrb.w	r2, [r8, #52]	@ 0x34
 8003352:	2a01      	cmp	r2, #1
 8003354:	d1bc      	bne.n	80032d0 <HAL_PCD_IRQHandler+0x758>
        ep->xfer_buff += TxPctSize;
 8003356:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 800335a:	eb02 0e0c 	add.w	lr, r2, ip
 800335e:	f8c8 e024 	str.w	lr, [r8, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8003362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003364:	4462      	add	r2, ip
 8003366:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8003368:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 800336c:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8003370:	4293      	cmp	r3, r2
 8003372:	d332      	bcc.n	80033da <HAL_PCD_IRQHandler+0x862>
          ep->xfer_len_db -= len;
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	f8c8 3030 	str.w	r3, [r8, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800337a:	2328      	movs	r3, #40	@ 0x28
 800337c:	fb03 4307 	mla	r3, r3, r7, r4
 8003380:	f893 c011 	ldrb.w	ip, [r3, #17]
 8003384:	b293      	uxth	r3, r2
 8003386:	f1bc 0f00 	cmp.w	ip, #0
 800338a:	d142      	bne.n	8003412 <HAL_PCD_IRQHandler+0x89a>
 800338c:	f8b0 8050 	ldrh.w	r8, [r0, #80]	@ 0x50
 8003390:	f200 4c0c 	addw	ip, r0, #1036	@ 0x40c
 8003394:	fa1f f888 	uxth.w	r8, r8
 8003398:	44c4      	add	ip, r8
 800339a:	0109      	lsls	r1, r1, #4
 800339c:	f83c 8001 	ldrh.w	r8, [ip, r1]
 80033a0:	2a3e      	cmp	r2, #62	@ 0x3e
 80033a2:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80033a6:	f82c 8001 	strh.w	r8, [ip, r1]
 80033aa:	d922      	bls.n	80033f2 <HAL_PCD_IRQHandler+0x87a>
 80033ac:	ea4f 1852 	mov.w	r8, r2, lsr #5
 80033b0:	06d2      	lsls	r2, r2, #27
 80033b2:	f83c 2001 	ldrh.w	r2, [ip, r1]
 80033b6:	bf08      	it	eq
 80033b8:	f108 38ff 	addeq.w	r8, r8, #4294967295
 80033bc:	b292      	uxth	r2, r2
 80033be:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 80033c2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80033c6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80033ca:	b292      	uxth	r2, r2
 80033cc:	f82c 2001 	strh.w	r2, [ip, r1]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80033d0:	2228      	movs	r2, #40	@ 0x28
 80033d2:	fb02 4207 	mla	r2, r2, r7, r4
 80033d6:	8b52      	ldrh	r2, [r2, #26]
 80033d8:	e709      	b.n	80031ee <HAL_PCD_IRQHandler+0x676>
        else if (ep->xfer_len_db == 0U)
 80033da:	b91b      	cbnz	r3, 80033e4 <HAL_PCD_IRQHandler+0x86c>
          len = TxPctSize;
 80033dc:	4662      	mov	r2, ip
          ep->xfer_fill_db = 0U;
 80033de:	f888 3034 	strb.w	r3, [r8, #52]	@ 0x34
 80033e2:	e7ca      	b.n	800337a <HAL_PCD_IRQHandler+0x802>
          ep->xfer_len_db = 0U;
 80033e4:	2200      	movs	r2, #0
 80033e6:	f8c8 2030 	str.w	r2, [r8, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 80033ea:	f888 2034 	strb.w	r2, [r8, #52]	@ 0x34
          len = ep->xfer_len_db;
 80033ee:	461a      	mov	r2, r3
 80033f0:	e7c3      	b.n	800337a <HAL_PCD_IRQHandler+0x802>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80033f2:	b912      	cbnz	r2, 80033fa <HAL_PCD_IRQHandler+0x882>
 80033f4:	f83c 2001 	ldrh.w	r2, [ip, r1]
 80033f8:	e7e3      	b.n	80033c2 <HAL_PCD_IRQHandler+0x84a>
 80033fa:	ea4f 0852 	mov.w	r8, r2, lsr #1
 80033fe:	07d2      	lsls	r2, r2, #31
 8003400:	f83c 2001 	ldrh.w	r2, [ip, r1]
 8003404:	bf48      	it	mi
 8003406:	f108 0801 	addmi.w	r8, r8, #1
 800340a:	b292      	uxth	r2, r2
 800340c:	ea42 2288 	orr.w	r2, r2, r8, lsl #10
 8003410:	e7db      	b.n	80033ca <HAL_PCD_IRQHandler+0x852>
 8003412:	f1bc 0f01 	cmp.w	ip, #1
 8003416:	d1db      	bne.n	80033d0 <HAL_PCD_IRQHandler+0x858>
 8003418:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 800341c:	f200 4c0c 	addw	ip, r0, #1036	@ 0x40c
 8003420:	b292      	uxth	r2, r2
 8003422:	4494      	add	ip, r2
 8003424:	010a      	lsls	r2, r1, #4
 8003426:	f82c 3002 	strh.w	r3, [ip, r2]
 800342a:	e7d1      	b.n	80033d0 <HAL_PCD_IRQHandler+0x858>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800342c:	0546      	lsls	r6, r0, #21
 800342e:	d512      	bpl.n	8003456 <HAL_PCD_IRQHandler+0x8de>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003430:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8003432:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003434:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8003438:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800343c:	041b      	lsls	r3, r3, #16
 800343e:	0c1b      	lsrs	r3, r3, #16
 8003440:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 8003444:	f002 fd45 	bl	8005ed2 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003448:	4629      	mov	r1, r5
 800344a:	4620      	mov	r0, r4
}
 800344c:	b005      	add	sp, #20
 800344e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003452:	f7ff bb7e 	b.w	8002b52 <HAL_PCD_SetAddress>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003456:	0441      	lsls	r1, r0, #17
 8003458:	d50a      	bpl.n	8003470 <HAL_PCD_IRQHandler+0x8f8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8003460:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003464:	041b      	lsls	r3, r3, #16
 8003466:	0c1b      	lsrs	r3, r3, #16
 8003468:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 800346c:	f7ff bb96 	b.w	8002b9c <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003470:	0482      	lsls	r2, r0, #18
 8003472:	d505      	bpl.n	8003480 <HAL_PCD_IRQHandler+0x908>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003474:	6822      	ldr	r2, [r4, #0]
 8003476:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800347a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800347e:	e7f1      	b.n	8003464 <HAL_PCD_IRQHandler+0x8ec>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003480:	04c3      	lsls	r3, r0, #19
 8003482:	d519      	bpl.n	80034b8 <HAL_PCD_IRQHandler+0x940>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003484:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8003486:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003488:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800348c:	f023 0304 	bic.w	r3, r3, #4
 8003490:	041b      	lsls	r3, r3, #16
 8003492:	0c1b      	lsrs	r3, r3, #16
 8003494:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003498:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800349c:	f023 0308 	bic.w	r3, r3, #8
 80034a0:	041b      	lsls	r3, r3, #16
 80034a2:	0c1b      	lsrs	r3, r3, #16
 80034a4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80034a8:	f002 fd36 	bl	8005f18 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80034ac:	6822      	ldr	r2, [r4, #0]
 80034ae:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80034b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034b6:	e7d5      	b.n	8003464 <HAL_PCD_IRQHandler+0x8ec>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80034b8:	0507      	lsls	r7, r0, #20
 80034ba:	d548      	bpl.n	800354e <HAL_PCD_IRQHandler+0x9d6>
 80034bc:	4668      	mov	r0, sp
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	4606      	mov	r6, r0
 80034c2:	4619      	mov	r1, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	f103 0520 	add.w	r5, r3, #32
 80034ca:	f832 7b04 	ldrh.w	r7, [r2], #4
    for (i = 0U; i < 8U; i++)
 80034ce:	4295      	cmp	r5, r2
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80034d0:	f826 7b02 	strh.w	r7, [r6], #2
    for (i = 0U; i < 8U; i++)
 80034d4:	d1f9      	bne.n	80034ca <HAL_PCD_IRQHandler+0x952>
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80034d6:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80034da:	b292      	uxth	r2, r2
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80034e4:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80034e8:	f022 0201 	bic.w	r2, r2, #1
 80034ec:	0412      	lsls	r2, r2, #16
 80034ee:	0c12      	lsrs	r2, r2, #16
 80034f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80034f4:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80034f8:	0556      	lsls	r6, r2, #21
 80034fa:	d5fb      	bpl.n	80034f4 <HAL_PCD_IRQHandler+0x97c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80034fc:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8003500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003504:	0412      	lsls	r2, r2, #16
 8003506:	0c12      	lsrs	r2, r2, #16
 8003508:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800350c:	f830 2b02 	ldrh.w	r2, [r0], #2
 8003510:	f821 2b04 	strh.w	r2, [r1], #4
    for (i = 0U; i < 8U; i++)
 8003514:	428d      	cmp	r5, r1
 8003516:	d1f9      	bne.n	800350c <HAL_PCD_IRQHandler+0x994>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003518:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800351c:	4620      	mov	r0, r4
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800351e:	b292      	uxth	r2, r2
 8003520:	f042 0208 	orr.w	r2, r2, #8
 8003524:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003528:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800352c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003530:	0412      	lsls	r2, r2, #16
 8003532:	0c12      	lsrs	r2, r2, #16
 8003534:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003538:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800353c:	b292      	uxth	r2, r2
 800353e:	f042 0204 	orr.w	r2, r2, #4
 8003542:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8003546:	f002 fcd7 	bl	8005ef8 <HAL_PCD_SuspendCallback>
    return;
 800354a:	f7ff bb27 	b.w	8002b9c <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800354e:	0582      	lsls	r2, r0, #22
 8003550:	d50d      	bpl.n	800356e <HAL_PCD_IRQHandler+0x9f6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003552:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8003554:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003556:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800355a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	0c1b      	lsrs	r3, r3, #16
 8003562:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8003566:	f002 fcb0 	bl	8005eca <HAL_PCD_SOFCallback>
    return;
 800356a:	f7ff bb17 	b.w	8002b9c <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800356e:	05c3      	lsls	r3, r0, #23
 8003570:	f57f ab14 	bpl.w	8002b9c <HAL_PCD_IRQHandler+0x24>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003574:	6822      	ldr	r2, [r4, #0]
 8003576:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800357a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800357e:	e771      	b.n	8003464 <HAL_PCD_IRQHandler+0x8ec>

08003580 <HAL_PCD_EP_Open>:
{
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	2428      	movs	r4, #40	@ 0x28
 8003584:	4605      	mov	r5, r0
 8003586:	f001 0007 	and.w	r0, r1, #7
 800358a:	4344      	muls	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800358c:	f011 0f80 	tst.w	r1, #128	@ 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003590:	bf14      	ite	ne
 8003592:	f104 0110 	addne.w	r1, r4, #16
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003596:	f504 71a8 	addeq.w	r1, r4, #336	@ 0x150
 800359a:	eb05 0604 	add.w	r6, r5, r4
    ep->is_in = 1U;
 800359e:	bf15      	itete	ne
 80035a0:	2401      	movne	r4, #1
    ep->is_in = 0U;
 80035a2:	2400      	moveq	r4, #0
    ep->is_in = 1U;
 80035a4:	7474      	strbne	r4, [r6, #17]
    ep->is_in = 0U;
 80035a6:	f886 4151 	strbeq.w	r4, [r6, #337]	@ 0x151
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035aa:	bf14      	ite	ne
 80035ac:	1949      	addne	r1, r1, r5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035ae:	1949      	addeq	r1, r1, r5
  if (ep_type == EP_TYPE_BULK)
 80035b0:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 80035b2:	70cb      	strb	r3, [r1, #3]
    ep->data_pid_start = 0U;
 80035b4:	bf08      	it	eq
 80035b6:	2300      	moveq	r3, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80035b8:	7008      	strb	r0, [r1, #0]
    ep->data_pid_start = 0U;
 80035ba:	bf08      	it	eq
 80035bc:	710b      	strbeq	r3, [r1, #4]
  ep->maxpacket = ep_mps;
 80035be:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 80035c0:	f895 3290 	ldrb.w	r3, [r5, #656]	@ 0x290
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d009      	beq.n	80035dc <HAL_PCD_EP_Open+0x5c>
 80035c8:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80035ca:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
 80035cc:	f885 3290 	strb.w	r3, [r5, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80035d0:	f001 f938 	bl	8004844 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80035d4:	2000      	movs	r0, #0
 80035d6:	f885 0290 	strb.w	r0, [r5, #656]	@ 0x290
}
 80035da:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 80035dc:	2002      	movs	r0, #2
 80035de:	e7fc      	b.n	80035da <HAL_PCD_EP_Open+0x5a>

080035e0 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 80035e0:	2328      	movs	r3, #40	@ 0x28
 80035e2:	f001 0207 	and.w	r2, r1, #7
 80035e6:	4353      	muls	r3, r2
 80035e8:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
 80035ec:	b510      	push	{r4, lr}
 80035ee:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035f0:	bf18      	it	ne
 80035f2:	f103 0110 	addne.w	r1, r3, #16
 80035f6:	4418      	add	r0, r3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035f8:	bf0b      	itete	eq
 80035fa:	f503 71a8 	addeq.w	r1, r3, #336	@ 0x150
    ep->is_in = 1U;
 80035fe:	2301      	movne	r3, #1
    ep->is_in = 0U;
 8003600:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003602:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003604:	bf0a      	itet	eq
 8003606:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 8003608:	7443      	strbne	r3, [r0, #17]
    ep->is_in = 0U;
 800360a:	f880 3151 	strbeq.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800360e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8003610:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8003614:	2b01      	cmp	r3, #1
 8003616:	d009      	beq.n	800362c <HAL_PCD_EP_Close+0x4c>
 8003618:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800361a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800361c:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003620:	f001 fa70 	bl	8004b04 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003624:	2000      	movs	r0, #0
 8003626:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800362a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800362c:	2002      	movs	r0, #2
 800362e:	e7fc      	b.n	800362a <HAL_PCD_EP_Close+0x4a>

08003630 <HAL_PCD_EP_Receive>:
{
 8003630:	b570      	push	{r4, r5, r6, lr}
  ep->xfer_buff = pBuf;
 8003632:	2428      	movs	r4, #40	@ 0x28
  ep->xfer_count = 0U;
 8003634:	2600      	movs	r6, #0
 8003636:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 800363a:	434c      	muls	r4, r1
 800363c:	1905      	adds	r5, r0, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 800363e:	f885 1150 	strb.w	r1, [r5, #336]	@ 0x150
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003642:	f504 71a8 	add.w	r1, r4, #336	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003646:	4401      	add	r1, r0
  ep->xfer_len = len;
 8003648:	e9c5 2359 	strd	r2, r3, [r5, #356]	@ 0x164
  ep->xfer_count = 0U;
 800364c:	f8c5 616c 	str.w	r6, [r5, #364]	@ 0x16c
  ep->is_in = 0U;
 8003650:	f885 6151 	strb.w	r6, [r5, #337]	@ 0x151
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003654:	6800      	ldr	r0, [r0, #0]
 8003656:	f001 fbb1 	bl	8004dbc <USB_EPStartXfer>
}
 800365a:	4630      	mov	r0, r6
 800365c:	bd70      	pop	{r4, r5, r6, pc}

0800365e <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800365e:	2328      	movs	r3, #40	@ 0x28
 8003660:	f001 0107 	and.w	r1, r1, #7
 8003664:	fb03 0001 	mla	r0, r3, r1, r0
}
 8003668:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 800366c:	4770      	bx	lr

0800366e <HAL_PCD_EP_Transmit>:
{
 800366e:	b570      	push	{r4, r5, r6, lr}
 8003670:	2528      	movs	r5, #40	@ 0x28
 8003672:	f001 0107 	and.w	r1, r1, #7
 8003676:	434d      	muls	r5, r1
  ep->xfer_buff = pBuf;
 8003678:	1944      	adds	r4, r0, r5
  ep->xfer_count = 0U;
 800367a:	2600      	movs	r6, #0
  ep->xfer_len = len;
 800367c:	e9c4 2309 	strd	r2, r3, [r4, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 8003680:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8003682:	7421      	strb	r1, [r4, #16]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003684:	f105 0110 	add.w	r1, r5, #16
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003688:	4401      	add	r1, r0
  ep->xfer_fill_db = 1U;
 800368a:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  ep->xfer_len_db = len;
 800368e:	6323      	str	r3, [r4, #48]	@ 0x30
  ep->xfer_count = 0U;
 8003690:	62e6      	str	r6, [r4, #44]	@ 0x2c
  ep->is_in = 1U;
 8003692:	7462      	strb	r2, [r4, #17]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003694:	6800      	ldr	r0, [r0, #0]
 8003696:	f001 fb91 	bl	8004dbc <USB_EPStartXfer>
}
 800369a:	4630      	mov	r0, r6
 800369c:	bd70      	pop	{r4, r5, r6, pc}

0800369e <HAL_PCD_EP_SetStall>:
{
 800369e:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036a0:	7903      	ldrb	r3, [r0, #4]
 80036a2:	f001 0507 	and.w	r5, r1, #7
 80036a6:	42ab      	cmp	r3, r5
{
 80036a8:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036aa:	d32a      	bcc.n	8003702 <HAL_PCD_EP_SetStall+0x64>
  if ((0x80U & ep_addr) == 0x80U)
 80036ac:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80036b0:	f04f 0328 	mov.w	r3, #40	@ 0x28
 80036b4:	d01c      	beq.n	80036f0 <HAL_PCD_EP_SetStall+0x52>
    ep->is_in = 1U;
 80036b6:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036b8:	436b      	muls	r3, r5
 80036ba:	f103 0110 	add.w	r1, r3, #16
    ep->is_in = 1U;
 80036be:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036c0:	4401      	add	r1, r0
    ep->is_in = 1U;
 80036c2:	745a      	strb	r2, [r3, #17]
  ep->is_stall = 1U;
 80036c4:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80036c6:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80036c8:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80036ca:	f894 2290 	ldrb.w	r2, [r4, #656]	@ 0x290
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d019      	beq.n	8003706 <HAL_PCD_EP_SetStall+0x68>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80036d2:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80036d4:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80036d8:	f001 fae7 	bl	8004caa <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80036dc:	b925      	cbnz	r5, 80036e8 <HAL_PCD_EP_SetStall+0x4a>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80036de:	6820      	ldr	r0, [r4, #0]
 80036e0:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 80036e4:	f001 fb58 	bl	8004d98 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 80036e8:	2000      	movs	r0, #0
 80036ea:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80036ee:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 80036f0:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80036f2:	434b      	muls	r3, r1
 80036f4:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
    ep->is_in = 0U;
 80036f8:	4403      	add	r3, r0
    ep = &hpcd->OUT_ep[ep_addr];
 80036fa:	4401      	add	r1, r0
    ep->is_in = 0U;
 80036fc:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
 8003700:	e7e0      	b.n	80036c4 <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
 8003702:	2001      	movs	r0, #1
 8003704:	e7f3      	b.n	80036ee <HAL_PCD_EP_SetStall+0x50>
  __HAL_LOCK(hpcd);
 8003706:	2002      	movs	r0, #2
 8003708:	e7f1      	b.n	80036ee <HAL_PCD_EP_SetStall+0x50>

0800370a <HAL_PCD_EP_ClrStall>:
{
 800370a:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800370c:	7902      	ldrb	r2, [r0, #4]
 800370e:	f001 030f 	and.w	r3, r1, #15
 8003712:	429a      	cmp	r2, r3
{
 8003714:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003716:	d326      	bcc.n	8003766 <HAL_PCD_EP_ClrStall+0x5c>
  if ((0x80U & ep_addr) == 0x80U)
 8003718:	2328      	movs	r3, #40	@ 0x28
 800371a:	f001 0207 	and.w	r2, r1, #7
 800371e:	4353      	muls	r3, r2
 8003720:	f011 0f80 	tst.w	r1, #128	@ 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003724:	bf14      	ite	ne
 8003726:	f103 0110 	addne.w	r1, r3, #16
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800372a:	f503 71a8 	addeq.w	r1, r3, #336	@ 0x150
 800372e:	4418      	add	r0, r3
  ep->is_stall = 0U;
 8003730:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 8003734:	bf15      	itete	ne
 8003736:	2301      	movne	r3, #1
    ep->is_in = 0U;
 8003738:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800373a:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800373c:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 800373e:	bf14      	ite	ne
 8003740:	7443      	strbne	r3, [r0, #17]
    ep->is_in = 0U;
 8003742:	f880 3151 	strbeq.w	r3, [r0, #337]	@ 0x151
  ep->is_stall = 0U;
 8003746:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003748:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800374a:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 800374e:	2b01      	cmp	r3, #1
 8003750:	d00b      	beq.n	800376a <HAL_PCD_EP_ClrStall+0x60>
 8003752:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003754:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8003756:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800375a:	f001 fac6 	bl	8004cea <USB_EPClearStall>
  return HAL_OK;
 800375e:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8003760:	f884 5290 	strb.w	r5, [r4, #656]	@ 0x290
}
 8003764:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003766:	2001      	movs	r0, #1
 8003768:	e7fc      	b.n	8003764 <HAL_PCD_EP_ClrStall+0x5a>
  __HAL_LOCK(hpcd);
 800376a:	2002      	movs	r0, #2
 800376c:	e7fa      	b.n	8003764 <HAL_PCD_EP_ClrStall+0x5a>

0800376e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800376e:	b510      	push	{r4, lr}
 8003770:	2428      	movs	r4, #40	@ 0x28
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003772:	f011 0f80 	tst.w	r1, #128	@ 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003776:	bf1b      	ittet	ne
 8003778:	f001 0107 	andne.w	r1, r1, #7
 800377c:	fb04 0001 	mlane	r0, r4, r1, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003780:	fb04 0001 	mlaeq	r0, r4, r1, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003784:	3010      	addne	r0, #16
    ep = &hpcd->OUT_ep[ep_addr];
 8003786:	bf08      	it	eq
 8003788:	f500 70a8 	addeq.w	r0, r0, #336	@ 0x150
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800378c:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 800378e:	b91a      	cbnz	r2, 8003798 <HAL_PCDEx_PMAConfig+0x2a>
    ep->doublebuffer = 0U;
 8003790:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 8003792:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8003794:	2000      	movs	r0, #0
 8003796:	bd10      	pop	{r4, pc}
    ep->doublebuffer = 1U;
 8003798:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800379a:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 800379c:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800379e:	e7f9      	b.n	8003794 <HAL_PCDEx_PMAConfig+0x26>

080037a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037a4:	4605      	mov	r5, r0
 80037a6:	b338      	cbz	r0, 80037f8 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037a8:	6803      	ldr	r3, [r0, #0]
 80037aa:	07db      	lsls	r3, r3, #31
 80037ac:	d410      	bmi.n	80037d0 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ae:	682b      	ldr	r3, [r5, #0]
 80037b0:	079f      	lsls	r7, r3, #30
 80037b2:	d45e      	bmi.n	8003872 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037b4:	682b      	ldr	r3, [r5, #0]
 80037b6:	0719      	lsls	r1, r3, #28
 80037b8:	f100 8095 	bmi.w	80038e6 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037bc:	682b      	ldr	r3, [r5, #0]
 80037be:	075a      	lsls	r2, r3, #29
 80037c0:	f100 80c1 	bmi.w	8003946 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037c4:	69eb      	ldr	r3, [r5, #28]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f040 812c 	bne.w	8003a24 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 80037cc:	2000      	movs	r0, #0
 80037ce:	e029      	b.n	8003824 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037d0:	4c90      	ldr	r4, [pc, #576]	@ (8003a14 <HAL_RCC_OscConfig+0x274>)
 80037d2:	6863      	ldr	r3, [r4, #4]
 80037d4:	f003 030c 	and.w	r3, r3, #12
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d007      	beq.n	80037ec <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037dc:	6863      	ldr	r3, [r4, #4]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d10a      	bne.n	80037fc <HAL_RCC_OscConfig+0x5c>
 80037e6:	6863      	ldr	r3, [r4, #4]
 80037e8:	03de      	lsls	r6, r3, #15
 80037ea:	d507      	bpl.n	80037fc <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	039c      	lsls	r4, r3, #14
 80037f0:	d5dd      	bpl.n	80037ae <HAL_RCC_OscConfig+0xe>
 80037f2:	686b      	ldr	r3, [r5, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1da      	bne.n	80037ae <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 80037f8:	2001      	movs	r0, #1
 80037fa:	e013      	b.n	8003824 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037fc:	686b      	ldr	r3, [r5, #4]
 80037fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003802:	d112      	bne.n	800382a <HAL_RCC_OscConfig+0x8a>
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800380a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800380c:	f7fe febe 	bl	800258c <HAL_GetTick>
 8003810:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	0398      	lsls	r0, r3, #14
 8003816:	d4ca      	bmi.n	80037ae <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003818:	f7fe feb8 	bl	800258c <HAL_GetTick>
 800381c:	1b80      	subs	r0, r0, r6
 800381e:	2864      	cmp	r0, #100	@ 0x64
 8003820:	d9f7      	bls.n	8003812 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8003822:	2003      	movs	r0, #3
}
 8003824:	b002      	add	sp, #8
 8003826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800382a:	b99b      	cbnz	r3, 8003854 <HAL_RCC_OscConfig+0xb4>
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003832:	6023      	str	r3, [r4, #0]
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800383a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800383c:	f7fe fea6 	bl	800258c <HAL_GetTick>
 8003840:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003842:	6823      	ldr	r3, [r4, #0]
 8003844:	0399      	lsls	r1, r3, #14
 8003846:	d5b2      	bpl.n	80037ae <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003848:	f7fe fea0 	bl	800258c <HAL_GetTick>
 800384c:	1b80      	subs	r0, r0, r6
 800384e:	2864      	cmp	r0, #100	@ 0x64
 8003850:	d9f7      	bls.n	8003842 <HAL_RCC_OscConfig+0xa2>
 8003852:	e7e6      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	d103      	bne.n	8003864 <HAL_RCC_OscConfig+0xc4>
 800385c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	e7cf      	b.n	8003804 <HAL_RCC_OscConfig+0x64>
 8003864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003868:	6023      	str	r3, [r4, #0]
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003870:	e7cb      	b.n	800380a <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003872:	4c68      	ldr	r4, [pc, #416]	@ (8003a14 <HAL_RCC_OscConfig+0x274>)
 8003874:	6863      	ldr	r3, [r4, #4]
 8003876:	f013 0f0c 	tst.w	r3, #12
 800387a:	d007      	beq.n	800388c <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800387c:	6863      	ldr	r3, [r4, #4]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b08      	cmp	r3, #8
 8003884:	d110      	bne.n	80038a8 <HAL_RCC_OscConfig+0x108>
 8003886:	6863      	ldr	r3, [r4, #4]
 8003888:	03da      	lsls	r2, r3, #15
 800388a:	d40d      	bmi.n	80038a8 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388c:	6823      	ldr	r3, [r4, #0]
 800388e:	079b      	lsls	r3, r3, #30
 8003890:	d502      	bpl.n	8003898 <HAL_RCC_OscConfig+0xf8>
 8003892:	692b      	ldr	r3, [r5, #16]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d1af      	bne.n	80037f8 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	696a      	ldr	r2, [r5, #20]
 800389c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80038a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80038a4:	6023      	str	r3, [r4, #0]
 80038a6:	e785      	b.n	80037b4 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038a8:	692a      	ldr	r2, [r5, #16]
 80038aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003a18 <HAL_RCC_OscConfig+0x278>)
 80038ac:	b16a      	cbz	r2, 80038ca <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 80038ae:	2201      	movs	r2, #1
 80038b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038b2:	f7fe fe6b 	bl	800258c <HAL_GetTick>
 80038b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	079f      	lsls	r7, r3, #30
 80038bc:	d4ec      	bmi.n	8003898 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038be:	f7fe fe65 	bl	800258c <HAL_GetTick>
 80038c2:	1b80      	subs	r0, r0, r6
 80038c4:	2802      	cmp	r0, #2
 80038c6:	d9f7      	bls.n	80038b8 <HAL_RCC_OscConfig+0x118>
 80038c8:	e7ab      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 80038ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038cc:	f7fe fe5e 	bl	800258c <HAL_GetTick>
 80038d0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	0798      	lsls	r0, r3, #30
 80038d6:	f57f af6d 	bpl.w	80037b4 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038da:	f7fe fe57 	bl	800258c <HAL_GetTick>
 80038de:	1b80      	subs	r0, r0, r6
 80038e0:	2802      	cmp	r0, #2
 80038e2:	d9f6      	bls.n	80038d2 <HAL_RCC_OscConfig+0x132>
 80038e4:	e79d      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038e6:	69aa      	ldr	r2, [r5, #24]
 80038e8:	4e4a      	ldr	r6, [pc, #296]	@ (8003a14 <HAL_RCC_OscConfig+0x274>)
 80038ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003a18 <HAL_RCC_OscConfig+0x278>)
 80038ec:	b1e2      	cbz	r2, 8003928 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80038ee:	2201      	movs	r2, #1
 80038f0:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80038f4:	f7fe fe4a 	bl	800258c <HAL_GetTick>
 80038f8:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fa:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80038fc:	079b      	lsls	r3, r3, #30
 80038fe:	d50d      	bpl.n	800391c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003900:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8003904:	4b45      	ldr	r3, [pc, #276]	@ (8003a1c <HAL_RCC_OscConfig+0x27c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	fbb3 f3f2 	udiv	r3, r3, r2
 800390c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800390e:	bf00      	nop
  }
  while (Delay --);
 8003910:	9b01      	ldr	r3, [sp, #4]
 8003912:	1e5a      	subs	r2, r3, #1
 8003914:	9201      	str	r2, [sp, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f9      	bne.n	800390e <HAL_RCC_OscConfig+0x16e>
 800391a:	e74f      	b.n	80037bc <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391c:	f7fe fe36 	bl	800258c <HAL_GetTick>
 8003920:	1b00      	subs	r0, r0, r4
 8003922:	2802      	cmp	r0, #2
 8003924:	d9e9      	bls.n	80038fa <HAL_RCC_OscConfig+0x15a>
 8003926:	e77c      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8003928:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800392c:	f7fe fe2e 	bl	800258c <HAL_GetTick>
 8003930:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003932:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8003934:	079f      	lsls	r7, r3, #30
 8003936:	f57f af41 	bpl.w	80037bc <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800393a:	f7fe fe27 	bl	800258c <HAL_GetTick>
 800393e:	1b00      	subs	r0, r0, r4
 8003940:	2802      	cmp	r0, #2
 8003942:	d9f6      	bls.n	8003932 <HAL_RCC_OscConfig+0x192>
 8003944:	e76d      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003946:	4c33      	ldr	r4, [pc, #204]	@ (8003a14 <HAL_RCC_OscConfig+0x274>)
 8003948:	69e3      	ldr	r3, [r4, #28]
 800394a:	00d8      	lsls	r0, r3, #3
 800394c:	d424      	bmi.n	8003998 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 800394e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003950:	69e3      	ldr	r3, [r4, #28]
 8003952:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003956:	61e3      	str	r3, [r4, #28]
 8003958:	69e3      	ldr	r3, [r4, #28]
 800395a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003962:	4e2f      	ldr	r6, [pc, #188]	@ (8003a20 <HAL_RCC_OscConfig+0x280>)
 8003964:	6833      	ldr	r3, [r6, #0]
 8003966:	05d9      	lsls	r1, r3, #23
 8003968:	d518      	bpl.n	800399c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800396a:	68eb      	ldr	r3, [r5, #12]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d126      	bne.n	80039be <HAL_RCC_OscConfig+0x21e>
 8003970:	6a23      	ldr	r3, [r4, #32]
 8003972:	f043 0301 	orr.w	r3, r3, #1
 8003976:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003978:	f7fe fe08 	bl	800258c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003980:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003982:	6a23      	ldr	r3, [r4, #32]
 8003984:	079b      	lsls	r3, r3, #30
 8003986:	d53f      	bpl.n	8003a08 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8003988:	2f00      	cmp	r7, #0
 800398a:	f43f af1b 	beq.w	80037c4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800398e:	69e3      	ldr	r3, [r4, #28]
 8003990:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003994:	61e3      	str	r3, [r4, #28]
 8003996:	e715      	b.n	80037c4 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8003998:	2700      	movs	r7, #0
 800399a:	e7e2      	b.n	8003962 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800399c:	6833      	ldr	r3, [r6, #0]
 800399e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80039a4:	f7fe fdf2 	bl	800258c <HAL_GetTick>
 80039a8:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	6833      	ldr	r3, [r6, #0]
 80039ac:	05da      	lsls	r2, r3, #23
 80039ae:	d4dc      	bmi.n	800396a <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b0:	f7fe fdec 	bl	800258c <HAL_GetTick>
 80039b4:	eba0 0008 	sub.w	r0, r0, r8
 80039b8:	2864      	cmp	r0, #100	@ 0x64
 80039ba:	d9f6      	bls.n	80039aa <HAL_RCC_OscConfig+0x20a>
 80039bc:	e731      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039be:	b9ab      	cbnz	r3, 80039ec <HAL_RCC_OscConfig+0x24c>
 80039c0:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c2:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6223      	str	r3, [r4, #32]
 80039cc:	6a23      	ldr	r3, [r4, #32]
 80039ce:	f023 0304 	bic.w	r3, r3, #4
 80039d2:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80039d4:	f7fe fdda 	bl	800258c <HAL_GetTick>
 80039d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039da:	6a23      	ldr	r3, [r4, #32]
 80039dc:	0798      	lsls	r0, r3, #30
 80039de:	d5d3      	bpl.n	8003988 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e0:	f7fe fdd4 	bl	800258c <HAL_GetTick>
 80039e4:	1b80      	subs	r0, r0, r6
 80039e6:	4540      	cmp	r0, r8
 80039e8:	d9f7      	bls.n	80039da <HAL_RCC_OscConfig+0x23a>
 80039ea:	e71a      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	6a23      	ldr	r3, [r4, #32]
 80039f0:	d103      	bne.n	80039fa <HAL_RCC_OscConfig+0x25a>
 80039f2:	f043 0304 	orr.w	r3, r3, #4
 80039f6:	6223      	str	r3, [r4, #32]
 80039f8:	e7ba      	b.n	8003970 <HAL_RCC_OscConfig+0x1d0>
 80039fa:	f023 0301 	bic.w	r3, r3, #1
 80039fe:	6223      	str	r3, [r4, #32]
 8003a00:	6a23      	ldr	r3, [r4, #32]
 8003a02:	f023 0304 	bic.w	r3, r3, #4
 8003a06:	e7b6      	b.n	8003976 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a08:	f7fe fdc0 	bl	800258c <HAL_GetTick>
 8003a0c:	1b80      	subs	r0, r0, r6
 8003a0e:	4540      	cmp	r0, r8
 8003a10:	d9b7      	bls.n	8003982 <HAL_RCC_OscConfig+0x1e2>
 8003a12:	e706      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
 8003a14:	40021000 	.word	0x40021000
 8003a18:	42420000 	.word	0x42420000
 8003a1c:	20000004 	.word	0x20000004
 8003a20:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a24:	4c2a      	ldr	r4, [pc, #168]	@ (8003ad0 <HAL_RCC_OscConfig+0x330>)
 8003a26:	6862      	ldr	r2, [r4, #4]
 8003a28:	f002 020c 	and.w	r2, r2, #12
 8003a2c:	2a08      	cmp	r2, #8
 8003a2e:	d03e      	beq.n	8003aae <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a30:	2200      	movs	r2, #0
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	4b27      	ldr	r3, [pc, #156]	@ (8003ad4 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 8003a36:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a38:	d12c      	bne.n	8003a94 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8003a3a:	f7fe fda7 	bl	800258c <HAL_GetTick>
 8003a3e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	0199      	lsls	r1, r3, #6
 8003a44:	d420      	bmi.n	8003a88 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a46:	6a2b      	ldr	r3, [r5, #32]
 8003a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a4c:	d105      	bne.n	8003a5a <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	68a9      	ldr	r1, [r5, #8]
 8003a52:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8003a56:	430a      	orrs	r2, r1
 8003a58:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a5a:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8003a5c:	6862      	ldr	r2, [r4, #4]
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8003a64:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8003a66:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a68:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8003a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad4 <HAL_RCC_OscConfig+0x334>)
 8003a6c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003a6e:	f7fe fd8d 	bl	800258c <HAL_GetTick>
 8003a72:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a74:	6823      	ldr	r3, [r4, #0]
 8003a76:	019a      	lsls	r2, r3, #6
 8003a78:	f53f aea8 	bmi.w	80037cc <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a7c:	f7fe fd86 	bl	800258c <HAL_GetTick>
 8003a80:	1b40      	subs	r0, r0, r5
 8003a82:	2802      	cmp	r0, #2
 8003a84:	d9f6      	bls.n	8003a74 <HAL_RCC_OscConfig+0x2d4>
 8003a86:	e6cc      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fe fd80 	bl	800258c <HAL_GetTick>
 8003a8c:	1b80      	subs	r0, r0, r6
 8003a8e:	2802      	cmp	r0, #2
 8003a90:	d9d6      	bls.n	8003a40 <HAL_RCC_OscConfig+0x2a0>
 8003a92:	e6c6      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8003a94:	f7fe fd7a 	bl	800258c <HAL_GetTick>
 8003a98:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	019b      	lsls	r3, r3, #6
 8003a9e:	f57f ae95 	bpl.w	80037cc <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa2:	f7fe fd73 	bl	800258c <HAL_GetTick>
 8003aa6:	1b40      	subs	r0, r0, r5
 8003aa8:	2802      	cmp	r0, #2
 8003aaa:	d9f6      	bls.n	8003a9a <HAL_RCC_OscConfig+0x2fa>
 8003aac:	e6b9      	b.n	8003822 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	f43f aea2 	beq.w	80037f8 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8003ab4:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	6a2b      	ldr	r3, [r5, #32]
 8003ab8:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8003abc:	429a      	cmp	r2, r3
 8003abe:	f47f ae9b 	bne.w	80037f8 <HAL_RCC_OscConfig+0x58>
 8003ac2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ac4:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac8:	1ac0      	subs	r0, r0, r3
 8003aca:	bf18      	it	ne
 8003acc:	2001      	movne	r0, #1
 8003ace:	e6a9      	b.n	8003824 <HAL_RCC_OscConfig+0x84>
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	42420000 	.word	0x42420000

08003ad8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8003ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x38>)
 8003ada:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003adc:	f003 010c 	and.w	r1, r3, #12
 8003ae0:	2908      	cmp	r1, #8
 8003ae2:	d112      	bne.n	8003b0a <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ae4:	480b      	ldr	r0, [pc, #44]	@ (8003b14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003ae6:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003aea:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aec:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003aee:	d509      	bpl.n	8003b04 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af0:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003af2:	4a09      	ldr	r2, [pc, #36]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003af8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003afa:	4a08      	ldr	r2, [pc, #32]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x44>)
 8003afc:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003afe:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b02:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b04:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <HAL_RCC_GetSysClockFreq+0x48>)
 8003b06:	4358      	muls	r0, r3
 8003b08:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8003b0a:	4803      	ldr	r0, [pc, #12]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x40>)
}
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	0800765a 	.word	0x0800765a
 8003b18:	007a1200 	.word	0x007a1200
 8003b1c:	08007658 	.word	0x08007658
 8003b20:	003d0900 	.word	0x003d0900

08003b24 <HAL_RCC_ClockConfig>:
{
 8003b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b28:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003b2a:	4604      	mov	r4, r0
 8003b2c:	b910      	cbnz	r0, 8003b34 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8003b2e:	2001      	movs	r0, #1
}
 8003b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b34:	4a44      	ldr	r2, [pc, #272]	@ (8003c48 <HAL_RCC_ClockConfig+0x124>)
 8003b36:	6813      	ldr	r3, [r2, #0]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	428b      	cmp	r3, r1
 8003b3e:	d328      	bcc.n	8003b92 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b40:	6821      	ldr	r1, [r4, #0]
 8003b42:	078e      	lsls	r6, r1, #30
 8003b44:	d430      	bmi.n	8003ba8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b46:	07ca      	lsls	r2, r1, #31
 8003b48:	d443      	bmi.n	8003bd2 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b4a:	4a3f      	ldr	r2, [pc, #252]	@ (8003c48 <HAL_RCC_ClockConfig+0x124>)
 8003b4c:	6813      	ldr	r3, [r2, #0]
 8003b4e:	f003 0307 	and.w	r3, r3, #7
 8003b52:	42ab      	cmp	r3, r5
 8003b54:	d865      	bhi.n	8003c22 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	4d3c      	ldr	r5, [pc, #240]	@ (8003c4c <HAL_RCC_ClockConfig+0x128>)
 8003b5a:	f012 0f04 	tst.w	r2, #4
 8003b5e:	d16c      	bne.n	8003c3a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b60:	0713      	lsls	r3, r2, #28
 8003b62:	d506      	bpl.n	8003b72 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b64:	686b      	ldr	r3, [r5, #4]
 8003b66:	6922      	ldr	r2, [r4, #16]
 8003b68:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003b6c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003b70:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b72:	f7ff ffb1 	bl	8003ad8 <HAL_RCC_GetSysClockFreq>
 8003b76:	686b      	ldr	r3, [r5, #4]
 8003b78:	4a35      	ldr	r2, [pc, #212]	@ (8003c50 <HAL_RCC_ClockConfig+0x12c>)
 8003b7a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003b7e:	5cd3      	ldrb	r3, [r2, r3]
 8003b80:	40d8      	lsrs	r0, r3
 8003b82:	4b34      	ldr	r3, [pc, #208]	@ (8003c54 <HAL_RCC_ClockConfig+0x130>)
 8003b84:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003b86:	4b34      	ldr	r3, [pc, #208]	@ (8003c58 <HAL_RCC_ClockConfig+0x134>)
 8003b88:	6818      	ldr	r0, [r3, #0]
 8003b8a:	f7fe fcbd 	bl	8002508 <HAL_InitTick>
  return HAL_OK;
 8003b8e:	2000      	movs	r0, #0
 8003b90:	e7ce      	b.n	8003b30 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b92:	6813      	ldr	r3, [r2, #0]
 8003b94:	f023 0307 	bic.w	r3, r3, #7
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9c:	6813      	ldr	r3, [r2, #0]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	428b      	cmp	r3, r1
 8003ba4:	d1c3      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xa>
 8003ba6:	e7cb      	b.n	8003b40 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba8:	4b28      	ldr	r3, [pc, #160]	@ (8003c4c <HAL_RCC_ClockConfig+0x128>)
 8003baa:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bae:	bf1e      	ittt	ne
 8003bb0:	685a      	ldrne	r2, [r3, #4]
 8003bb2:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 8003bb6:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bba:	bf42      	ittt	mi
 8003bbc:	685a      	ldrmi	r2, [r3, #4]
 8003bbe:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 8003bc2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	68a0      	ldr	r0, [r4, #8]
 8003bc8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003bcc:	4302      	orrs	r2, r0
 8003bce:	605a      	str	r2, [r3, #4]
 8003bd0:	e7b9      	b.n	8003b46 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd2:	6862      	ldr	r2, [r4, #4]
 8003bd4:	4e1d      	ldr	r6, [pc, #116]	@ (8003c4c <HAL_RCC_ClockConfig+0x128>)
 8003bd6:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd8:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bda:	d11a      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bdc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be0:	d0a5      	beq.n	8003b2e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be2:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be4:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be8:	f023 0303 	bic.w	r3, r3, #3
 8003bec:	4313      	orrs	r3, r2
 8003bee:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003bf0:	f7fe fccc 	bl	800258c <HAL_GetTick>
 8003bf4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf6:	6873      	ldr	r3, [r6, #4]
 8003bf8:	6862      	ldr	r2, [r4, #4]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003c02:	d0a2      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c04:	f7fe fcc2 	bl	800258c <HAL_GetTick>
 8003c08:	1bc0      	subs	r0, r0, r7
 8003c0a:	4540      	cmp	r0, r8
 8003c0c:	d9f3      	bls.n	8003bf6 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8003c0e:	2003      	movs	r0, #3
 8003c10:	e78e      	b.n	8003b30 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c12:	2a02      	cmp	r2, #2
 8003c14:	d102      	bne.n	8003c1c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c16:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003c1a:	e7e1      	b.n	8003be0 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1c:	f013 0f02 	tst.w	r3, #2
 8003c20:	e7de      	b.n	8003be0 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c22:	6813      	ldr	r3, [r2, #0]
 8003c24:	f023 0307 	bic.w	r3, r3, #7
 8003c28:	432b      	orrs	r3, r5
 8003c2a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2c:	6813      	ldr	r3, [r2, #0]
 8003c2e:	f003 0307 	and.w	r3, r3, #7
 8003c32:	42ab      	cmp	r3, r5
 8003c34:	f47f af7b 	bne.w	8003b2e <HAL_RCC_ClockConfig+0xa>
 8003c38:	e78d      	b.n	8003b56 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c3a:	686b      	ldr	r3, [r5, #4]
 8003c3c:	68e1      	ldr	r1, [r4, #12]
 8003c3e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003c42:	430b      	orrs	r3, r1
 8003c44:	606b      	str	r3, [r5, #4]
 8003c46:	e78b      	b.n	8003b60 <HAL_RCC_ClockConfig+0x3c>
 8003c48:	40022000 	.word	0x40022000
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	08007648 	.word	0x08007648
 8003c54:	20000004 	.word	0x20000004
 8003c58:	20000058 	.word	0x20000058

08003c5c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c5c:	6803      	ldr	r3, [r0, #0]
{
 8003c5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003c62:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c64:	07d8      	lsls	r0, r3, #31
 8003c66:	d521      	bpl.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x50>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c68:	4c36      	ldr	r4, [pc, #216]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003c6a:	69e3      	ldr	r3, [r4, #28]
 8003c6c:	00d9      	lsls	r1, r3, #3
 8003c6e:	d42b      	bmi.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8003c70:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c72:	69e3      	ldr	r3, [r4, #28]
 8003c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c78:	61e3      	str	r3, [r4, #28]
 8003c7a:	69e3      	ldr	r3, [r4, #28]
 8003c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c80:	9301      	str	r3, [sp, #4]
 8003c82:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c84:	4f30      	ldr	r7, [pc, #192]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0xec>)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	05da      	lsls	r2, r3, #23
 8003c8a:	d51f      	bpl.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x70>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c8c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c8e:	686a      	ldr	r2, [r5, #4]
 8003c90:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8003c94:	d12e      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c96:	6a23      	ldr	r3, [r4, #32]
 8003c98:	686a      	ldr	r2, [r5, #4]
 8003c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ca2:	b11e      	cbz	r6, 8003cac <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ca4:	69e3      	ldr	r3, [r4, #28]
 8003ca6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cac:	682a      	ldr	r2, [r5, #0]
 8003cae:	0791      	lsls	r1, r2, #30
 8003cb0:	d506      	bpl.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cb2:	4924      	ldr	r1, [pc, #144]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003cb4:	68a8      	ldr	r0, [r5, #8]
 8003cb6:	684b      	ldr	r3, [r1, #4]
 8003cb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003cbc:	4303      	orrs	r3, r0
 8003cbe:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cc0:	06d3      	lsls	r3, r2, #27
 8003cc2:	d436      	bmi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	e012      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x92>
    FlagStatus pwrclkchanged = RESET;
 8003cc8:	2600      	movs	r6, #0
 8003cca:	e7db      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003cd4:	f7fe fc5a 	bl	800258c <HAL_GetTick>
 8003cd8:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	05db      	lsls	r3, r3, #23
 8003cde:	d4d5      	bmi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce0:	f7fe fc54 	bl	800258c <HAL_GetTick>
 8003ce4:	eba0 0008 	sub.w	r0, r0, r8
 8003ce8:	2864      	cmp	r0, #100	@ 0x64
 8003cea:	d9f6      	bls.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x7e>
          return HAL_TIMEOUT;
 8003cec:	2003      	movs	r0, #3
}
 8003cee:	b002      	add	sp, #8
 8003cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cf4:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d0cc      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cfc:	2001      	movs	r0, #1
 8003cfe:	4a13      	ldr	r2, [pc, #76]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d00:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d02:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d06:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d08:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d0c:	07df      	lsls	r7, r3, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d0e:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      RCC->BDCR = temp_reg;
 8003d12:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d14:	d5bf      	bpl.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8003d16:	f7fe fc39 	bl	800258c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1a:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003d1e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d20:	6a23      	ldr	r3, [r4, #32]
 8003d22:	0798      	lsls	r0, r3, #30
 8003d24:	d4b7      	bmi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d26:	f7fe fc31 	bl	800258c <HAL_GetTick>
 8003d2a:	1bc0      	subs	r0, r0, r7
 8003d2c:	4540      	cmp	r0, r8
 8003d2e:	d9f7      	bls.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8003d30:	e7dc      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x90>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d32:	4a04      	ldr	r2, [pc, #16]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003d34:	68e9      	ldr	r1, [r5, #12]
 8003d36:	6853      	ldr	r3, [r2, #4]
 8003d38:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6053      	str	r3, [r2, #4]
 8003d40:	e7c0      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000
 8003d48:	40007000 	.word	0x40007000
 8003d4c:	42420000 	.word	0x42420000

08003d50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d50:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d54:	461f      	mov	r7, r3
 8003d56:	4689      	mov	r9, r1
 8003d58:	4690      	mov	r8, r2
 8003d5a:	4604      	mov	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d5c:	f7fe fc16 	bl	800258c <HAL_GetTick>
 8003d60:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8003d62:	443d      	add	r5, r7
 8003d64:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8003d66:	f7fe fc11 	bl	800258c <HAL_GetTick>
 8003d6a:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d6c:	4b25      	ldr	r3, [pc, #148]	@ (8003e04 <SPI_WaitFlagStateUntilTimeout+0xb4>)
 8003d6e:	681e      	ldr	r6, [r3, #0]
 8003d70:	f3c6 36cb 	ubfx	r6, r6, #15, #12
 8003d74:	436e      	muls	r6, r5
 8003d76:	9601      	str	r6, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d78:	6822      	ldr	r2, [r4, #0]
 8003d7a:	6893      	ldr	r3, [r2, #8]
 8003d7c:	ea39 0303 	bics.w	r3, r9, r3
 8003d80:	bf0c      	ite	eq
 8003d82:	2301      	moveq	r3, #1
 8003d84:	2300      	movne	r3, #0
 8003d86:	4543      	cmp	r3, r8
 8003d88:	d101      	bne.n	8003d8e <SPI_WaitFlagStateUntilTimeout+0x3e>
      }
      count--;
    }
  }

  return HAL_OK;
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	e02e      	b.n	8003dec <SPI_WaitFlagStateUntilTimeout+0x9c>
    if (Timeout != HAL_MAX_DELAY)
 8003d8e:	1c7b      	adds	r3, r7, #1
 8003d90:	d0f3      	beq.n	8003d7a <SPI_WaitFlagStateUntilTimeout+0x2a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d92:	f7fe fbfb 	bl	800258c <HAL_GetTick>
 8003d96:	eba0 000a 	sub.w	r0, r0, sl
 8003d9a:	42a8      	cmp	r0, r5
 8003d9c:	d329      	bcc.n	8003df2 <SPI_WaitFlagStateUntilTimeout+0xa2>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	685a      	ldr	r2, [r3, #4]
 8003da2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003da6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da8:	6862      	ldr	r2, [r4, #4]
 8003daa:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8003dae:	d10a      	bne.n	8003dc6 <SPI_WaitFlagStateUntilTimeout+0x76>
 8003db0:	68a2      	ldr	r2, [r4, #8]
 8003db2:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8003db6:	d002      	beq.n	8003dbe <SPI_WaitFlagStateUntilTimeout+0x6e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003db8:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8003dbc:	d103      	bne.n	8003dc6 <SPI_WaitFlagStateUntilTimeout+0x76>
          __HAL_SPI_DISABLE(hspi);
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dc4:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dc6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003dc8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8003dcc:	d107      	bne.n	8003dde <SPI_WaitFlagStateUntilTimeout+0x8e>
          SPI_RESET_CRC(hspi);
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dd4:	601a      	str	r2, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ddc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003dde:	2301      	movs	r3, #1
 8003de0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003de4:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003de6:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8003de8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003dec:	b002      	add	sp, #8
 8003dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (count == 0U)
 8003df2:	9a01      	ldr	r2, [sp, #4]
      count--;
 8003df4:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8003df6:	2a00      	cmp	r2, #0
      count--;
 8003df8:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dfc:	bf08      	it	eq
 8003dfe:	4615      	moveq	r5, r2
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	e7b9      	b.n	8003d78 <SPI_WaitFlagStateUntilTimeout+0x28>
 8003e04:	20000004 	.word	0x20000004

08003e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b573      	push	{r0, r1, r4, r5, r6, lr}
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	9200      	str	r2, [sp, #0]
{
 8003e0e:	460d      	mov	r5, r1
 8003e10:	4616      	mov	r6, r2
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e12:	2102      	movs	r1, #2
 8003e14:	2201      	movs	r2, #1
{
 8003e16:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e18:	f7ff ff9a 	bl	8003d50 <SPI_WaitFlagStateUntilTimeout>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	b128      	cbz	r0, 8003e2c <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e20:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e22:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e24:	f043 0320 	orr.w	r3, r3, #32
 8003e28:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e2a:	e007      	b.n	8003e3c <SPI_EndRxTxTransaction+0x34>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e2c:	462b      	mov	r3, r5
 8003e2e:	2180      	movs	r1, #128	@ 0x80
 8003e30:	4620      	mov	r0, r4
 8003e32:	9600      	str	r6, [sp, #0]
 8003e34:	f7ff ff8c 	bl	8003d50 <SPI_WaitFlagStateUntilTimeout>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d1f1      	bne.n	8003e20 <SPI_EndRxTxTransaction+0x18>
  }
  return HAL_OK;
}
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd70      	pop	{r4, r5, r6, pc}

08003e40 <HAL_SPI_Init>:
{
 8003e40:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8003e42:	4604      	mov	r4, r0
 8003e44:	2800      	cmp	r0, #0
 8003e46:	d051      	beq.n	8003eec <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e48:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d14a      	bne.n	8003ee4 <HAL_SPI_Init+0xa4>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e4e:	6842      	ldr	r2, [r0, #4]
 8003e50:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8003e54:	d000      	beq.n	8003e58 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e56:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e5c:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003e60:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003e64:	b923      	cbnz	r3, 8003e70 <HAL_SPI_Init+0x30>
    HAL_SPI_MspInit(hspi);
 8003e66:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8003e68:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8003e6c:	f7fc fd9a 	bl	80009a4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e70:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8003e72:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e74:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8003e78:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e7a:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8003e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e80:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e82:	6863      	ldr	r3, [r4, #4]
 8003e84:	f400 4004 	and.w	r0, r0, #33792	@ 0x8400
 8003e88:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8003e8c:	4303      	orrs	r3, r0
 8003e8e:	68e0      	ldr	r0, [r4, #12]
 8003e90:	69a1      	ldr	r1, [r4, #24]
 8003e92:	f400 6000 	and.w	r0, r0, #2048	@ 0x800
 8003e96:	4303      	orrs	r3, r0
 8003e98:	6920      	ldr	r0, [r4, #16]
 8003e9a:	f000 0002 	and.w	r0, r0, #2
 8003e9e:	4303      	orrs	r3, r0
 8003ea0:	6960      	ldr	r0, [r4, #20]
 8003ea2:	f000 0001 	and.w	r0, r0, #1
 8003ea6:	4303      	orrs	r3, r0
 8003ea8:	f401 7000 	and.w	r0, r1, #512	@ 0x200
 8003eac:	4303      	orrs	r3, r0
 8003eae:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003eb0:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003eb2:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 8003eb6:	4303      	orrs	r3, r0
 8003eb8:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003eba:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ebe:	f000 0080 	and.w	r0, r0, #128	@ 0x80
 8003ec2:	4303      	orrs	r3, r0
 8003ec4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003ec6:	f400 5000 	and.w	r0, r0, #8192	@ 0x2000
 8003eca:	4303      	orrs	r3, r0
 8003ecc:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ece:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ed0:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ed2:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ed4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ed8:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003eda:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003edc:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ede:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8003ee2:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ee4:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ee6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003eea:	e7b5      	b.n	8003e58 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8003eec:	2001      	movs	r0, #1
 8003eee:	e7f8      	b.n	8003ee2 <HAL_SPI_Init+0xa2>

08003ef0 <HAL_SPI_Transmit>:
{
 8003ef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003ef4:	4604      	mov	r4, r0
 8003ef6:	461f      	mov	r7, r3
 8003ef8:	460d      	mov	r5, r1
 8003efa:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8003efc:	f7fe fb46 	bl	800258c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003f00:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  tickstart = HAL_GetTick();
 8003f04:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	b2d8      	uxtb	r0, r3
 8003f0a:	f040 809f 	bne.w	800404c <HAL_SPI_Transmit+0x15c>
  if ((pData == NULL) || (Size == 0U))
 8003f0e:	2d00      	cmp	r5, #0
 8003f10:	d074      	beq.n	8003ffc <HAL_SPI_Transmit+0x10c>
 8003f12:	f1b8 0f00 	cmp.w	r8, #0
 8003f16:	d071      	beq.n	8003ffc <HAL_SPI_Transmit+0x10c>
  __HAL_LOCK(hspi);
 8003f18:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	f000 8095 	beq.w	800404c <HAL_SPI_Transmit+0x15c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f22:	2303      	movs	r3, #3
 8003f24:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->RxISR       = NULL;
 8003f2c:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->TxXferCount = Size;
 8003f30:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f34:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003f36:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003f38:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f3a:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8003f3c:	6826      	ldr	r6, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  __HAL_LOCK(hspi);
 8003f42:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f46:	6325      	str	r5, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003f48:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f4c:	d107      	bne.n	8003f5e <HAL_SPI_Transmit+0x6e>
    __HAL_SPI_DISABLE(hspi);
 8003f4e:	6833      	ldr	r3, [r6, #0]
 8003f50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f54:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8003f56:	6833      	ldr	r3, [r6, #0]
 8003f58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f5c:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f5e:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f60:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f62:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8003f64:	bf5e      	ittt	pl
 8003f66:	6833      	ldrpl	r3, [r6, #0]
 8003f68:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8003f6c:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f6e:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f72:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f74:	d145      	bne.n	8004002 <HAL_SPI_Transmit+0x112>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f76:	b113      	cbz	r3, 8003f7e <HAL_SPI_Transmit+0x8e>
 8003f78:	f1b8 0f01 	cmp.w	r8, #1
 8003f7c:	d107      	bne.n	8003f8e <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f7e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003f82:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f84:	6325      	str	r5, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f86:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8003f8e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	b9d3      	cbnz	r3, 8003fca <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f94:	464a      	mov	r2, r9
 8003f96:	4639      	mov	r1, r7
 8003f98:	4620      	mov	r0, r4
 8003f9a:	f7ff ff35 	bl	8003e08 <SPI_EndRxTxTransaction>
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d151      	bne.n	8004046 <HAL_SPI_Transmit+0x156>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fa2:	68a3      	ldr	r3, [r4, #8]
 8003fa4:	b933      	cbnz	r3, 8003fb4 <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fa6:	9301      	str	r3, [sp, #4]
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	9201      	str	r2, [sp, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003fba:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fbc:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8003fbe:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc2:	1ac0      	subs	r0, r0, r3
 8003fc4:	bf18      	it	ne
 8003fc6:	2001      	movne	r0, #1
 8003fc8:	e018      	b.n	8003ffc <HAL_SPI_Transmit+0x10c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fca:	6822      	ldr	r2, [r4, #0]
 8003fcc:	6893      	ldr	r3, [r2, #8]
 8003fce:	0798      	lsls	r0, r3, #30
 8003fd0:	d505      	bpl.n	8003fde <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fd2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003fd4:	f833 1b02 	ldrh.w	r1, [r3], #2
 8003fd8:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fda:	6323      	str	r3, [r4, #48]	@ 0x30
 8003fdc:	e7d3      	b.n	8003f86 <HAL_SPI_Transmit+0x96>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fde:	f7fe fad5 	bl	800258c <HAL_GetTick>
 8003fe2:	eba0 0009 	sub.w	r0, r0, r9
 8003fe6:	42b8      	cmp	r0, r7
 8003fe8:	d3d1      	bcc.n	8003f8e <HAL_SPI_Transmit+0x9e>
 8003fea:	1c79      	adds	r1, r7, #1
 8003fec:	d0cf      	beq.n	8003f8e <HAL_SPI_Transmit+0x9e>
          hspi->State = HAL_SPI_STATE_READY;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003ff4:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8003ff6:	2003      	movs	r0, #3
          __HAL_UNLOCK(hspi);
 8003ff8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003ffc:	b003      	add	sp, #12
 8003ffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004002:	b113      	cbz	r3, 800400a <HAL_SPI_Transmit+0x11a>
 8004004:	f1b8 0f01 	cmp.w	r8, #1
 8004008:	d108      	bne.n	800401c <HAL_SPI_Transmit+0x12c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800400a:	782b      	ldrb	r3, [r5, #0]
 800400c:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800400e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004010:	3301      	adds	r3, #1
 8004012:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004014:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004016:	3b01      	subs	r3, #1
 8004018:	b29b      	uxth	r3, r3
 800401a:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 800401c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0b7      	beq.n	8003f94 <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004024:	6823      	ldr	r3, [r4, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	0792      	lsls	r2, r2, #30
 800402a:	d503      	bpl.n	8004034 <HAL_SPI_Transmit+0x144>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800402c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800402e:	7812      	ldrb	r2, [r2, #0]
 8004030:	731a      	strb	r2, [r3, #12]
 8004032:	e7ec      	b.n	800400e <HAL_SPI_Transmit+0x11e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004034:	f7fe faaa 	bl	800258c <HAL_GetTick>
 8004038:	eba0 0009 	sub.w	r0, r0, r9
 800403c:	42b8      	cmp	r0, r7
 800403e:	d3ed      	bcc.n	800401c <HAL_SPI_Transmit+0x12c>
 8004040:	1c7b      	adds	r3, r7, #1
 8004042:	d0eb      	beq.n	800401c <HAL_SPI_Transmit+0x12c>
 8004044:	e7d3      	b.n	8003fee <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004046:	2320      	movs	r3, #32
 8004048:	6563      	str	r3, [r4, #84]	@ 0x54
 800404a:	e7aa      	b.n	8003fa2 <HAL_SPI_Transmit+0xb2>
    return HAL_BUSY;
 800404c:	2002      	movs	r0, #2
 800404e:	e7d5      	b.n	8003ffc <HAL_SPI_Transmit+0x10c>

08004050 <HAL_SPI_TransmitReceive>:
{
 8004050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004054:	4604      	mov	r4, r0
 8004056:	460d      	mov	r5, r1
 8004058:	4691      	mov	r9, r2
 800405a:	461e      	mov	r6, r3
 800405c:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8004060:	f7fe fa94 	bl	800258c <HAL_GetTick>
  tmp_state           = hspi->State;
 8004064:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  tickstart = HAL_GetTick();
 8004068:	4607      	mov	r7, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800406a:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 800406c:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 800406e:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004070:	d00a      	beq.n	8004088 <HAL_SPI_TransmitReceive+0x38>
 8004072:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8004076:	f040 80e5 	bne.w	8004244 <HAL_SPI_TransmitReceive+0x1f4>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800407a:	68a3      	ldr	r3, [r4, #8]
 800407c:	2b00      	cmp	r3, #0
 800407e:	f040 80e1 	bne.w	8004244 <HAL_SPI_TransmitReceive+0x1f4>
 8004082:	2904      	cmp	r1, #4
 8004084:	f040 80de 	bne.w	8004244 <HAL_SPI_TransmitReceive+0x1f4>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004088:	2d00      	cmp	r5, #0
 800408a:	d04b      	beq.n	8004124 <HAL_SPI_TransmitReceive+0xd4>
 800408c:	f1b9 0f00 	cmp.w	r9, #0
 8004090:	d048      	beq.n	8004124 <HAL_SPI_TransmitReceive+0xd4>
 8004092:	2e00      	cmp	r6, #0
 8004094:	d046      	beq.n	8004124 <HAL_SPI_TransmitReceive+0xd4>
  __HAL_LOCK(hspi);
 8004096:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800409a:	2b01      	cmp	r3, #1
 800409c:	f000 80d2 	beq.w	8004244 <HAL_SPI_TransmitReceive+0x1f4>
 80040a0:	2301      	movs	r3, #1
 80040a2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040a6:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040aa:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040ae:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80040b0:	bf1c      	itt	ne
 80040b2:	2305      	movne	r3, #5
 80040b4:	f884 3051 	strbne.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040b8:	2300      	movs	r3, #0
 80040ba:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->TxISR       = NULL;
 80040bc:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040c0:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80040c2:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferCount = Size;
 80040c4:	86e6      	strh	r6, [r4, #54]	@ 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040c6:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 80040c8:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ca:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 80040cc:	bf58      	it	pl
 80040ce:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80040d0:	6325      	str	r5, [r4, #48]	@ 0x30
    __HAL_SPI_ENABLE(hspi);
 80040d2:	bf58      	it	pl
 80040d4:	f041 0140 	orrpl.w	r1, r1, #64	@ 0x40
  hspi->TxXferSize  = Size;
 80040d8:	86a6      	strh	r6, [r4, #52]	@ 0x34
    __HAL_SPI_ENABLE(hspi);
 80040da:	bf58      	it	pl
 80040dc:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040de:	68e1      	ldr	r1, [r4, #12]
 80040e0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80040e4:	d155      	bne.n	8004192 <HAL_SPI_TransmitReceive+0x142>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040e6:	b10a      	cbz	r2, 80040ec <HAL_SPI_TransmitReceive+0x9c>
 80040e8:	2e01      	cmp	r6, #1
 80040ea:	d107      	bne.n	80040fc <HAL_SPI_TransmitReceive+0xac>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040ec:	f835 2b02 	ldrh.w	r2, [r5], #2
 80040f0:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80040f2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f4:	6325      	str	r5, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80040f6:	3b01      	subs	r3, #1
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80040fc:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040fe:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004100:	b29b      	uxth	r3, r3
 8004102:	b98b      	cbnz	r3, 8004128 <HAL_SPI_TransmitReceive+0xd8>
 8004104:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004106:	b29b      	uxth	r3, r3
 8004108:	b973      	cbnz	r3, 8004128 <HAL_SPI_TransmitReceive+0xd8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800410a:	463a      	mov	r2, r7
 800410c:	4641      	mov	r1, r8
 800410e:	4620      	mov	r0, r4
 8004110:	f7ff fe7a 	bl	8003e08 <SPI_EndRxTxTransaction>
 8004114:	2800      	cmp	r0, #0
 8004116:	f000 8081 	beq.w	800421c <HAL_SPI_TransmitReceive+0x1cc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800411a:	2320      	movs	r3, #32
 800411c:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800411e:	2300      	movs	r3, #0
 8004120:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8004124:	2001      	movs	r0, #1
 8004126:	e031      	b.n	800418c <HAL_SPI_TransmitReceive+0x13c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004128:	6821      	ldr	r1, [r4, #0]
 800412a:	688b      	ldr	r3, [r1, #8]
 800412c:	079a      	lsls	r2, r3, #30
 800412e:	d50d      	bpl.n	800414c <HAL_SPI_TransmitReceive+0xfc>
 8004130:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004132:	b29b      	uxth	r3, r3
 8004134:	b153      	cbz	r3, 800414c <HAL_SPI_TransmitReceive+0xfc>
 8004136:	b145      	cbz	r5, 800414a <HAL_SPI_TransmitReceive+0xfa>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004138:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800413a:	f833 2b02 	ldrh.w	r2, [r3], #2
 800413e:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004140:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004142:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004144:	3b01      	subs	r3, #1
 8004146:	b29b      	uxth	r3, r3
 8004148:	86e3      	strh	r3, [r4, #54]	@ 0x36
{
 800414a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800414c:	688a      	ldr	r2, [r1, #8]
 800414e:	f012 0201 	ands.w	r2, r2, #1
 8004152:	d00c      	beq.n	800416e <HAL_SPI_TransmitReceive+0x11e>
 8004154:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004156:	b29b      	uxth	r3, r3
 8004158:	b14b      	cbz	r3, 800416e <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 800415a:	4615      	mov	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800415c:	68c9      	ldr	r1, [r1, #12]
 800415e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004160:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004164:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004166:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004168:	3b01      	subs	r3, #1
 800416a:	b29b      	uxth	r3, r3
 800416c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800416e:	f7fe fa0d 	bl	800258c <HAL_GetTick>
 8004172:	1bc0      	subs	r0, r0, r7
 8004174:	4540      	cmp	r0, r8
 8004176:	d3c2      	bcc.n	80040fe <HAL_SPI_TransmitReceive+0xae>
 8004178:	f1b8 3fff 	cmp.w	r8, #4294967295
 800417c:	d0bf      	beq.n	80040fe <HAL_SPI_TransmitReceive+0xae>
        hspi->State = HAL_SPI_STATE_READY;
 800417e:	2301      	movs	r3, #1
 8004180:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004184:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8004186:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8004188:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800418c:	b003      	add	sp, #12
 800418e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004192:	b10a      	cbz	r2, 8004198 <HAL_SPI_TransmitReceive+0x148>
 8004194:	2e01      	cmp	r6, #1
 8004196:	d108      	bne.n	80041aa <HAL_SPI_TransmitReceive+0x15a>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004198:	782a      	ldrb	r2, [r5, #0]
 800419a:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800419c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800419e:	3301      	adds	r3, #1
 80041a0:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80041a2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80041aa:	2501      	movs	r5, #1
 80041ac:	e02d      	b.n	800420a <HAL_SPI_TransmitReceive+0x1ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041ae:	6822      	ldr	r2, [r4, #0]
 80041b0:	6893      	ldr	r3, [r2, #8]
 80041b2:	079b      	lsls	r3, r3, #30
 80041b4:	d50e      	bpl.n	80041d4 <HAL_SPI_TransmitReceive+0x184>
 80041b6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	b15b      	cbz	r3, 80041d4 <HAL_SPI_TransmitReceive+0x184>
 80041bc:	b14d      	cbz	r5, 80041d2 <HAL_SPI_TransmitReceive+0x182>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80041c4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80041c6:	3301      	adds	r3, #1
 80041c8:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80041ca:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80041d2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041d4:	6822      	ldr	r2, [r4, #0]
 80041d6:	6891      	ldr	r1, [r2, #8]
 80041d8:	f011 0101 	ands.w	r1, r1, #1
 80041dc:	d00d      	beq.n	80041fa <HAL_SPI_TransmitReceive+0x1aa>
 80041de:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	b153      	cbz	r3, 80041fa <HAL_SPI_TransmitReceive+0x1aa>
        txallowed = 1U;
 80041e4:	460d      	mov	r5, r1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041e6:	68d2      	ldr	r2, [r2, #12]
 80041e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80041ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041ec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80041ee:	3301      	adds	r3, #1
 80041f0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80041f2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041fa:	f7fe f9c7 	bl	800258c <HAL_GetTick>
 80041fe:	1bc0      	subs	r0, r0, r7
 8004200:	4540      	cmp	r0, r8
 8004202:	d302      	bcc.n	800420a <HAL_SPI_TransmitReceive+0x1ba>
 8004204:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004208:	d1b9      	bne.n	800417e <HAL_SPI_TransmitReceive+0x12e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800420a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800420c:	b29b      	uxth	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1cd      	bne.n	80041ae <HAL_SPI_TransmitReceive+0x15e>
 8004212:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004214:	b29b      	uxth	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1c9      	bne.n	80041ae <HAL_SPI_TransmitReceive+0x15e>
 800421a:	e776      	b.n	800410a <HAL_SPI_TransmitReceive+0xba>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800421c:	68a3      	ldr	r3, [r4, #8]
 800421e:	b933      	cbnz	r3, 800422e <HAL_SPI_TransmitReceive+0x1de>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	6823      	ldr	r3, [r4, #0]
 8004224:	68da      	ldr	r2, [r3, #12]
 8004226:	9201      	str	r2, [sp, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	9301      	str	r3, [sp, #4]
 800422c:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800422e:	2301      	movs	r3, #1
 8004230:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8004234:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004236:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8004238:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800423c:	1ac0      	subs	r0, r0, r3
 800423e:	bf18      	it	ne
 8004240:	2001      	movne	r0, #1
 8004242:	e7a3      	b.n	800418c <HAL_SPI_TransmitReceive+0x13c>
    return HAL_BUSY;
 8004244:	2002      	movs	r0, #2
 8004246:	e7a1      	b.n	800418c <HAL_SPI_TransmitReceive+0x13c>

08004248 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004248:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800424a:	6a02      	ldr	r2, [r0, #32]
{
 800424c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800424e:	f022 0201 	bic.w	r2, r2, #1
 8004252:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004254:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004256:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004258:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800425a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800425e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004260:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8004262:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8004266:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004268:	4d0a      	ldr	r5, [pc, #40]	@ (8004294 <TIM_OC1_SetConfig+0x4c>)
 800426a:	42a8      	cmp	r0, r5
 800426c:	d10b      	bne.n	8004286 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800426e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004270:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004274:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004276:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800427a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800427e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8004280:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004284:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004286:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004288:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800428a:	684a      	ldr	r2, [r1, #4]
 800428c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428e:	6203      	str	r3, [r0, #32]
}
 8004290:	bd70      	pop	{r4, r5, r6, pc}
 8004292:	bf00      	nop
 8004294:	40012c00 	.word	0x40012c00

08004298 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004298:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800429a:	6a02      	ldr	r2, [r0, #32]
{
 800429c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800429e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042a2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042a6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042aa:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80042ae:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042b0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80042b2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042b6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042ba:	4d0b      	ldr	r5, [pc, #44]	@ (80042e8 <TIM_OC3_SetConfig+0x50>)
 80042bc:	42a8      	cmp	r0, r5
 80042be:	d10d      	bne.n	80042dc <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042c0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80042c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042c6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042ca:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042ce:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80042d2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80042d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042d8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042dc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042de:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042e0:	684a      	ldr	r2, [r1, #4]
 80042e2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e4:	6203      	str	r3, [r0, #32]
}
 80042e6:	bd70      	pop	{r4, r5, r6, pc}
 80042e8:	40012c00 	.word	0x40012c00

080042ec <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ec:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042ee:	6a02      	ldr	r2, [r0, #32]
{
 80042f0:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042f6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042fa:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042fe:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004302:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004306:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004308:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800430c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004310:	4d06      	ldr	r5, [pc, #24]	@ (800432c <TIM_OC4_SetConfig+0x40>)
 8004312:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004314:	bf02      	ittt	eq
 8004316:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004318:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800431c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004320:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004322:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004324:	684a      	ldr	r2, [r1, #4]
 8004326:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004328:	6203      	str	r3, [r0, #32]
}
 800432a:	bd30      	pop	{r4, r5, pc}
 800432c:	40012c00 	.word	0x40012c00

08004330 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8004330:	4770      	bx	lr

08004332 <TIM_DMADelayPulseCplt>:
{
 8004332:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004334:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004336:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004338:	4282      	cmp	r2, r0
 800433a:	d10b      	bne.n	8004354 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800433c:	2301      	movs	r3, #1
 800433e:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004340:	6992      	ldr	r2, [r2, #24]
 8004342:	b90a      	cbnz	r2, 8004348 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004344:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004348:	4620      	mov	r0, r4
 800434a:	f7ff fff1 	bl	8004330 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434e:	2300      	movs	r3, #0
 8004350:	7723      	strb	r3, [r4, #28]
}
 8004352:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004354:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004356:	4283      	cmp	r3, r0
 8004358:	d108      	bne.n	800436c <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800435a:	2202      	movs	r2, #2
 800435c:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1f1      	bne.n	8004348 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004364:	2301      	movs	r3, #1
 8004366:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800436a:	e7ed      	b.n	8004348 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800436c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800436e:	4283      	cmp	r3, r0
 8004370:	d108      	bne.n	8004384 <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004372:	2204      	movs	r2, #4
 8004374:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e5      	bne.n	8004348 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800437c:	2301      	movs	r3, #1
 800437e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004382:	e7e1      	b.n	8004348 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004384:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004386:	4283      	cmp	r3, r0
 8004388:	d1de      	bne.n	8004348 <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800438a:	2208      	movs	r2, #8
 800438c:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1d9      	bne.n	8004348 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004394:	2301      	movs	r3, #1
 8004396:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800439a:	e7d5      	b.n	8004348 <TIM_DMADelayPulseCplt+0x16>

0800439c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 800439c:	4770      	bx	lr

0800439e <TIM_DMADelayPulseHalfCplt>:
{
 800439e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043a0:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80043a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80043a4:	4283      	cmp	r3, r0
 80043a6:	d107      	bne.n	80043b8 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a8:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043aa:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80043ac:	4620      	mov	r0, r4
 80043ae:	f7ff fff5 	bl	800439c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b2:	2300      	movs	r3, #0
 80043b4:	7723      	strb	r3, [r4, #28]
}
 80043b6:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80043b8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80043ba:	4283      	cmp	r3, r0
 80043bc:	d101      	bne.n	80043c2 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043be:	2302      	movs	r3, #2
 80043c0:	e7f3      	b.n	80043aa <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80043c2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80043c4:	4283      	cmp	r3, r0
 80043c6:	d101      	bne.n	80043cc <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043c8:	2304      	movs	r3, #4
 80043ca:	e7ee      	b.n	80043aa <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80043cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80043ce:	4283      	cmp	r3, r0
 80043d0:	d1ec      	bne.n	80043ac <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043d2:	2308      	movs	r3, #8
 80043d4:	e7e9      	b.n	80043aa <TIM_DMADelayPulseHalfCplt+0xc>

080043d6 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 80043d6:	4770      	bx	lr

080043d8 <TIM_DMAError>:
{
 80043d8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043da:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80043dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80043de:	4283      	cmp	r3, r0
 80043e0:	d109      	bne.n	80043f6 <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043e2:	2301      	movs	r3, #1
 80043e4:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043e6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 80043ea:	4620      	mov	r0, r4
 80043ec:	f7ff fff3 	bl	80043d6 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f0:	2300      	movs	r3, #0
 80043f2:	7723      	strb	r3, [r4, #28]
}
 80043f4:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80043f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80043f8:	4283      	cmp	r3, r0
 80043fa:	d105      	bne.n	8004408 <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043fc:	2302      	movs	r3, #2
 80043fe:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004400:	2301      	movs	r3, #1
 8004402:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004406:	e7f0      	b.n	80043ea <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004408:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800440a:	4283      	cmp	r3, r0
 800440c:	f04f 0301 	mov.w	r3, #1
 8004410:	d104      	bne.n	800441c <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004412:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004414:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004418:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800441a:	e7e6      	b.n	80043ea <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800441c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800441e:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004420:	bf03      	ittte	eq
 8004422:	2208      	moveq	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004424:	f884 3041 	strbeq.w	r3, [r4, #65]	@ 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004428:	7722      	strbeq	r2, [r4, #28]
    htim->State = HAL_TIM_STATE_READY;
 800442a:	f884 303d 	strbne.w	r3, [r4, #61]	@ 0x3d
 800442e:	e7dc      	b.n	80043ea <TIM_DMAError+0x12>

08004430 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004430:	4a17      	ldr	r2, [pc, #92]	@ (8004490 <TIM_Base_SetConfig+0x60>)
  tmpcr1 = TIMx->CR1;
 8004432:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004434:	4290      	cmp	r0, r2
 8004436:	d00a      	beq.n	800444e <TIM_Base_SetConfig+0x1e>
 8004438:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800443c:	d007      	beq.n	800444e <TIM_Base_SetConfig+0x1e>
 800443e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004442:	4290      	cmp	r0, r2
 8004444:	d003      	beq.n	800444e <TIM_Base_SetConfig+0x1e>
 8004446:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800444a:	4290      	cmp	r0, r2
 800444c:	d107      	bne.n	800445e <TIM_Base_SetConfig+0x2e>
    tmpcr1 |= Structure->CounterMode;
 800444e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004454:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004456:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004458:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800445c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800445e:	694a      	ldr	r2, [r1, #20]
 8004460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004464:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004466:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004468:	688b      	ldr	r3, [r1, #8]
 800446a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800446c:	680b      	ldr	r3, [r1, #0]
 800446e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004470:	4b07      	ldr	r3, [pc, #28]	@ (8004490 <TIM_Base_SetConfig+0x60>)
 8004472:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004474:	bf04      	itt	eq
 8004476:	690b      	ldreq	r3, [r1, #16]
 8004478:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800447a:	2301      	movs	r3, #1
 800447c:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800447e:	6903      	ldr	r3, [r0, #16]
 8004480:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004482:	bf42      	ittt	mi
 8004484:	6903      	ldrmi	r3, [r0, #16]
 8004486:	f023 0301 	bicmi.w	r3, r3, #1
 800448a:	6103      	strmi	r3, [r0, #16]
}
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40012c00 	.word	0x40012c00

08004494 <HAL_TIM_PWM_Init>:
{
 8004494:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004496:	4604      	mov	r4, r0
 8004498:	b330      	cbz	r0, 80044e8 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800449a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800449e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80044a2:	b91b      	cbnz	r3, 80044ac <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80044a4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80044a8:	f7fc fab6 	bl	8000a18 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ae:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80044b0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b4:	1d21      	adds	r1, r4, #4
 80044b6:	f7ff ffbb 	bl	8004430 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ba:	2301      	movs	r3, #1
  return HAL_OK;
 80044bc:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044be:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80044c6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80044ca:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80044ce:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044da:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80044de:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80044e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80044e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80044e8:	2001      	movs	r0, #1
 80044ea:	e7fc      	b.n	80044e6 <HAL_TIM_PWM_Init+0x52>

080044ec <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 80044ec:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ee:	6a02      	ldr	r2, [r0, #32]
{
 80044f0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044f2:	f022 0210 	bic.w	r2, r2, #16
 80044f6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80044f8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80044fa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044fe:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004502:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004506:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004508:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800450c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004510:	4d0b      	ldr	r5, [pc, #44]	@ (8004540 <TIM_OC2_SetConfig+0x54>)
 8004512:	42a8      	cmp	r0, r5
 8004514:	d10d      	bne.n	8004532 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004516:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004518:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800451c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004520:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004524:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8004528:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800452a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800452e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8004532:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004534:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004536:	684a      	ldr	r2, [r1, #4]
 8004538:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800453a:	6203      	str	r3, [r0, #32]
}
 800453c:	bd70      	pop	{r4, r5, r6, pc}
 800453e:	bf00      	nop
 8004540:	40012c00 	.word	0x40012c00

08004544 <HAL_TIM_PWM_ConfigChannel>:
{
 8004544:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004546:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800454a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800454c:	2b01      	cmp	r3, #1
 800454e:	d04f      	beq.n	80045f0 <HAL_TIM_PWM_ConfigChannel+0xac>
 8004550:	2001      	movs	r0, #1
  switch (Channel)
 8004552:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8004554:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8004558:	d03a      	beq.n	80045d0 <HAL_TIM_PWM_ConfigChannel+0x8c>
 800455a:	d806      	bhi.n	800456a <HAL_TIM_PWM_ConfigChannel+0x26>
 800455c:	b1ba      	cbz	r2, 800458e <HAL_TIM_PWM_ConfigChannel+0x4a>
 800455e:	2a04      	cmp	r2, #4
 8004560:	d026      	beq.n	80045b0 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 8004562:	2300      	movs	r3, #0
 8004564:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004568:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800456a:	2a0c      	cmp	r2, #12
 800456c:	d1f9      	bne.n	8004562 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800456e:	6820      	ldr	r0, [r4, #0]
 8004570:	f7ff febc 	bl	80042ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004574:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004576:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004578:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800457c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800457e:	69c3      	ldr	r3, [r0, #28]
 8004580:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004584:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004586:	69c3      	ldr	r3, [r0, #28]
 8004588:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800458c:	e02e      	b.n	80045ec <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800458e:	6820      	ldr	r0, [r4, #0]
 8004590:	f7ff fe5a 	bl	8004248 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004594:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004596:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004598:	f043 0308 	orr.w	r3, r3, #8
 800459c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800459e:	6983      	ldr	r3, [r0, #24]
 80045a0:	f023 0304 	bic.w	r3, r3, #4
 80045a4:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045a6:	6983      	ldr	r3, [r0, #24]
 80045a8:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045aa:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2000      	movs	r0, #0
 80045ae:	e7d8      	b.n	8004562 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045b0:	6820      	ldr	r0, [r4, #0]
 80045b2:	f7ff ff9b 	bl	80044ec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045b6:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045b8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80045be:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045c0:	6983      	ldr	r3, [r0, #24]
 80045c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045c6:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045c8:	6983      	ldr	r3, [r0, #24]
 80045ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80045ce:	e7ec      	b.n	80045aa <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045d0:	6820      	ldr	r0, [r4, #0]
 80045d2:	f7ff fe61 	bl	8004298 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045d6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045d8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045da:	f043 0308 	orr.w	r3, r3, #8
 80045de:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045e0:	69c3      	ldr	r3, [r0, #28]
 80045e2:	f023 0304 	bic.w	r3, r3, #4
 80045e6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045e8:	69c3      	ldr	r3, [r0, #28]
 80045ea:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045ec:	61c3      	str	r3, [r0, #28]
      break;
 80045ee:	e7dd      	b.n	80045ac <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 80045f0:	2002      	movs	r0, #2
 80045f2:	e7b9      	b.n	8004568 <HAL_TIM_PWM_ConfigChannel+0x24>

080045f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045f4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045f6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045f8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045fa:	f001 011f 	and.w	r1, r1, #31
 80045fe:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8004600:	ea23 0304 	bic.w	r3, r3, r4
 8004604:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004606:	6a03      	ldr	r3, [r0, #32]
 8004608:	408a      	lsls	r2, r1
 800460a:	431a      	orrs	r2, r3
 800460c:	6202      	str	r2, [r0, #32]
}
 800460e:	bd10      	pop	{r4, pc}

08004610 <HAL_TIM_OC_Start_DMA>:
{
 8004610:	b538      	push	{r3, r4, r5, lr}
 8004612:	460d      	mov	r5, r1
 8004614:	4604      	mov	r4, r0
 8004616:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004618:	b955      	cbnz	r5, 8004630 <HAL_TIM_OC_Start_DMA+0x20>
 800461a:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800461e:	f1a0 0c02 	sub.w	ip, r0, #2
 8004622:	f1dc 0000 	rsbs	r0, ip, #0
 8004626:	eb40 000c 	adc.w	r0, r0, ip
 800462a:	b170      	cbz	r0, 800464a <HAL_TIM_OC_Start_DMA+0x3a>
    return HAL_BUSY;
 800462c:	2002      	movs	r0, #2
 800462e:	e04d      	b.n	80046cc <HAL_TIM_OC_Start_DMA+0xbc>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004630:	2d04      	cmp	r5, #4
 8004632:	d102      	bne.n	800463a <HAL_TIM_OC_Start_DMA+0x2a>
 8004634:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8004638:	e7f1      	b.n	800461e <HAL_TIM_OC_Start_DMA+0xe>
 800463a:	2d08      	cmp	r5, #8
 800463c:	d102      	bne.n	8004644 <HAL_TIM_OC_Start_DMA+0x34>
 800463e:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8004642:	e7ec      	b.n	800461e <HAL_TIM_OC_Start_DMA+0xe>
 8004644:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8004648:	e7e9      	b.n	800461e <HAL_TIM_OC_Start_DMA+0xe>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800464a:	b93d      	cbnz	r5, 800465c <HAL_TIM_OC_Start_DMA+0x4c>
 800464c:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 8004650:	1e42      	subs	r2, r0, #1
 8004652:	4250      	negs	r0, r2
 8004654:	4150      	adcs	r0, r2
 8004656:	b970      	cbnz	r0, 8004676 <HAL_TIM_OC_Start_DMA+0x66>
      return HAL_ERROR;
 8004658:	2001      	movs	r0, #1
 800465a:	e037      	b.n	80046cc <HAL_TIM_OC_Start_DMA+0xbc>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800465c:	2d04      	cmp	r5, #4
 800465e:	d102      	bne.n	8004666 <HAL_TIM_OC_Start_DMA+0x56>
 8004660:	f894 003f 	ldrb.w	r0, [r4, #63]	@ 0x3f
 8004664:	e7f4      	b.n	8004650 <HAL_TIM_OC_Start_DMA+0x40>
 8004666:	2d08      	cmp	r5, #8
 8004668:	d102      	bne.n	8004670 <HAL_TIM_OC_Start_DMA+0x60>
 800466a:	f894 0040 	ldrb.w	r0, [r4, #64]	@ 0x40
 800466e:	e7ef      	b.n	8004650 <HAL_TIM_OC_Start_DMA+0x40>
 8004670:	f894 0041 	ldrb.w	r0, [r4, #65]	@ 0x41
 8004674:	e7ec      	b.n	8004650 <HAL_TIM_OC_Start_DMA+0x40>
    if ((pData == NULL) || (Length == 0U))
 8004676:	2900      	cmp	r1, #0
 8004678:	d0ee      	beq.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d0ec      	beq.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800467e:	2202      	movs	r2, #2
 8004680:	bb2d      	cbnz	r5, 80046ce <HAL_TIM_OC_Start_DMA+0xbe>
 8004682:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004686:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004688:	4a3a      	ldr	r2, [pc, #232]	@ (8004774 <HAL_TIM_OC_Start_DMA+0x164>)
 800468a:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800468c:	4a3a      	ldr	r2, [pc, #232]	@ (8004778 <HAL_TIM_OC_Start_DMA+0x168>)
 800468e:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004690:	4a3a      	ldr	r2, [pc, #232]	@ (800477c <HAL_TIM_OC_Start_DMA+0x16c>)
 8004692:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004694:	6822      	ldr	r2, [r4, #0]
 8004696:	3234      	adds	r2, #52	@ 0x34
 8004698:	f7fe f836 	bl	8002708 <HAL_DMA_Start_IT>
 800469c:	2800      	cmp	r0, #0
 800469e:	d1db      	bne.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80046a0:	6822      	ldr	r2, [r4, #0]
 80046a2:	68d3      	ldr	r3, [r2, #12]
 80046a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80046a8:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046aa:	6820      	ldr	r0, [r4, #0]
 80046ac:	2201      	movs	r2, #1
 80046ae:	4629      	mov	r1, r5
 80046b0:	f7ff ffa0 	bl	80045f4 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046b4:	4b32      	ldr	r3, [pc, #200]	@ (8004780 <HAL_TIM_OC_Start_DMA+0x170>)
 80046b6:	4298      	cmp	r0, r3
 80046b8:	d04b      	beq.n	8004752 <HAL_TIM_OC_Start_DMA+0x142>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ba:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80046be:	d14d      	bne.n	800475c <HAL_TIM_OC_Start_DMA+0x14c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046c0:	6883      	ldr	r3, [r0, #8]
 80046c2:	f003 0307 	and.w	r3, r3, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c6:	2b06      	cmp	r3, #6
 80046c8:	d14f      	bne.n	800476a <HAL_TIM_OC_Start_DMA+0x15a>
    return HAL_BUSY;
 80046ca:	2000      	movs	r0, #0
}
 80046cc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ce:	2d04      	cmp	r5, #4
 80046d0:	d113      	bne.n	80046fa <HAL_TIM_OC_Start_DMA+0xea>
 80046d2:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80046d6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80046d8:	4a26      	ldr	r2, [pc, #152]	@ (8004774 <HAL_TIM_OC_Start_DMA+0x164>)
 80046da:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80046dc:	4a26      	ldr	r2, [pc, #152]	@ (8004778 <HAL_TIM_OC_Start_DMA+0x168>)
 80046de:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80046e0:	4a26      	ldr	r2, [pc, #152]	@ (800477c <HAL_TIM_OC_Start_DMA+0x16c>)
 80046e2:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80046e4:	6822      	ldr	r2, [r4, #0]
 80046e6:	3238      	adds	r2, #56	@ 0x38
 80046e8:	f7fe f80e 	bl	8002708 <HAL_DMA_Start_IT>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	d1b3      	bne.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80046f0:	6822      	ldr	r2, [r4, #0]
 80046f2:	68d3      	ldr	r3, [r2, #12]
 80046f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046f8:	e7d6      	b.n	80046a8 <HAL_TIM_OC_Start_DMA+0x98>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046fa:	2d08      	cmp	r5, #8
 80046fc:	d113      	bne.n	8004726 <HAL_TIM_OC_Start_DMA+0x116>
 80046fe:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004702:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004704:	4a1b      	ldr	r2, [pc, #108]	@ (8004774 <HAL_TIM_OC_Start_DMA+0x164>)
 8004706:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004708:	4a1b      	ldr	r2, [pc, #108]	@ (8004778 <HAL_TIM_OC_Start_DMA+0x168>)
 800470a:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800470c:	4a1b      	ldr	r2, [pc, #108]	@ (800477c <HAL_TIM_OC_Start_DMA+0x16c>)
 800470e:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004710:	6822      	ldr	r2, [r4, #0]
 8004712:	323c      	adds	r2, #60	@ 0x3c
 8004714:	f7fd fff8 	bl	8002708 <HAL_DMA_Start_IT>
 8004718:	2800      	cmp	r0, #0
 800471a:	d19d      	bne.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800471c:	6822      	ldr	r2, [r4, #0]
 800471e:	68d3      	ldr	r3, [r2, #12]
 8004720:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004724:	e7c0      	b.n	80046a8 <HAL_TIM_OC_Start_DMA+0x98>
  switch (Channel)
 8004726:	2d0c      	cmp	r5, #12
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004728:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 800472c:	d194      	bne.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800472e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004730:	4a10      	ldr	r2, [pc, #64]	@ (8004774 <HAL_TIM_OC_Start_DMA+0x164>)
 8004732:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004734:	4a10      	ldr	r2, [pc, #64]	@ (8004778 <HAL_TIM_OC_Start_DMA+0x168>)
 8004736:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004738:	4a10      	ldr	r2, [pc, #64]	@ (800477c <HAL_TIM_OC_Start_DMA+0x16c>)
 800473a:	6302      	str	r2, [r0, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800473c:	6822      	ldr	r2, [r4, #0]
 800473e:	3240      	adds	r2, #64	@ 0x40
 8004740:	f7fd ffe2 	bl	8002708 <HAL_DMA_Start_IT>
 8004744:	2800      	cmp	r0, #0
 8004746:	d187      	bne.n	8004658 <HAL_TIM_OC_Start_DMA+0x48>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004748:	6822      	ldr	r2, [r4, #0]
 800474a:	68d3      	ldr	r3, [r2, #12]
 800474c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004750:	e7aa      	b.n	80046a8 <HAL_TIM_OC_Start_DMA+0x98>
      __HAL_TIM_MOE_ENABLE(htim);
 8004752:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8004754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004758:	6443      	str	r3, [r0, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800475a:	e7b1      	b.n	80046c0 <HAL_TIM_OC_Start_DMA+0xb0>
 800475c:	4b09      	ldr	r3, [pc, #36]	@ (8004784 <HAL_TIM_OC_Start_DMA+0x174>)
 800475e:	4298      	cmp	r0, r3
 8004760:	d0ae      	beq.n	80046c0 <HAL_TIM_OC_Start_DMA+0xb0>
 8004762:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004766:	4298      	cmp	r0, r3
 8004768:	d0aa      	beq.n	80046c0 <HAL_TIM_OC_Start_DMA+0xb0>
        __HAL_TIM_ENABLE(htim);
 800476a:	6803      	ldr	r3, [r0, #0]
 800476c:	f043 0301 	orr.w	r3, r3, #1
 8004770:	6003      	str	r3, [r0, #0]
 8004772:	e7aa      	b.n	80046ca <HAL_TIM_OC_Start_DMA+0xba>
 8004774:	08004333 	.word	0x08004333
 8004778:	0800439f 	.word	0x0800439f
 800477c:	080043d9 	.word	0x080043d9
 8004780:	40012c00 	.word	0x40012c00
 8004784:	40000400 	.word	0x40000400

08004788 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8004788:	f7ff bf42 	b.w	8004610 <HAL_TIM_OC_Start_DMA>

0800478c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800478c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800478e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8004792:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8004794:	2b01      	cmp	r3, #1
 8004796:	f04f 0002 	mov.w	r0, #2
 800479a:	d022      	beq.n	80047e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800479c:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800479e:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80047a2:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047a4:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80047a6:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047aa:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 80047ac:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047ae:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b0:	4c0c      	ldr	r4, [pc, #48]	@ (80047e4 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80047b2:	42a3      	cmp	r3, r4
 80047b4:	d00a      	beq.n	80047cc <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80047b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047ba:	d007      	beq.n	80047cc <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80047bc:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 80047c0:	42a3      	cmp	r3, r4
 80047c2:	d003      	beq.n	80047cc <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80047c4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80047c8:	42a3      	cmp	r3, r4
 80047ca:	d104      	bne.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047cc:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047ce:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047d2:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047d4:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047d6:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80047d8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80047da:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80047de:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80047e2:	bd30      	pop	{r4, r5, pc}
 80047e4:	40012c00 	.word	0x40012c00

080047e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80047e8:	b084      	sub	sp, #16
 80047ea:	a804      	add	r0, sp, #16
 80047ec:	e900 000e 	stmdb	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 80047f0:	2000      	movs	r0, #0
 80047f2:	b004      	add	sp, #16
 80047f4:	4770      	bx	lr

080047f6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80047f6:	4603      	mov	r3, r0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80047f8:	f44f 423f 	mov.w	r2, #48896	@ 0xbf00
  USBx->ISTR = 0U;
 80047fc:	2000      	movs	r0, #0
 80047fe:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
  USBx->CNTR = (uint16_t)winterruptmask;
 8004802:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8004806:	4770      	bx	lr

08004808 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004808:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 800480c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004810:	045b      	lsls	r3, r3, #17
 8004812:	0c5b      	lsrs	r3, r3, #17
 8004814:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8004818:	2000      	movs	r0, #0
 800481a:	4770      	bx	lr

0800481c <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800481c:	2000      	movs	r0, #0
 800481e:	4770      	bx	lr

08004820 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004820:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004822:	4604      	mov	r4, r0
 8004824:	a804      	add	r0, sp, #16
 8004826:	e900 000e 	stmdb	r0, {r1, r2, r3}
  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800482a:	2000      	movs	r0, #0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800482c:	2301      	movs	r3, #1
 800482e:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
  USBx->CNTR = 0U;
 8004832:	f8a4 0040 	strh.w	r0, [r4, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004836:	f8a4 0044 	strh.w	r0, [r4, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800483a:	f8a4 0050 	strh.w	r0, [r4, #80]	@ 0x50

  return HAL_OK;
}
 800483e:	b004      	add	sp, #16
 8004840:	bd10      	pop	{r4, pc}
	...

08004844 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004844:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004846:	780a      	ldrb	r2, [r1, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8004848:	78cd      	ldrb	r5, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800484a:	f830 4022 	ldrh.w	r4, [r0, r2, lsl #2]
{
 800484e:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004850:	f424 44ec 	bic.w	r4, r4, #30208	@ 0x7600
 8004854:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8004858:	0424      	lsls	r4, r4, #16
 800485a:	0c24      	lsrs	r4, r4, #16
  switch (ep->type)
 800485c:	2d03      	cmp	r5, #3
 800485e:	d803      	bhi.n	8004868 <USB_ActivateEndpoint+0x24>
 8004860:	e8df f005 	tbb	[pc, r5]
 8004864:	45474941 	.word	0x45474941
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 8004868:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800486a:	f248 0680 	movw	r6, #32896	@ 0x8080
 800486e:	4334      	orrs	r4, r6
 8004870:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004874:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8004878:	4f9f      	ldr	r7, [pc, #636]	@ (8004af8 <USB_ActivateEndpoint+0x2b4>)
 800487a:	b2a4      	uxth	r4, r4
 800487c:	403c      	ands	r4, r7
 800487e:	4314      	orrs	r4, r2
 8004880:	4334      	orrs	r4, r6
 8004882:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

  if (ep->doublebuffer == 0U)
 8004886:	7b0c      	ldrb	r4, [r1, #12]
 8004888:	eb03 1c02 	add.w	ip, r3, r2, lsl #4
 800488c:	2c00      	cmp	r4, #0
 800488e:	f040 808d 	bne.w	80049ac <USB_ActivateEndpoint+0x168>
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004892:	88cc      	ldrh	r4, [r1, #6]
    if (ep->is_in != 0U)
 8004894:	784e      	ldrb	r6, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004896:	0864      	lsrs	r4, r4, #1
 8004898:	0064      	lsls	r4, r4, #1
    if (ep->is_in != 0U)
 800489a:	b37e      	cbz	r6, 80048fc <USB_ActivateEndpoint+0xb8>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800489c:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 80048a0:	b289      	uxth	r1, r1
 80048a2:	4461      	add	r1, ip
 80048a4:	f8a1 4400 	strh.w	r4, [r1, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80048a8:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80048ac:	0649      	lsls	r1, r1, #25
 80048ae:	d509      	bpl.n	80048c4 <USB_ActivateEndpoint+0x80>
 80048b0:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80048b4:	b289      	uxth	r1, r1
 80048b6:	4039      	ands	r1, r7
 80048b8:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 80048bc:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 80048c0:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80048c4:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80048c8:	4c8c      	ldr	r4, [pc, #560]	@ (8004afc <USB_ActivateEndpoint+0x2b8>)
 80048ca:	b289      	uxth	r1, r1
      if (ep->type != EP_TYPE_ISOC)
 80048cc:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80048ce:	ea01 0104 	and.w	r1, r1, r4
      if (ep->type != EP_TYPE_ISOC)
 80048d2:	d001      	beq.n	80048d8 <USB_ActivateEndpoint+0x94>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80048d4:	f081 0120 	eor.w	r1, r1, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80048d8:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 80048dc:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80048e0:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
 80048e4:	e04c      	b.n	8004980 <USB_ActivateEndpoint+0x13c>
  HAL_StatusTypeDef ret = HAL_OK;
 80048e6:	4628      	mov	r0, r5
      wEpRegVal |= USB_EP_CONTROL;
 80048e8:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
      break;
 80048ec:	e7bd      	b.n	800486a <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_INTERRUPT;
 80048ee:	f444 64c0 	orr.w	r4, r4, #1536	@ 0x600
  switch (ep->type)
 80048f2:	2000      	movs	r0, #0
 80048f4:	e7b9      	b.n	800486a <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80048f6:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
      break;
 80048fa:	e7fa      	b.n	80048f2 <USB_ActivateEndpoint+0xae>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80048fc:	f8b3 5050 	ldrh.w	r5, [r3, #80]	@ 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004900:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004902:	b2ad      	uxth	r5, r5
 8004904:	4465      	add	r5, ip
 8004906:	f8a5 4408 	strh.w	r4, [r5, #1032]	@ 0x408
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800490a:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 800490e:	293e      	cmp	r1, #62	@ 0x3e
 8004910:	b2a4      	uxth	r4, r4
 8004912:	4464      	add	r4, ip
 8004914:	f8b4 540c 	ldrh.w	r5, [r4, #1036]	@ 0x40c
 8004918:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800491c:	f8a4 540c 	strh.w	r5, [r4, #1036]	@ 0x40c
 8004920:	d92f      	bls.n	8004982 <USB_ActivateEndpoint+0x13e>
 8004922:	094d      	lsrs	r5, r1, #5
 8004924:	06ce      	lsls	r6, r1, #27
 8004926:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 800492a:	bf08      	it	eq
 800492c:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8004930:	b289      	uxth	r1, r1
 8004932:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 8004936:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800493a:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800493e:	b289      	uxth	r1, r1
 8004940:	f8a4 140c 	strh.w	r1, [r4, #1036]	@ 0x40c
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004944:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004948:	044f      	lsls	r7, r1, #17
 800494a:	d50d      	bpl.n	8004968 <USB_ActivateEndpoint+0x124>
 800494c:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004950:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004954:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004958:	0409      	lsls	r1, r1, #16
 800495a:	0c09      	lsrs	r1, r1, #16
 800495c:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8004960:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8004964:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      if (ep->num == 0U)
 8004968:	4c65      	ldr	r4, [pc, #404]	@ (8004b00 <USB_ActivateEndpoint+0x2bc>)
 800496a:	b9c2      	cbnz	r2, 800499e <USB_ActivateEndpoint+0x15a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800496c:	881a      	ldrh	r2, [r3, #0]
 800496e:	b292      	uxth	r2, r2
 8004970:	4022      	ands	r2, r4
 8004972:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8004976:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800497a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800497e:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8004980:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004982:	b911      	cbnz	r1, 800498a <USB_ActivateEndpoint+0x146>
 8004984:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 8004988:	e7d5      	b.n	8004936 <USB_ActivateEndpoint+0xf2>
 800498a:	084d      	lsrs	r5, r1, #1
 800498c:	07c9      	lsls	r1, r1, #31
 800498e:	f8b4 140c 	ldrh.w	r1, [r4, #1036]	@ 0x40c
 8004992:	bf48      	it	mi
 8004994:	3501      	addmi	r5, #1
 8004996:	b289      	uxth	r1, r1
 8004998:	ea41 2185 	orr.w	r1, r1, r5, lsl #10
 800499c:	e7cf      	b.n	800493e <USB_ActivateEndpoint+0xfa>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800499e:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80049a2:	b289      	uxth	r1, r1
 80049a4:	4021      	ands	r1, r4
 80049a6:	f481 5100 	eor.w	r1, r1, #8192	@ 0x2000
 80049aa:	e795      	b.n	80048d8 <USB_ActivateEndpoint+0x94>
    if (ep->type == EP_TYPE_BULK)
 80049ac:	2d02      	cmp	r5, #2
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80049ae:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
    if (ep->type == EP_TYPE_BULK)
 80049b2:	d15b      	bne.n	8004a6c <USB_ActivateEndpoint+0x228>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80049b4:	b2a4      	uxth	r4, r4
 80049b6:	403c      	ands	r4, r7
 80049b8:	f444 4401 	orr.w	r4, r4, #33024	@ 0x8100
 80049bc:	f044 0480 	orr.w	r4, r4, #128	@ 0x80
 80049c0:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80049c4:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 80049c8:	890e      	ldrh	r6, [r1, #8]
 80049ca:	b2a4      	uxth	r4, r4
 80049cc:	0876      	lsrs	r6, r6, #1
 80049ce:	4464      	add	r4, ip
 80049d0:	0076      	lsls	r6, r6, #1
 80049d2:	f8a4 6400 	strh.w	r6, [r4, #1024]	@ 0x400
 80049d6:	894e      	ldrh	r6, [r1, #10]
 80049d8:	f8b3 4050 	ldrh.w	r4, [r3, #80]	@ 0x50
 80049dc:	0876      	lsrs	r6, r6, #1
 80049de:	b2a4      	uxth	r4, r4
 80049e0:	4464      	add	r4, ip
 80049e2:	0076      	lsls	r6, r6, #1
 80049e4:	f8a4 6408 	strh.w	r6, [r4, #1032]	@ 0x408
    if (ep->is_in == 0U)
 80049e8:	7849      	ldrb	r1, [r1, #1]
 80049ea:	2900      	cmp	r1, #0
 80049ec:	d148      	bne.n	8004a80 <USB_ActivateEndpoint+0x23c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80049ee:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80049f2:	044e      	lsls	r6, r1, #17
 80049f4:	d50d      	bpl.n	8004a12 <USB_ActivateEndpoint+0x1ce>
 80049f6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 80049fa:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80049fe:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004a02:	0409      	lsls	r1, r1, #16
 8004a04:	0c09      	lsrs	r1, r1, #16
 8004a06:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8004a0a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8004a0e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a12:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a16:	064d      	lsls	r5, r1, #25
 8004a18:	d50d      	bpl.n	8004a36 <USB_ActivateEndpoint+0x1f2>
 8004a1a:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a1e:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004a22:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004a26:	0409      	lsls	r1, r1, #16
 8004a28:	0c09      	lsrs	r1, r1, #16
 8004a2a:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004a2e:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 8004a32:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004a36:	f248 0480 	movw	r4, #32896	@ 0x8080
 8004a3a:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a3e:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004a42:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004a46:	0409      	lsls	r1, r1, #16
 8004a48:	0c09      	lsrs	r1, r1, #16
 8004a4a:	f481 5140 	eor.w	r1, r1, #12288	@ 0x3000
 8004a4e:	4321      	orrs	r1, r4
 8004a50:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a54:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a58:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004a5c:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8004a60:	0409      	lsls	r1, r1, #16
 8004a62:	0c09      	lsrs	r1, r1, #16
 8004a64:	430c      	orrs	r4, r1
 8004a66:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 8004a6a:	e789      	b.n	8004980 <USB_ActivateEndpoint+0x13c>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004a6c:	f424 44e2 	bic.w	r4, r4, #28928	@ 0x7100
 8004a70:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
 8004a74:	0424      	lsls	r4, r4, #16
 8004a76:	0c24      	lsrs	r4, r4, #16
 8004a78:	4326      	orrs	r6, r4
 8004a7a:	f823 6022 	strh.w	r6, [r3, r2, lsl #2]
 8004a7e:	e7a1      	b.n	80049c4 <USB_ActivateEndpoint+0x180>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a80:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a84:	044c      	lsls	r4, r1, #17
 8004a86:	d50d      	bpl.n	8004aa4 <USB_ActivateEndpoint+0x260>
 8004a88:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004a8c:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004a90:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004a94:	0409      	lsls	r1, r1, #16
 8004a96:	0c09      	lsrs	r1, r1, #16
 8004a98:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8004a9c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8004aa0:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004aa4:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004aa8:	0649      	lsls	r1, r1, #25
 8004aaa:	d50d      	bpl.n	8004ac8 <USB_ActivateEndpoint+0x284>
 8004aac:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004ab0:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004ab4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004ab8:	0409      	lsls	r1, r1, #16
 8004aba:	0c09      	lsrs	r1, r1, #16
 8004abc:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004ac0:	f041 01c0 	orr.w	r1, r1, #192	@ 0xc0
 8004ac4:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004ac8:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004acc:	4c0b      	ldr	r4, [pc, #44]	@ (8004afc <USB_ActivateEndpoint+0x2b8>)
 8004ace:	b289      	uxth	r1, r1
 8004ad0:	4021      	ands	r1, r4
      if (ep->type != EP_TYPE_ISOC)
 8004ad2:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004ad4:	bf18      	it	ne
 8004ad6:	f081 0120 	eorne.w	r1, r1, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ada:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004ade:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8004ae2:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004ae6:	f833 1022 	ldrh.w	r1, [r3, r2, lsl #2]
 8004aea:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004aee:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004af2:	0409      	lsls	r1, r1, #16
 8004af4:	0c09      	lsrs	r1, r1, #16
 8004af6:	e6ef      	b.n	80048d8 <USB_ActivateEndpoint+0x94>
 8004af8:	ffff8f8f 	.word	0xffff8f8f
 8004afc:	ffff8fbf 	.word	0xffff8fbf
 8004b00:	ffffbf8f 	.word	0xffffbf8f

08004b04 <USB_DeactivateEndpoint>:
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
 8004b04:	784a      	ldrb	r2, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b06:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 8004b08:	7b09      	ldrb	r1, [r1, #12]
 8004b0a:	bbd9      	cbnz	r1, 8004b84 <USB_DeactivateEndpoint+0x80>
    if (ep->is_in != 0U)
 8004b0c:	b30a      	cbz	r2, 8004b52 <USB_DeactivateEndpoint+0x4e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b0e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b12:	0651      	lsls	r1, r2, #25
 8004b14:	d50d      	bpl.n	8004b32 <USB_DeactivateEndpoint+0x2e>
 8004b16:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b1a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004b1e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b22:	0412      	lsls	r2, r2, #16
 8004b24:	0c12      	lsrs	r2, r2, #16
 8004b26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b2a:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004b2e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004b32:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b36:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004b3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004b3e:	0412      	lsls	r2, r2, #16
 8004b40:	0c12      	lsrs	r2, r2, #16
 8004b42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b4a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8004b4e:	2000      	movs	r0, #0
 8004b50:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b52:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b56:	0452      	lsls	r2, r2, #17
 8004b58:	d50d      	bpl.n	8004b76 <USB_DeactivateEndpoint+0x72>
 8004b5a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b5e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004b62:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b66:	0412      	lsls	r2, r2, #16
 8004b68:	0c12      	lsrs	r2, r2, #16
 8004b6a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004b6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b72:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004b76:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b7e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b82:	e7dc      	b.n	8004b3e <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in == 0U)
 8004b84:	2a00      	cmp	r2, #0
 8004b86:	d14a      	bne.n	8004c1e <USB_DeactivateEndpoint+0x11a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b88:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b8c:	0451      	lsls	r1, r2, #17
 8004b8e:	d50d      	bpl.n	8004bac <USB_DeactivateEndpoint+0xa8>
 8004b90:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004b94:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004b98:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b9c:	0412      	lsls	r2, r2, #16
 8004b9e:	0c12      	lsrs	r2, r2, #16
 8004ba0:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004ba4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ba8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004bac:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004bb0:	0652      	lsls	r2, r2, #25
 8004bb2:	d50d      	bpl.n	8004bd0 <USB_DeactivateEndpoint+0xcc>
 8004bb4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004bb8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004bbc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004bc0:	0412      	lsls	r2, r2, #16
 8004bc2:	0c12      	lsrs	r2, r2, #16
 8004bc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bc8:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004bcc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004bd0:	f248 0180 	movw	r1, #32896	@ 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 8004bd4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004bd8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004bdc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004be0:	0412      	lsls	r2, r2, #16
 8004be2:	0c12      	lsrs	r2, r2, #16
 8004be4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004be8:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004bec:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004bf0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004bf4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bf8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004bfc:	0412      	lsls	r2, r2, #16
 8004bfe:	0c12      	lsrs	r2, r2, #16
 8004c00:	430a      	orrs	r2, r1
 8004c02:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c06:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c0a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004c0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004c12:	0412      	lsls	r2, r2, #16
 8004c14:	0c12      	lsrs	r2, r2, #16
 8004c16:	4311      	orrs	r1, r2
 8004c18:	f820 1023 	strh.w	r1, [r0, r3, lsl #2]
 8004c1c:	e797      	b.n	8004b4e <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004c1e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c22:	0451      	lsls	r1, r2, #17
 8004c24:	d50d      	bpl.n	8004c42 <USB_DeactivateEndpoint+0x13e>
 8004c26:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c2a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004c2e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c32:	0412      	lsls	r2, r2, #16
 8004c34:	0c12      	lsrs	r2, r2, #16
 8004c36:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004c3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c3e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004c42:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c46:	0652      	lsls	r2, r2, #25
 8004c48:	d50d      	bpl.n	8004c66 <USB_DeactivateEndpoint+0x162>
 8004c4a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c4e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004c52:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c56:	0412      	lsls	r2, r2, #16
 8004c58:	0c12      	lsrs	r2, r2, #16
 8004c5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c5e:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004c62:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c66:	f248 0180 	movw	r1, #32896	@ 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 8004c6a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c6e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004c72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c76:	0412      	lsls	r2, r2, #16
 8004c78:	0c12      	lsrs	r2, r2, #16
 8004c7a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004c7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c82:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c86:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004c8a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004c8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c92:	0412      	lsls	r2, r2, #16
 8004c94:	0c12      	lsrs	r2, r2, #16
 8004c96:	430a      	orrs	r2, r1
 8004c98:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004c9c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004ca0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ca4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004ca8:	e7b3      	b.n	8004c12 <USB_DeactivateEndpoint+0x10e>

08004caa <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8004caa:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004cac:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 8004cae:	b18b      	cbz	r3, 8004cd4 <USB_EPSetStall+0x2a>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004cb0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004cb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cbc:	041b      	lsls	r3, r3, #16
 8004cbe:	0c1b      	lsrs	r3, r3, #16
 8004cc0:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ccc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004cd4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004cd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce0:	041b      	lsls	r3, r3, #16
 8004ce2:	0c1b      	lsrs	r3, r3, #16
 8004ce4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004ce8:	e7ec      	b.n	8004cc4 <USB_EPSetStall+0x1a>

08004cea <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8004cea:	7b0b      	ldrb	r3, [r1, #12]
 8004cec:	bb3b      	cbnz	r3, 8004d3e <USB_EPClearStall+0x54>
  {
    if (ep->is_in != 0U)
 8004cee:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cf0:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in != 0U)
 8004cf2:	b333      	cbz	r3, 8004d42 <USB_EPClearStall+0x58>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cf4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004cf8:	065b      	lsls	r3, r3, #25
 8004cfa:	d50d      	bpl.n	8004d18 <USB_EPClearStall+0x2e>
 8004cfc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d08:	041b      	lsls	r3, r3, #16
 8004d0a:	0c1b      	lsrs	r3, r3, #16
 8004d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d10:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d14:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8004d18:	78cb      	ldrb	r3, [r1, #3]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d00f      	beq.n	8004d3e <USB_EPClearStall+0x54>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d1e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d2a:	041b      	lsls	r3, r3, #16
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d3a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8004d3e:	2000      	movs	r0, #0
 8004d40:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d42:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d46:	045b      	lsls	r3, r3, #17
 8004d48:	d50d      	bpl.n	8004d66 <USB_EPClearStall+0x7c>
 8004d4a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d56:	041b      	lsls	r3, r3, #16
 8004d58:	0c1b      	lsrs	r3, r3, #16
 8004d5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d62:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d66:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d72:	041b      	lsls	r3, r3, #16
 8004d74:	0c1b      	lsrs	r3, r3, #16
 8004d76:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8004d7a:	e7da      	b.n	8004d32 <USB_EPClearStall+0x48>

08004d7c <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8004d7c:	b911      	cbnz	r1, 8004d84 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8004d7e:	2380      	movs	r3, #128	@ 0x80
 8004d80:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 8004d84:	2000      	movs	r0, #0
 8004d86:	4770      	bx	lr

08004d88 <USB_DevConnect>:
/**
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
 8004d88:	2000      	movs	r0, #0
 8004d8a:	4770      	bx	lr

08004d8c <USB_DevDisconnect>:
/**
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	4770      	bx	lr

08004d90 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004d90:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8004d94:	b280      	uxth	r0, r0
 8004d96:	4770      	bx	lr

08004d98 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8004d98:	2000      	movs	r0, #0
 8004d9a:	4770      	bx	lr

08004d9c <USB_WritePMA>:
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004d9c:	eb00 0042 	add.w	r0, r0, r2, lsl #1
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004da0:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004da2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004da6:	085b      	lsrs	r3, r3, #1
 8004da8:	eb00 0383 	add.w	r3, r0, r3, lsl #2

  for (count = n; count != 0U; count--)
 8004dac:	4283      	cmp	r3, r0
 8004dae:	d100      	bne.n	8004db2 <USB_WritePMA+0x16>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 8004db0:	4770      	bx	lr
    WrVal |= (uint16_t)pBuf[1] << 8;
 8004db2:	f831 2b02 	ldrh.w	r2, [r1], #2
    *pdwVal = (WrVal & 0xFFFFU);
 8004db6:	f820 2b04 	strh.w	r2, [r0], #4
  for (count = n; count != 0U; count--)
 8004dba:	e7f7      	b.n	8004dac <USB_WritePMA+0x10>

08004dbc <USB_EPStartXfer>:
{
 8004dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 8004dc0:	784b      	ldrb	r3, [r1, #1]
{
 8004dc2:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8004dc4:	2b01      	cmp	r3, #1
{
 8004dc6:	460d      	mov	r5, r1
    if (ep->doublebuffer == 0U)
 8004dc8:	7b0a      	ldrb	r2, [r1, #12]
  if (ep->is_in == 1U)
 8004dca:	f040 8118 	bne.w	8004ffe <USB_EPStartXfer+0x242>
    if (ep->xfer_len > ep->maxpacket)
 8004dce:	f8d1 9010 	ldr.w	r9, [r1, #16]
 8004dd2:	698f      	ldr	r7, [r1, #24]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004dd4:	6949      	ldr	r1, [r1, #20]
    if (ep->xfer_len > ep->maxpacket)
 8004dd6:	454f      	cmp	r7, r9
 8004dd8:	bf28      	it	cs
 8004dda:	464f      	movcs	r7, r9
    if (ep->doublebuffer == 0U)
 8004ddc:	bb0a      	cbnz	r2, 8004e22 <USB_EPStartXfer+0x66>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004dde:	b2bf      	uxth	r7, r7
 8004de0:	88ea      	ldrh	r2, [r5, #6]
 8004de2:	463b      	mov	r3, r7
 8004de4:	f7ff ffda 	bl	8004d9c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004de8:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8004dec:	7829      	ldrb	r1, [r5, #0]
 8004dee:	b280      	uxth	r0, r0
 8004df0:	f204 4204 	addw	r2, r4, #1028	@ 0x404
 8004df4:	0109      	lsls	r1, r1, #4
 8004df6:	4402      	add	r2, r0
 8004df8:	528f      	strh	r7, [r1, r2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004dfa:	782a      	ldrb	r2, [r5, #0]
 8004dfc:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8004e00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e08:	041b      	lsls	r3, r3, #16
 8004e0a:	0c1b      	lsrs	r3, r3, #16
 8004e0c:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
  return HAL_OK;
 8004e10:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e1a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 8004e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (ep->type == EP_TYPE_BULK)
 8004e22:	78eb      	ldrb	r3, [r5, #3]
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004e24:	f895 e000 	ldrb.w	lr, [r5]
      if (ep->type == EP_TYPE_BULK)
 8004e28:	2b02      	cmp	r3, #2
        if (ep->xfer_len_db > ep->maxpacket)
 8004e2a:	6a2e      	ldr	r6, [r5, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e2c:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
      if (ep->type == EP_TYPE_BULK)
 8004e30:	f040 80d0 	bne.w	8004fd4 <USB_EPStartXfer+0x218>
        if (ep->xfer_len_db > ep->maxpacket)
 8004e34:	45b1      	cmp	r9, r6
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004e36:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
        if (ep->xfer_len_db > ep->maxpacket)
 8004e3a:	f080 80b4 	bcs.w	8004fa6 <USB_EPStartXfer+0x1ea>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004e3e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004e42:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004e46:	0412      	lsls	r2, r2, #16
 8004e48:	0c12      	lsrs	r2, r2, #16
 8004e4a:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 8004e4e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004e52:	f820 202e 	strh.w	r2, [r0, lr, lsl #2]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004e56:	f830 802e 	ldrh.w	r8, [r0, lr, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e5a:	f8b0 e050 	ldrh.w	lr, [r0, #80]	@ 0x50
          ep->xfer_len_db -= len;
 8004e5e:	1bf6      	subs	r6, r6, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004e60:	f018 0840 	ands.w	r8, r8, #64	@ 0x40
          ep->xfer_len_db -= len;
 8004e64:	622e      	str	r6, [r5, #32]
            ep->xfer_buff += len;
 8004e66:	eb01 0a07 	add.w	sl, r1, r7
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004e6a:	b2bb      	uxth	r3, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e6c:	fa1f fe8e 	uxth.w	lr, lr
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004e70:	d04e      	beq.n	8004f10 <USB_EPStartXfer+0x154>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e72:	f200 420c 	addw	r2, r0, #1036	@ 0x40c
 8004e76:	4472      	add	r2, lr
 8004e78:	f822 300c 	strh.w	r3, [r2, ip]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e7c:	896a      	ldrh	r2, [r5, #10]
 8004e7e:	f7ff ff8d 	bl	8004d9c <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8004e82:	45b1      	cmp	r9, r6
              ep->xfer_len_db -= len;
 8004e84:	bf36      	itet	cc
 8004e86:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 8004e88:	2300      	movcs	r3, #0
 8004e8a:	463e      	movcc	r6, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e8c:	786a      	ldrb	r2, [r5, #1]
 8004e8e:	622b      	str	r3, [r5, #32]
            ep->xfer_buff += len;
 8004e90:	f8c5 a014 	str.w	sl, [r5, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e94:	b2b3      	uxth	r3, r6
 8004e96:	bb7a      	cbnz	r2, 8004ef8 <USB_EPStartXfer+0x13c>
 8004e98:	f8b4 2050 	ldrh.w	r2, [r4, #80]	@ 0x50
 8004e9c:	7828      	ldrb	r0, [r5, #0]
 8004e9e:	b292      	uxth	r2, r2
 8004ea0:	f204 4104 	addw	r1, r4, #1028	@ 0x404
 8004ea4:	0100      	lsls	r0, r0, #4
 8004ea6:	4411      	add	r1, r2
 8004ea8:	5a42      	ldrh	r2, [r0, r1]
 8004eaa:	2e3e      	cmp	r6, #62	@ 0x3e
 8004eac:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004eb0:	5242      	strh	r2, [r0, r1]
 8004eb2:	d914      	bls.n	8004ede <USB_EPStartXfer+0x122>
 8004eb4:	5a42      	ldrh	r2, [r0, r1]
 8004eb6:	0977      	lsrs	r7, r6, #5
 8004eb8:	06f6      	lsls	r6, r6, #27
 8004eba:	bf08      	it	eq
 8004ebc:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8004ec0:	b292      	uxth	r2, r2
 8004ec2:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8004ec6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004eca:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004ece:	b292      	uxth	r2, r2
 8004ed0:	5242      	strh	r2, [r0, r1]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ed2:	892a      	ldrh	r2, [r5, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ed4:	4651      	mov	r1, sl
 8004ed6:	4620      	mov	r0, r4
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ed8:	f7ff ff60 	bl	8004d9c <USB_WritePMA>
 8004edc:	e78d      	b.n	8004dfa <USB_EPStartXfer+0x3e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ede:	b90e      	cbnz	r6, 8004ee4 <USB_EPStartXfer+0x128>
 8004ee0:	5a42      	ldrh	r2, [r0, r1]
 8004ee2:	e7f0      	b.n	8004ec6 <USB_EPStartXfer+0x10a>
 8004ee4:	07f2      	lsls	r2, r6, #31
 8004ee6:	5a42      	ldrh	r2, [r0, r1]
 8004ee8:	ea4f 0756 	mov.w	r7, r6, lsr #1
 8004eec:	bf48      	it	mi
 8004eee:	3701      	addmi	r7, #1
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8004ef6:	e7ea      	b.n	8004ece <USB_EPStartXfer+0x112>
 8004ef8:	2a01      	cmp	r2, #1
 8004efa:	d1ea      	bne.n	8004ed2 <USB_EPStartXfer+0x116>
 8004efc:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8004f00:	7829      	ldrb	r1, [r5, #0]
 8004f02:	b280      	uxth	r0, r0
 8004f04:	f204 4204 	addw	r2, r4, #1028	@ 0x404
 8004f08:	0109      	lsls	r1, r1, #4
 8004f0a:	4402      	add	r2, r0
 8004f0c:	528b      	strh	r3, [r1, r2]
 8004f0e:	e7e0      	b.n	8004ed2 <USB_EPStartXfer+0x116>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004f10:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8004f14:	4472      	add	r2, lr
 8004f16:	f822 300c 	strh.w	r3, [r2, ip]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f1a:	892a      	ldrh	r2, [r5, #8]
 8004f1c:	f7ff ff3e 	bl	8004d9c <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8004f20:	45b1      	cmp	r9, r6
              ep->xfer_len_db -= len;
 8004f22:	bf36      	itet	cc
 8004f24:	1bf3      	subcc	r3, r6, r7
              ep->xfer_len_db = 0U;
 8004f26:	4643      	movcs	r3, r8
 8004f28:	463e      	movcc	r6, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f2a:	786a      	ldrb	r2, [r5, #1]
 8004f2c:	622b      	str	r3, [r5, #32]
            ep->xfer_buff += len;
 8004f2e:	f8c5 a014 	str.w	sl, [r5, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f32:	b2b3      	uxth	r3, r6
 8004f34:	bb5a      	cbnz	r2, 8004f8e <USB_EPStartXfer+0x1d2>
 8004f36:	f8b4 2050 	ldrh.w	r2, [r4, #80]	@ 0x50
 8004f3a:	7828      	ldrb	r0, [r5, #0]
 8004f3c:	b292      	uxth	r2, r2
 8004f3e:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 8004f42:	0100      	lsls	r0, r0, #4
 8004f44:	4411      	add	r1, r2
 8004f46:	5a42      	ldrh	r2, [r0, r1]
 8004f48:	2e3e      	cmp	r6, #62	@ 0x3e
 8004f4a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004f4e:	5242      	strh	r2, [r0, r1]
 8004f50:	d910      	bls.n	8004f74 <USB_EPStartXfer+0x1b8>
 8004f52:	5a42      	ldrh	r2, [r0, r1]
 8004f54:	0977      	lsrs	r7, r6, #5
 8004f56:	06f6      	lsls	r6, r6, #27
 8004f58:	bf08      	it	eq
 8004f5a:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8004f5e:	b292      	uxth	r2, r2
 8004f60:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8004f64:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004f68:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004f6c:	b292      	uxth	r2, r2
 8004f6e:	5242      	strh	r2, [r0, r1]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f70:	896a      	ldrh	r2, [r5, #10]
 8004f72:	e7af      	b.n	8004ed4 <USB_EPStartXfer+0x118>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f74:	b90e      	cbnz	r6, 8004f7a <USB_EPStartXfer+0x1be>
 8004f76:	5a42      	ldrh	r2, [r0, r1]
 8004f78:	e7f4      	b.n	8004f64 <USB_EPStartXfer+0x1a8>
 8004f7a:	07f2      	lsls	r2, r6, #31
 8004f7c:	5a42      	ldrh	r2, [r0, r1]
 8004f7e:	ea4f 0756 	mov.w	r7, r6, lsr #1
 8004f82:	bf48      	it	mi
 8004f84:	3701      	addmi	r7, #1
 8004f86:	b292      	uxth	r2, r2
 8004f88:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8004f8c:	e7ee      	b.n	8004f6c <USB_EPStartXfer+0x1b0>
 8004f8e:	2a01      	cmp	r2, #1
 8004f90:	d1ee      	bne.n	8004f70 <USB_EPStartXfer+0x1b4>
 8004f92:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 8004f96:	7829      	ldrb	r1, [r5, #0]
 8004f98:	b280      	uxth	r0, r0
 8004f9a:	f204 420c 	addw	r2, r4, #1036	@ 0x40c
 8004f9e:	0109      	lsls	r1, r1, #4
 8004fa0:	4402      	add	r2, r0
 8004fa2:	528b      	strh	r3, [r1, r2]
 8004fa4:	e7e4      	b.n	8004f70 <USB_EPStartXfer+0x1b4>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004fa6:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8004faa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004fae:	0412      	lsls	r2, r2, #16
 8004fb0:	0c12      	lsrs	r2, r2, #16
 8004fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fb6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fba:	f820 202e 	strh.w	r2, [r0, lr, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004fbe:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004fc2:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	441a      	add	r2, r3
 8004fca:	b2b3      	uxth	r3, r6
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004fcc:	f822 300c 	strh.w	r3, [r2, ip]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004fd0:	892a      	ldrh	r2, [r5, #8]
 8004fd2:	e781      	b.n	8004ed8 <USB_EPStartXfer+0x11c>
        ep->xfer_len_db -= len;
 8004fd4:	1bf6      	subs	r6, r6, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004fd6:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
        ep->xfer_len_db -= len;
 8004fda:	622e      	str	r6, [r5, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004fdc:	f8b0 6050 	ldrh.w	r6, [r0, #80]	@ 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004fe0:	b2bb      	uxth	r3, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004fe2:	0657      	lsls	r7, r2, #25
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004fe4:	b2b6      	uxth	r6, r6
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004fe6:	d506      	bpl.n	8004ff6 <USB_EPStartXfer+0x23a>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004fe8:	f200 420c 	addw	r2, r0, #1036	@ 0x40c
 8004fec:	4432      	add	r2, r6
 8004fee:	f822 300c 	strh.w	r3, [r2, ip]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ff2:	896a      	ldrh	r2, [r5, #10]
 8004ff4:	e770      	b.n	8004ed8 <USB_EPStartXfer+0x11c>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ff6:	f200 4204 	addw	r2, r0, #1028	@ 0x404
 8004ffa:	4432      	add	r2, r6
 8004ffc:	e7e6      	b.n	8004fcc <USB_EPStartXfer+0x210>
    if (ep->doublebuffer == 0U)
 8004ffe:	2a00      	cmp	r2, #0
 8005000:	d13b      	bne.n	800507a <USB_EPStartXfer+0x2be>
      if (ep->xfer_len > ep->maxpacket)
 8005002:	698b      	ldr	r3, [r1, #24]
 8005004:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005006:	f8b0 0050 	ldrh.w	r0, [r0, #80]	@ 0x50
      if (ep->xfer_len > ep->maxpacket)
 800500a:	428b      	cmp	r3, r1
        ep->xfer_len -= len;
 800500c:	bf84      	itt	hi
 800500e:	1a5a      	subhi	r2, r3, r1
        len = ep->maxpacket;
 8005010:	460b      	movhi	r3, r1
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005012:	7829      	ldrb	r1, [r5, #0]
 8005014:	61aa      	str	r2, [r5, #24]
 8005016:	b280      	uxth	r0, r0
 8005018:	f204 420c 	addw	r2, r4, #1036	@ 0x40c
 800501c:	0109      	lsls	r1, r1, #4
 800501e:	4402      	add	r2, r0
 8005020:	5a88      	ldrh	r0, [r1, r2]
 8005022:	2b3e      	cmp	r3, #62	@ 0x3e
 8005024:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8005028:	5288      	strh	r0, [r1, r2]
 800502a:	d91a      	bls.n	8005062 <USB_EPStartXfer+0x2a6>
 800502c:	0958      	lsrs	r0, r3, #5
 800502e:	06de      	lsls	r6, r3, #27
 8005030:	5a8b      	ldrh	r3, [r1, r2]
 8005032:	bf08      	it	eq
 8005034:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8005038:	b29b      	uxth	r3, r3
 800503a:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 800503e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005042:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005046:	b29b      	uxth	r3, r3
 8005048:	528b      	strh	r3, [r1, r2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800504a:	782a      	ldrb	r2, [r5, #0]
 800504c:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8005050:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005058:	041b      	lsls	r3, r3, #16
 800505a:	0c1b      	lsrs	r3, r3, #16
 800505c:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8005060:	e6d6      	b.n	8004e10 <USB_EPStartXfer+0x54>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005062:	b90b      	cbnz	r3, 8005068 <USB_EPStartXfer+0x2ac>
 8005064:	5a8b      	ldrh	r3, [r1, r2]
 8005066:	e7ea      	b.n	800503e <USB_EPStartXfer+0x282>
 8005068:	0858      	lsrs	r0, r3, #1
 800506a:	07db      	lsls	r3, r3, #31
 800506c:	5a8b      	ldrh	r3, [r1, r2]
 800506e:	bf48      	it	mi
 8005070:	3001      	addmi	r0, #1
 8005072:	b29b      	uxth	r3, r3
 8005074:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 8005078:	e7e5      	b.n	8005046 <USB_EPStartXfer+0x28a>
      if (ep->type == EP_TYPE_BULK)
 800507a:	78ca      	ldrb	r2, [r1, #3]
 800507c:	2a02      	cmp	r2, #2
 800507e:	d170      	bne.n	8005162 <USB_EPStartXfer+0x3a6>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005080:	2b00      	cmp	r3, #0
 8005082:	d138      	bne.n	80050f6 <USB_EPStartXfer+0x33a>
 8005084:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8005088:	780b      	ldrb	r3, [r1, #0]
 800508a:	b292      	uxth	r2, r2
 800508c:	f200 4004 	addw	r0, r0, #1028	@ 0x404
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	4410      	add	r0, r2
 8005094:	5ac2      	ldrh	r2, [r0, r3]
 8005096:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800509a:	52c2      	strh	r2, [r0, r3]
 800509c:	690a      	ldr	r2, [r1, #16]
 800509e:	2a3e      	cmp	r2, #62	@ 0x3e
 80050a0:	d946      	bls.n	8005130 <USB_EPStartXfer+0x374>
 80050a2:	5ac1      	ldrh	r1, [r0, r3]
 80050a4:	0956      	lsrs	r6, r2, #5
 80050a6:	06d7      	lsls	r7, r2, #27
 80050a8:	bf08      	it	eq
 80050aa:	f106 36ff 	addeq.w	r6, r6, #4294967295
 80050ae:	b289      	uxth	r1, r1
 80050b0:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80050b4:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80050b8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80050bc:	b289      	uxth	r1, r1
 80050be:	52c1      	strh	r1, [r0, r3]
 80050c0:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 80050c4:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 80050c8:	b280      	uxth	r0, r0
 80050ca:	4401      	add	r1, r0
 80050cc:	5ac8      	ldrh	r0, [r1, r3]
 80050ce:	2a3e      	cmp	r2, #62	@ 0x3e
 80050d0:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80050d4:	52c8      	strh	r0, [r1, r3]
 80050d6:	d938      	bls.n	800514a <USB_EPStartXfer+0x38e>
 80050d8:	0950      	lsrs	r0, r2, #5
 80050da:	06d7      	lsls	r7, r2, #27
 80050dc:	5aca      	ldrh	r2, [r1, r3]
 80050de:	bf08      	it	eq
 80050e0:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80050e4:	b292      	uxth	r2, r2
 80050e6:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80050ea:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80050ee:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80050f2:	b292      	uxth	r2, r2
 80050f4:	52ca      	strh	r2, [r1, r3]
        if (ep->xfer_count != 0U)
 80050f6:	69eb      	ldr	r3, [r5, #28]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d0a6      	beq.n	800504a <USB_EPStartXfer+0x28e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80050fc:	f244 0340 	movw	r3, #16448	@ 0x4040
 8005100:	782a      	ldrb	r2, [r5, #0]
 8005102:	f834 1022 	ldrh.w	r1, [r4, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005106:	ea03 0001 	and.w	r0, r3, r1
 800510a:	438b      	bics	r3, r1
 800510c:	d001      	beq.n	8005112 <USB_EPStartXfer+0x356>
 800510e:	2800      	cmp	r0, #0
 8005110:	d19b      	bne.n	800504a <USB_EPStartXfer+0x28e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005112:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8005116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800511a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800511e:	041b      	lsls	r3, r3, #16
 8005120:	0c1b      	lsrs	r3, r3, #16
 8005122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005126:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800512a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 800512e:	e78c      	b.n	800504a <USB_EPStartXfer+0x28e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005130:	b90a      	cbnz	r2, 8005136 <USB_EPStartXfer+0x37a>
 8005132:	5ac1      	ldrh	r1, [r0, r3]
 8005134:	e7be      	b.n	80050b4 <USB_EPStartXfer+0x2f8>
 8005136:	07d1      	lsls	r1, r2, #31
 8005138:	5ac1      	ldrh	r1, [r0, r3]
 800513a:	ea4f 0652 	mov.w	r6, r2, lsr #1
 800513e:	bf48      	it	mi
 8005140:	3601      	addmi	r6, #1
 8005142:	b289      	uxth	r1, r1
 8005144:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8005148:	e7b8      	b.n	80050bc <USB_EPStartXfer+0x300>
 800514a:	b90a      	cbnz	r2, 8005150 <USB_EPStartXfer+0x394>
 800514c:	5aca      	ldrh	r2, [r1, r3]
 800514e:	e7cc      	b.n	80050ea <USB_EPStartXfer+0x32e>
 8005150:	0850      	lsrs	r0, r2, #1
 8005152:	07d6      	lsls	r6, r2, #31
 8005154:	5aca      	ldrh	r2, [r1, r3]
 8005156:	bf48      	it	mi
 8005158:	3001      	addmi	r0, #1
 800515a:	b292      	uxth	r2, r2
 800515c:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8005160:	e7c7      	b.n	80050f2 <USB_EPStartXfer+0x336>
      else if (ep->type == EP_TYPE_ISOC)
 8005162:	2a01      	cmp	r2, #1
 8005164:	d15d      	bne.n	8005222 <USB_EPStartXfer+0x466>
        if (ep->xfer_len > ep->maxpacket)
 8005166:	698a      	ldr	r2, [r1, #24]
 8005168:	6909      	ldr	r1, [r1, #16]
 800516a:	428a      	cmp	r2, r1
          ep->xfer_len = 0U;
 800516c:	bf94      	ite	ls
 800516e:	2000      	movls	r0, #0
          ep->xfer_len -= len;
 8005170:	1a50      	subhi	r0, r2, r1
 8005172:	61a8      	str	r0, [r5, #24]
          len = ep->maxpacket;
 8005174:	bf88      	it	hi
 8005176:	460a      	movhi	r2, r1
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005178:	2b00      	cmp	r3, #0
 800517a:	f47f af66 	bne.w	800504a <USB_EPStartXfer+0x28e>
 800517e:	f8b4 1050 	ldrh.w	r1, [r4, #80]	@ 0x50
 8005182:	782b      	ldrb	r3, [r5, #0]
 8005184:	b289      	uxth	r1, r1
 8005186:	f204 4004 	addw	r0, r4, #1028	@ 0x404
 800518a:	011b      	lsls	r3, r3, #4
 800518c:	4408      	add	r0, r1
 800518e:	5ac1      	ldrh	r1, [r0, r3]
 8005190:	2a3e      	cmp	r2, #62	@ 0x3e
 8005192:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005196:	52c1      	strh	r1, [r0, r3]
 8005198:	d92b      	bls.n	80051f2 <USB_EPStartXfer+0x436>
 800519a:	06d1      	lsls	r1, r2, #27
 800519c:	5ac1      	ldrh	r1, [r0, r3]
 800519e:	ea4f 1652 	mov.w	r6, r2, lsr #5
 80051a2:	bf08      	it	eq
 80051a4:	f106 36ff 	addeq.w	r6, r6, #4294967295
 80051a8:	b289      	uxth	r1, r1
 80051aa:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80051ae:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80051b2:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80051b6:	b289      	uxth	r1, r1
 80051b8:	52c1      	strh	r1, [r0, r3]
 80051ba:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
 80051be:	f204 410c 	addw	r1, r4, #1036	@ 0x40c
 80051c2:	b280      	uxth	r0, r0
 80051c4:	4401      	add	r1, r0
 80051c6:	5ac8      	ldrh	r0, [r1, r3]
 80051c8:	2a3e      	cmp	r2, #62	@ 0x3e
 80051ca:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80051ce:	52c8      	strh	r0, [r1, r3]
 80051d0:	d91b      	bls.n	800520a <USB_EPStartXfer+0x44e>
 80051d2:	0950      	lsrs	r0, r2, #5
 80051d4:	06d6      	lsls	r6, r2, #27
 80051d6:	5aca      	ldrh	r2, [r1, r3]
 80051d8:	bf08      	it	eq
 80051da:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80051de:	b292      	uxth	r2, r2
 80051e0:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80051e4:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80051e8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80051ec:	b292      	uxth	r2, r2
 80051ee:	52ca      	strh	r2, [r1, r3]
 80051f0:	e72b      	b.n	800504a <USB_EPStartXfer+0x28e>
 80051f2:	b90a      	cbnz	r2, 80051f8 <USB_EPStartXfer+0x43c>
 80051f4:	5ac1      	ldrh	r1, [r0, r3]
 80051f6:	e7da      	b.n	80051ae <USB_EPStartXfer+0x3f2>
 80051f8:	5ac1      	ldrh	r1, [r0, r3]
 80051fa:	0856      	lsrs	r6, r2, #1
 80051fc:	07d7      	lsls	r7, r2, #31
 80051fe:	bf48      	it	mi
 8005200:	3601      	addmi	r6, #1
 8005202:	b289      	uxth	r1, r1
 8005204:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8005208:	e7d5      	b.n	80051b6 <USB_EPStartXfer+0x3fa>
 800520a:	b90a      	cbnz	r2, 8005210 <USB_EPStartXfer+0x454>
 800520c:	5aca      	ldrh	r2, [r1, r3]
 800520e:	e7e9      	b.n	80051e4 <USB_EPStartXfer+0x428>
 8005210:	0850      	lsrs	r0, r2, #1
 8005212:	07d2      	lsls	r2, r2, #31
 8005214:	5aca      	ldrh	r2, [r1, r3]
 8005216:	bf48      	it	mi
 8005218:	3001      	addmi	r0, #1
 800521a:	b292      	uxth	r2, r2
 800521c:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8005220:	e7e4      	b.n	80051ec <USB_EPStartXfer+0x430>
        return HAL_ERROR;
 8005222:	2001      	movs	r0, #1
 8005224:	e5fb      	b.n	8004e1e <USB_EPStartXfer+0x62>

08005226 <USB_ReadPMA>:
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005226:	eb00 0042 	add.w	r0, r0, r2, lsl #1
{
 800522a:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800522c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005230:	085d      	lsrs	r5, r3, #1

  for (count = n; count != 0U; count--)
 8005232:	460c      	mov	r4, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005234:	4607      	mov	r7, r0
  for (count = n; count != 0U; count--)
 8005236:	462e      	mov	r6, r5
 8005238:	3402      	adds	r4, #2
 800523a:	b936      	cbnz	r6, 800524a <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800523c:	07db      	lsls	r3, r3, #31
  {
    RdVal = *pdwVal;
 800523e:	bf44      	itt	mi
 8005240:	f830 3025 	ldrhmi.w	r3, [r0, r5, lsl #2]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005244:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 8005248:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RdVal = *(__IO uint16_t *)pdwVal;
 800524a:	f837 2b04 	ldrh.w	r2, [r7], #4
  for (count = n; count != 0U; count--)
 800524e:	3e01      	subs	r6, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 8005250:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005252:	f804 2c02 	strb.w	r2, [r4, #-2]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005256:	0a12      	lsrs	r2, r2, #8
 8005258:	f804 2c01 	strb.w	r2, [r4, #-1]
  for (count = n; count != 0U; count--)
 800525c:	e7ec      	b.n	8005238 <USB_ReadPMA+0x12>

0800525e <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800525e:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
{
 8005262:	b510      	push	{r4, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005264:	b16b      	cbz	r3, 8005282 <USBD_CDC_EP0_RxReady+0x24>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005266:	f8d0 42b8 	ldr.w	r4, [r0, #696]	@ 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800526a:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 800526e:	28ff      	cmp	r0, #255	@ 0xff
 8005270:	d007      	beq.n	8005282 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	4621      	mov	r1, r4
 8005276:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800527a:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800527c:	23ff      	movs	r3, #255	@ 0xff
 800527e:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200

  }
  return USBD_OK;
}
 8005282:	2000      	movs	r0, #0
 8005284:	bd10      	pop	{r4, pc}
	...

08005288 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005288:	2343      	movs	r3, #67	@ 0x43
 800528a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800528c:	4800      	ldr	r0, [pc, #0]	@ (8005290 <USBD_CDC_GetFSCfgDesc+0x8>)
 800528e:	4770      	bx	lr
 8005290:	200000a0 	.word	0x200000a0

08005294 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005294:	2343      	movs	r3, #67	@ 0x43
 8005296:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8005298:	4800      	ldr	r0, [pc, #0]	@ (800529c <USBD_CDC_GetHSCfgDesc+0x8>)
 800529a:	4770      	bx	lr
 800529c:	200000e4 	.word	0x200000e4

080052a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80052a0:	2343      	movs	r3, #67	@ 0x43
 80052a2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80052a4:	4800      	ldr	r0, [pc, #0]	@ (80052a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80052a6:	4770      	bx	lr
 80052a8:	2000005c 	.word	0x2000005c

080052ac <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80052ac:	230a      	movs	r3, #10
 80052ae:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80052b0:	4800      	ldr	r0, [pc, #0]	@ (80052b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80052b2:	4770      	bx	lr
 80052b4:	20000160 	.word	0x20000160

080052b8 <USBD_CDC_DataOut>:
{
 80052b8:	b538      	push	{r3, r4, r5, lr}
 80052ba:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80052bc:	f8d0 52b8 	ldr.w	r5, [r0, #696]	@ 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80052c0:	f000 feca 	bl	8006058 <USBD_LL_GetRxDataSize>
  if (pdev->pClassData != NULL)
 80052c4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80052c8:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  if (pdev->pClassData != NULL)
 80052cc:	b14b      	cbz	r3, 80052e2 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80052ce:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 80052d2:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 80052dc:	4798      	blx	r3
    return USBD_OK;
 80052de:	2000      	movs	r0, #0
}
 80052e0:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80052e2:	2002      	movs	r0, #2
 80052e4:	e7fc      	b.n	80052e0 <USBD_CDC_DataOut+0x28>

080052e6 <USBD_CDC_DataIn>:
{
 80052e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80052e8:	f8d0 62b8 	ldr.w	r6, [r0, #696]	@ 0x2b8
  if (pdev->pClassData != NULL)
 80052ec:	b1ce      	cbz	r6, 8005322 <USBD_CDC_DataIn+0x3c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80052ee:	2214      	movs	r2, #20
 80052f0:	fb02 0201 	mla	r2, r2, r1, r0
 80052f4:	69d3      	ldr	r3, [r2, #28]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80052f6:	f8d0 52c0 	ldr.w	r5, [r0, #704]	@ 0x2c0
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80052fa:	b173      	cbz	r3, 800531a <USBD_CDC_DataIn+0x34>
 80052fc:	2728      	movs	r7, #40	@ 0x28
 80052fe:	fb07 5401 	mla	r4, r7, r1, r5
 8005302:	6a24      	ldr	r4, [r4, #32]
 8005304:	fbb3 f5f4 	udiv	r5, r3, r4
 8005308:	fb04 3315 	mls	r3, r4, r5, r3
 800530c:	b92b      	cbnz	r3, 800531a <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 800530e:	61d3      	str	r3, [r2, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005310:	461a      	mov	r2, r3
 8005312:	f000 fe8f 	bl	8006034 <USBD_LL_Transmit>
    return USBD_OK;
 8005316:	2000      	movs	r0, #0
}
 8005318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	f8c6 3214 	str.w	r3, [r6, #532]	@ 0x214
 8005320:	e7f9      	b.n	8005316 <USBD_CDC_DataIn+0x30>
    return USBD_FAIL;
 8005322:	2002      	movs	r0, #2
 8005324:	e7f8      	b.n	8005318 <USBD_CDC_DataIn+0x32>

08005326 <USBD_CDC_Setup>:
  uint8_t ifalt = 0U;
 8005326:	2300      	movs	r3, #0
{
 8005328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800532a:	780f      	ldrb	r7, [r1, #0]
  uint8_t ifalt = 0U;
 800532c:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 8005330:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005334:	f017 0360 	ands.w	r3, r7, #96	@ 0x60
{
 8005338:	4604      	mov	r4, r0
 800533a:	460d      	mov	r5, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800533c:	f8d0 62b8 	ldr.w	r6, [r0, #696]	@ 0x2b8
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005340:	d022      	beq.n	8005388 <USBD_CDC_Setup+0x62>
 8005342:	2b20      	cmp	r3, #32
 8005344:	d13a      	bne.n	80053bc <USBD_CDC_Setup+0x96>
      if (req->wLength)
 8005346:	88ca      	ldrh	r2, [r1, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005348:	784b      	ldrb	r3, [r1, #1]
      if (req->wLength)
 800534a:	b1ba      	cbz	r2, 800537c <USBD_CDC_Setup+0x56>
        if (req->bmRequest & 0x80U)
 800534c:	0639      	lsls	r1, r7, #24
 800534e:	d50b      	bpl.n	8005368 <USBD_CDC_Setup+0x42>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005350:	f8d0 12bc 	ldr.w	r1, [r0, #700]	@ 0x2bc
 8005354:	4618      	mov	r0, r3
 8005356:	688f      	ldr	r7, [r1, #8]
 8005358:	4631      	mov	r1, r6
 800535a:	47b8      	blx	r7
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800535c:	4631      	mov	r1, r6
 800535e:	4620      	mov	r0, r4
 8005360:	88ea      	ldrh	r2, [r5, #6]
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005362:	f000 fc4d 	bl	8005c00 <USBD_CtlSendData>
 8005366:	e006      	b.n	8005376 <USBD_CDC_Setup+0x50>
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005368:	4631      	mov	r1, r6
          hcdc->CmdOpCode = req->bRequest;
 800536a:	f886 3200 	strb.w	r3, [r6, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800536e:	f886 2201 	strb.w	r2, [r6, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005372:	f000 fc5a 	bl	8005c2a <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8005376:	2000      	movs	r0, #0
}
 8005378:	b003      	add	sp, #12
 800537a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800537c:	f8d0 02bc 	ldr.w	r0, [r0, #700]	@ 0x2bc
 8005380:	6884      	ldr	r4, [r0, #8]
 8005382:	4618      	mov	r0, r3
 8005384:	47a0      	blx	r4
 8005386:	e7f6      	b.n	8005376 <USBD_CDC_Setup+0x50>
      switch (req->bRequest)
 8005388:	784b      	ldrb	r3, [r1, #1]
 800538a:	2b0a      	cmp	r3, #10
 800538c:	d00a      	beq.n	80053a4 <USBD_CDC_Setup+0x7e>
 800538e:	2b0b      	cmp	r3, #11
 8005390:	d010      	beq.n	80053b4 <USBD_CDC_Setup+0x8e>
 8005392:	b99b      	cbnz	r3, 80053bc <USBD_CDC_Setup+0x96>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005394:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005398:	2b03      	cmp	r3, #3
 800539a:	d10f      	bne.n	80053bc <USBD_CDC_Setup+0x96>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800539c:	2202      	movs	r2, #2
 800539e:	f10d 0106 	add.w	r1, sp, #6
 80053a2:	e7de      	b.n	8005362 <USBD_CDC_Setup+0x3c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053a4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d107      	bne.n	80053bc <USBD_CDC_Setup+0x96>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80053ac:	2201      	movs	r2, #1
 80053ae:	f10d 0105 	add.w	r1, sp, #5
 80053b2:	e7d6      	b.n	8005362 <USBD_CDC_Setup+0x3c>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80053b4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d0dc      	beq.n	8005376 <USBD_CDC_Setup+0x50>
          USBD_CtlError(pdev, req);
 80053bc:	4620      	mov	r0, r4
 80053be:	4629      	mov	r1, r5
 80053c0:	f000 fbf7 	bl	8005bb2 <USBD_CtlError>
            ret = USBD_FAIL;
 80053c4:	2002      	movs	r0, #2
 80053c6:	e7d7      	b.n	8005378 <USBD_CDC_Setup+0x52>

080053c8 <USBD_CDC_DeInit>:
{
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80053cc:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80053ce:	2181      	movs	r1, #129	@ 0x81
 80053d0:	f000 fdfb 	bl	8005fca <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80053d4:	2101      	movs	r1, #1
 80053d6:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80053d8:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80053da:	f000 fdf6 	bl	8005fca <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80053de:	2182      	movs	r1, #130	@ 0x82
 80053e0:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80053e2:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80053e6:	f000 fdf0 	bl	8005fca <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 80053ea:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80053ee:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 80053f0:	b14b      	cbz	r3, 8005406 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80053f2:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80053fa:	f8d4 02b8 	ldr.w	r0, [r4, #696]	@ 0x2b8
 80053fe:	f000 fe33 	bl	8006068 <USBD_static_free>
    pdev->pClassData = NULL;
 8005402:	f8c4 52b8 	str.w	r5, [r4, #696]	@ 0x2b8
}
 8005406:	2000      	movs	r0, #0
 8005408:	bd38      	pop	{r3, r4, r5, pc}

0800540a <USBD_CDC_Init>:
{
 800540a:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800540c:	7c03      	ldrb	r3, [r0, #16]
{
 800540e:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005410:	bba3      	cbnz	r3, 800547c <USBD_CDC_Init+0x72>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005412:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005416:	2181      	movs	r1, #129	@ 0x81
 8005418:	2202      	movs	r2, #2
 800541a:	f000 fdca 	bl	8005fb2 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800541e:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005420:	f44f 7300 	mov.w	r3, #512	@ 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005424:	62e1      	str	r1, [r4, #44]	@ 0x2c
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005426:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005428:	2202      	movs	r2, #2
 800542a:	4620      	mov	r0, r4
 800542c:	f000 fdc1 	bl	8005fb2 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005430:	2308      	movs	r3, #8
 8005432:	2203      	movs	r2, #3
 8005434:	2182      	movs	r1, #130	@ 0x82
 8005436:	4620      	mov	r0, r4
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005438:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800543c:	f000 fdb9 	bl	8005fb2 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005440:	f44f 7007 	mov.w	r0, #540	@ 0x21c
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005444:	6425      	str	r5, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005446:	f000 fe0b 	bl	8006060 <USBD_static_malloc>
 800544a:	4606      	mov	r6, r0
 800544c:	f8c4 02b8 	str.w	r0, [r4, #696]	@ 0x2b8
  if (pdev->pClassData == NULL)
 8005450:	b1f8      	cbz	r0, 8005492 <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005452:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4798      	blx	r3
    hcdc->TxState = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	f8c6 3214 	str.w	r3, [r6, #532]	@ 0x214
    hcdc->RxState = 0U;
 8005460:	f8c6 3218 	str.w	r3, [r6, #536]	@ 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005464:	7c23      	ldrb	r3, [r4, #16]
 8005466:	b993      	cbnz	r3, 800548e <USBD_CDC_Init+0x84>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005468:	f44f 7300 	mov.w	r3, #512	@ 0x200
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800546c:	4629      	mov	r1, r5
 800546e:	4620      	mov	r0, r4
 8005470:	f8d6 2204 	ldr.w	r2, [r6, #516]	@ 0x204
 8005474:	f000 fde7 	bl	8006046 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8005478:	2000      	movs	r0, #0
}
 800547a:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800547c:	2340      	movs	r3, #64	@ 0x40
 800547e:	2181      	movs	r1, #129	@ 0x81
 8005480:	2202      	movs	r2, #2
 8005482:	f000 fd96 	bl	8005fb2 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005486:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005488:	2340      	movs	r3, #64	@ 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800548a:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800548c:	e7cb      	b.n	8005426 <USBD_CDC_Init+0x1c>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800548e:	2340      	movs	r3, #64	@ 0x40
 8005490:	e7ec      	b.n	800546c <USBD_CDC_Init+0x62>
    ret = 1U;
 8005492:	4628      	mov	r0, r5
 8005494:	e7f1      	b.n	800547a <USBD_CDC_Init+0x70>

08005496 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8005496:	b119      	cbz	r1, 80054a0 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8005498:	f8c0 12bc 	str.w	r1, [r0, #700]	@ 0x2bc
    ret = USBD_OK;
 800549c:	2000      	movs	r0, #0
 800549e:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80054a0:	2002      	movs	r0, #2
  }

  return ret;
}
 80054a2:	4770      	bx	lr

080054a4 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80054a4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 80054a8:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80054aa:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80054ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
}
 80054b2:	4770      	bx	lr

080054b4 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 80054b4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  return USBD_OK;
}
 80054b8:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80054ba:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204
}
 80054be:	4770      	bx	lr

080054c0 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80054c0:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
{
 80054c4:	b510      	push	{r4, lr}

  if (pdev->pClassData != NULL)
 80054c6:	b182      	cbz	r2, 80054ea <USBD_CDC_TransmitPacket+0x2a>
  {
    if (hcdc->TxState == 0U)
 80054c8:	f8d2 4214 	ldr.w	r4, [r2, #532]	@ 0x214
 80054cc:	2301      	movs	r3, #1
 80054ce:	b974      	cbnz	r4, 80054ee <USBD_CDC_TransmitPacket+0x2e>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80054d0:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80054d4:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80054d8:	2181      	movs	r1, #129	@ 0x81
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80054da:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80054dc:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	f000 fda7 	bl	8006034 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 80054e6:	4620      	mov	r0, r4
  }
  else
  {
    return USBD_FAIL;
  }
}
 80054e8:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80054ea:	2002      	movs	r0, #2
 80054ec:	e7fc      	b.n	80054e8 <USBD_CDC_TransmitPacket+0x28>
      return USBD_BUSY;
 80054ee:	4618      	mov	r0, r3
 80054f0:	e7fa      	b.n	80054e8 <USBD_CDC_TransmitPacket+0x28>

080054f2 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80054f2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
{
 80054f6:	b508      	push	{r3, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80054f8:	b162      	cbz	r2, 8005514 <USBD_CDC_ReceivePacket+0x22>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054fa:	7c03      	ldrb	r3, [r0, #16]
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80054fc:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005500:	b933      	cbnz	r3, 8005510 <USBD_CDC_ReceivePacket+0x1e>
      USBD_LL_PrepareReceive(pdev,
 8005502:	f44f 7300 	mov.w	r3, #512	@ 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005506:	2101      	movs	r1, #1
 8005508:	f000 fd9d 	bl	8006046 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800550c:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 800550e:	bd08      	pop	{r3, pc}
      USBD_LL_PrepareReceive(pdev,
 8005510:	2340      	movs	r3, #64	@ 0x40
 8005512:	e7f8      	b.n	8005506 <USBD_CDC_ReceivePacket+0x14>
    return USBD_FAIL;
 8005514:	2002      	movs	r0, #2
 8005516:	e7fa      	b.n	800550e <USBD_CDC_ReceivePacket+0x1c>

08005518 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005518:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800551a:	b180      	cbz	r0, 800553e <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800551c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005520:	b113      	cbz	r3, 8005528 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8005522:	2300      	movs	r3, #0
 8005524:	f8c0 32b4 	str.w	r3, [r0, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005528:	b109      	cbz	r1, 800552e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800552a:	f8c0 12b0 	str.w	r1, [r0, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800552e:	2301      	movs	r3, #1
  pdev->id = id;
 8005530:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005532:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005536:	f000 fcf3 	bl	8005f20 <USBD_LL_Init>

  return USBD_OK;
 800553a:	2000      	movs	r0, #0
}
 800553c:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800553e:	2002      	movs	r0, #2
 8005540:	e7fc      	b.n	800553c <USBD_Init+0x24>

08005542 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8005542:	b119      	cbz	r1, 800554c <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005544:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
    status = USBD_OK;
 8005548:	2000      	movs	r0, #0
 800554a:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800554c:	2002      	movs	r0, #2
  }

  return status;
}
 800554e:	4770      	bx	lr

08005550 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005550:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005552:	f000 fd25 	bl	8005fa0 <USBD_LL_Start>

  return USBD_OK;
}
 8005556:	2000      	movs	r0, #0
 8005558:	bd08      	pop	{r3, pc}

0800555a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800555a:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800555c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005560:	b133      	cbz	r3, 8005570 <USBD_SetClassConfig+0x16>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4798      	blx	r3
 8005566:	3800      	subs	r0, #0
 8005568:	bf18      	it	ne
 800556a:	2001      	movne	r0, #1
 800556c:	0040      	lsls	r0, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 800556e:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005570:	2002      	movs	r0, #2
 8005572:	e7fc      	b.n	800556e <USBD_SetClassConfig+0x14>

08005574 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005574:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005576:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	4798      	blx	r3

  return USBD_OK;
}
 800557e:	2000      	movs	r0, #0
 8005580:	bd08      	pop	{r3, pc}

08005582 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005582:	b538      	push	{r3, r4, r5, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005584:	f500 752a 	add.w	r5, r0, #680	@ 0x2a8
{
 8005588:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800558a:	4628      	mov	r0, r5
 800558c:	f000 fb06 	bl	8005b9c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005590:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8005592:	f894 12a8 	ldrb.w	r1, [r4, #680]	@ 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 8005596:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800559a:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	@ 0x2ae
 800559e:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 80055a2:	f001 031f 	and.w	r3, r1, #31
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d008      	beq.n	80055bc <USBD_LL_SetupStage+0x3a>
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d00b      	beq.n	80055c6 <USBD_LL_SetupStage+0x44>
 80055ae:	b97b      	cbnz	r3, 80055d0 <USBD_LL_SetupStage+0x4e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80055b0:	4629      	mov	r1, r5
 80055b2:	4620      	mov	r0, r4
 80055b4:	f000 f8fa 	bl	80057ac <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 80055b8:	2000      	movs	r0, #0
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 80055bc:	4629      	mov	r1, r5
 80055be:	4620      	mov	r0, r4
 80055c0:	f000 fa3c 	bl	8005a3c <USBD_StdItfReq>
      break;
 80055c4:	e7f8      	b.n	80055b8 <USBD_LL_SetupStage+0x36>
      USBD_StdEPReq(pdev, &pdev->request);
 80055c6:	4629      	mov	r1, r5
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 fa5b 	bl	8005a84 <USBD_StdEPReq>
      break;
 80055ce:	e7f3      	b.n	80055b8 <USBD_LL_SetupStage+0x36>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80055d0:	4620      	mov	r0, r4
 80055d2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80055d6:	f000 fd01 	bl	8005fdc <USBD_LL_StallEP>
      break;
 80055da:	e7ed      	b.n	80055b8 <USBD_LL_SetupStage+0x36>

080055dc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	4604      	mov	r4, r0
 80055e0:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80055e2:	bb39      	cbnz	r1, 8005634 <USBD_LL_DataOutStage+0x58>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80055e4:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80055e8:	2a03      	cmp	r2, #3
 80055ea:	d11c      	bne.n	8005626 <USBD_LL_DataOutStage+0x4a>
    {
      if (pep->rem_length > pep->maxpacket)
 80055ec:	e9d0 5258 	ldrd	r5, r2, [r0, #352]	@ 0x160
 80055f0:	4295      	cmp	r5, r2
 80055f2:	d90b      	bls.n	800560c <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -= pep->maxpacket;
 80055f4:	1aad      	subs	r5, r5, r2

        USBD_CtlContinueRx(pdev, pdata,
 80055f6:	42aa      	cmp	r2, r5
 80055f8:	4631      	mov	r1, r6
        pep->rem_length -= pep->maxpacket;
 80055fa:	f8c0 5160 	str.w	r5, [r0, #352]	@ 0x160
        USBD_CtlContinueRx(pdev, pdata,
 80055fe:	bf8c      	ite	hi
 8005600:	b2aa      	uxthhi	r2, r5
 8005602:	b292      	uxthls	r2, r2
 8005604:	f000 fb1e 	bl	8005c44 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005608:	2000      	movs	r0, #0
}
 800560a:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800560c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	b123      	cbz	r3, 800561e <USBD_LL_DataOutStage+0x42>
 8005614:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005618:	2a03      	cmp	r2, #3
 800561a:	d100      	bne.n	800561e <USBD_LL_DataOutStage+0x42>
          pdev->pClass->EP0_RxReady(pdev);
 800561c:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800561e:	4620      	mov	r0, r4
 8005620:	f000 fb18 	bl	8005c54 <USBD_CtlSendStatus>
 8005624:	e7f0      	b.n	8005608 <USBD_LL_DataOutStage+0x2c>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005626:	2a05      	cmp	r2, #5
 8005628:	d1ee      	bne.n	8005608 <USBD_LL_DataOutStage+0x2c>
        pdev->ep0_state = USBD_EP0_IDLE;
 800562a:	f8c4 1294 	str.w	r1, [r4, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800562e:	f000 fcd5 	bl	8005fdc <USBD_LL_StallEP>
 8005632:	e7e9      	b.n	8005608 <USBD_LL_DataOutStage+0x2c>
  else if ((pdev->pClass->DataOut != NULL) &&
 8005634:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	b12b      	cbz	r3, 8005648 <USBD_LL_DataOutStage+0x6c>
 800563c:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005640:	2a03      	cmp	r2, #3
 8005642:	d101      	bne.n	8005648 <USBD_LL_DataOutStage+0x6c>
    pdev->pClass->DataOut(pdev, epnum);
 8005644:	4798      	blx	r3
 8005646:	e7df      	b.n	8005608 <USBD_LL_DataOutStage+0x2c>
    return USBD_FAIL;
 8005648:	2002      	movs	r0, #2
 800564a:	e7de      	b.n	800560a <USBD_LL_DataOutStage+0x2e>

0800564c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800564c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564e:	4604      	mov	r4, r0
 8005650:	4613      	mov	r3, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005652:	460f      	mov	r7, r1
 8005654:	2900      	cmp	r1, #0
 8005656:	d149      	bne.n	80056ec <USBD_LL_DataInStage+0xa0>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005658:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800565c:	2a02      	cmp	r2, #2
 800565e:	d13a      	bne.n	80056d6 <USBD_LL_DataInStage+0x8a>
    {
      if (pep->rem_length > pep->maxpacket)
 8005660:	e9d0 5608 	ldrd	r5, r6, [r0, #32]
 8005664:	42b5      	cmp	r5, r6
 8005666:	d911      	bls.n	800568c <USBD_LL_DataInStage+0x40>
      {
        pep->rem_length -= pep->maxpacket;
 8005668:	1bad      	subs	r5, r5, r6

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800566a:	4619      	mov	r1, r3
        pep->rem_length -= pep->maxpacket;
 800566c:	6205      	str	r5, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800566e:	b2aa      	uxth	r2, r5
 8005670:	f000 fad3 	bl	8005c1a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005674:	463b      	mov	r3, r7
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005676:	461a      	mov	r2, r3
 8005678:	4619      	mov	r1, r3
 800567a:	4620      	mov	r0, r4
 800567c:	f000 fce3 	bl	8006046 <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005680:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 8005684:	2b01      	cmp	r3, #1
 8005686:	d02d      	beq.n	80056e4 <USBD_LL_DataInStage+0x98>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005688:	2000      	movs	r0, #0
}
 800568a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800568c:	69c3      	ldr	r3, [r0, #28]
 800568e:	fbb3 f5f6 	udiv	r5, r3, r6
 8005692:	fb06 3515 	mls	r5, r6, r5, r3
 8005696:	b965      	cbnz	r5, 80056b2 <USBD_LL_DataInStage+0x66>
 8005698:	429e      	cmp	r6, r3
 800569a:	d80a      	bhi.n	80056b2 <USBD_LL_DataInStage+0x66>
            (pep->total_length >= pep->maxpacket) &&
 800569c:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d206      	bcs.n	80056b2 <USBD_LL_DataInStage+0x66>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80056a4:	462a      	mov	r2, r5
 80056a6:	f000 fab8 	bl	8005c1a <USBD_CtlContinueSendData>
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80056aa:	462b      	mov	r3, r5
          pdev->ep0_data_len = 0U;
 80056ac:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80056b0:	e7e1      	b.n	8005676 <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80056b2:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	b12b      	cbz	r3, 80056c6 <USBD_LL_DataInStage+0x7a>
 80056ba:	f894 229c 	ldrb.w	r2, [r4, #668]	@ 0x29c
 80056be:	2a03      	cmp	r2, #3
 80056c0:	d101      	bne.n	80056c6 <USBD_LL_DataInStage+0x7a>
            pdev->pClass->EP0_TxSent(pdev);
 80056c2:	4620      	mov	r0, r4
 80056c4:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 80056c6:	2180      	movs	r1, #128	@ 0x80
 80056c8:	4620      	mov	r0, r4
 80056ca:	f000 fc87 	bl	8005fdc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80056ce:	4620      	mov	r0, r4
 80056d0:	f000 facb 	bl	8005c6a <USBD_CtlReceiveStatus>
 80056d4:	e7d4      	b.n	8005680 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80056d6:	f032 0304 	bics.w	r3, r2, #4
 80056da:	d1d1      	bne.n	8005680 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 80056dc:	2180      	movs	r1, #128	@ 0x80
 80056de:	f000 fc7d 	bl	8005fdc <USBD_LL_StallEP>
 80056e2:	e7cd      	b.n	8005680 <USBD_LL_DataInStage+0x34>
      pdev->dev_test_mode = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
 80056ea:	e7cd      	b.n	8005688 <USBD_LL_DataInStage+0x3c>
  else if ((pdev->pClass->DataIn != NULL) &&
 80056ec:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	b12b      	cbz	r3, 8005700 <USBD_LL_DataInStage+0xb4>
 80056f4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80056f8:	2a03      	cmp	r2, #3
 80056fa:	d101      	bne.n	8005700 <USBD_LL_DataInStage+0xb4>
    pdev->pClass->DataIn(pdev, epnum);
 80056fc:	4798      	blx	r3
 80056fe:	e7c3      	b.n	8005688 <USBD_LL_DataInStage+0x3c>
    return USBD_FAIL;
 8005700:	2002      	movs	r0, #2
 8005702:	e7c2      	b.n	800568a <USBD_LL_DataInStage+0x3e>

08005704 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005704:	2200      	movs	r2, #0
{
 8005706:	b570      	push	{r4, r5, r6, lr}
 8005708:	4604      	mov	r4, r0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800570a:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800570c:	2640      	movs	r6, #64	@ 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800570e:	4611      	mov	r1, r2
 8005710:	2340      	movs	r3, #64	@ 0x40
 8005712:	f000 fc4e 	bl	8005fb2 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005716:	4633      	mov	r3, r6
 8005718:	2180      	movs	r1, #128	@ 0x80
 800571a:	2200      	movs	r2, #0
 800571c:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800571e:	f8c4 5158 	str.w	r5, [r4, #344]	@ 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005722:	f8c4 6164 	str.w	r6, [r4, #356]	@ 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005726:	f000 fc44 	bl	8005fb2 <USBD_LL_OpenEP>

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800572a:	2100      	movs	r1, #0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 800572c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005730:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005732:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005734:	f884 529c 	strb.w	r5, [r4, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005738:	f8c4 1294 	str.w	r1, [r4, #660]	@ 0x294
  pdev->dev_config = 0U;
 800573c:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 800573e:	f8c4 12a4 	str.w	r1, [r4, #676]	@ 0x2a4
  if (pdev->pClassData)
 8005742:	b123      	cbz	r3, 800574e <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005744:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 8005748:	4620      	mov	r0, r4
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	4798      	blx	r3
  }

  return USBD_OK;
}
 800574e:	2000      	movs	r0, #0
 8005750:	bd70      	pop	{r4, r5, r6, pc}

08005752 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8005752:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8005754:	2000      	movs	r0, #0
 8005756:	4770      	bx	lr

08005758 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8005758:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800575c:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005760:	2304      	movs	r3, #4
 8005762:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8005766:	2000      	movs	r0, #0
 8005768:	4770      	bx	lr

0800576a <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800576a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800576e:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8005770:	bf04      	itt	eq
 8005772:	f890 329d 	ldrbeq.w	r3, [r0, #669]	@ 0x29d
 8005776:	f880 329c 	strbeq.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 800577a:	2000      	movs	r0, #0
 800577c:	4770      	bx	lr

0800577e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800577e:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005780:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005784:	2a03      	cmp	r2, #3
 8005786:	d104      	bne.n	8005792 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 8005788:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	b103      	cbz	r3, 8005792 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8005790:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8005792:	2000      	movs	r0, #0
 8005794:	bd08      	pop	{r3, pc}

08005796 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8005796:	b510      	push	{r4, lr}
 8005798:	4604      	mov	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800579a:	2180      	movs	r1, #128	@ 0x80
 800579c:	f000 fc1e 	bl	8005fdc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80057a0:	4620      	mov	r0, r4
}
 80057a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 80057a6:	2100      	movs	r1, #0
 80057a8:	f000 bc18 	b.w	8005fdc <USBD_LL_StallEP>

080057ac <USBD_StdDevReq>:
{
 80057ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057ae:	780b      	ldrb	r3, [r1, #0]
 80057b0:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80057b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80057b6:	2b20      	cmp	r3, #32
{
 80057b8:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80057ba:	d006      	beq.n	80057ca <USBD_StdDevReq+0x1e>
 80057bc:	2b40      	cmp	r3, #64	@ 0x40
 80057be:	d004      	beq.n	80057ca <USBD_StdDevReq+0x1e>
 80057c0:	b163      	cbz	r3, 80057dc <USBD_StdDevReq+0x30>
        USBD_CtlError(pdev, req);
 80057c2:	4620      	mov	r0, r4
 80057c4:	f7ff ffe7 	bl	8005796 <USBD_CtlError.constprop.0>
        break;
 80057c8:	e005      	b.n	80057d6 <USBD_StdDevReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 80057ca:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 80057ce:	4629      	mov	r1, r5
 80057d0:	4620      	mov	r0, r4
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	4798      	blx	r3
}
 80057d6:	2000      	movs	r0, #0
 80057d8:	b003      	add	sp, #12
 80057da:	bd30      	pop	{r4, r5, pc}
      switch (req->bRequest)
 80057dc:	784b      	ldrb	r3, [r1, #1]
 80057de:	2b09      	cmp	r3, #9
 80057e0:	d8ef      	bhi.n	80057c2 <USBD_StdDevReq+0x16>
 80057e2:	a201      	add	r2, pc, #4	@ (adr r2, 80057e8 <USBD_StdDevReq+0x3c>)
 80057e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e8:	080059eb 	.word	0x080059eb
 80057ec:	08005a21 	.word	0x08005a21
 80057f0:	080057c3 	.word	0x080057c3
 80057f4:	08005a13 	.word	0x08005a13
 80057f8:	080057c3 	.word	0x080057c3
 80057fc:	08005911 	.word	0x08005911
 8005800:	08005811 	.word	0x08005811
 8005804:	080057c3 	.word	0x080057c3
 8005808:	080059bb 	.word	0x080059bb
 800580c:	08005953 	.word	0x08005953
  uint16_t len = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8005816:	884b      	ldrh	r3, [r1, #2]
 8005818:	0a1a      	lsrs	r2, r3, #8
 800581a:	3a01      	subs	r2, #1
 800581c:	2a06      	cmp	r2, #6
 800581e:	d8d0      	bhi.n	80057c2 <USBD_StdDevReq+0x16>
 8005820:	a101      	add	r1, pc, #4	@ (adr r1, 8005828 <USBD_StdDevReq+0x7c>)
 8005822:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005826:	bf00      	nop
 8005828:	08005845 	.word	0x08005845
 800582c:	08005869 	.word	0x08005869
 8005830:	08005883 	.word	0x08005883
 8005834:	080057c3 	.word	0x080057c3
 8005838:	080057c3 	.word	0x080057c3
 800583c:	080058c7 	.word	0x080058c7
 8005840:	080058dd 	.word	0x080058dd
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005844:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8005848:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800584a:	7c20      	ldrb	r0, [r4, #16]
 800584c:	f10d 0106 	add.w	r1, sp, #6
 8005850:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8005852:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8005856:	88eb      	ldrh	r3, [r5, #6]
 8005858:	2a00      	cmp	r2, #0
 800585a:	d054      	beq.n	8005906 <USBD_StdDevReq+0x15a>
 800585c:	2b00      	cmp	r3, #0
 800585e:	d149      	bne.n	80058f4 <USBD_StdDevReq+0x148>
        USBD_CtlSendStatus(pdev);
 8005860:	4620      	mov	r0, r4
 8005862:	f000 f9f7 	bl	8005c54 <USBD_CtlSendStatus>
 8005866:	e7b6      	b.n	80057d6 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005868:	7c02      	ldrb	r2, [r0, #16]
      pdev->pClass->Setup(pdev, req);
 800586a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800586e:	b932      	cbnz	r2, 800587e <USBD_StdDevReq+0xd2>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005872:	f10d 0006 	add.w	r0, sp, #6
 8005876:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005878:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800587a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800587c:	e7e9      	b.n	8005852 <USBD_StdDevReq+0xa6>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800587e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005880:	e7f7      	b.n	8005872 <USBD_StdDevReq+0xc6>
      switch ((uint8_t)(req->wValue))
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b05      	cmp	r3, #5
 8005886:	d89c      	bhi.n	80057c2 <USBD_StdDevReq+0x16>
 8005888:	e8df f003 	tbb	[pc, r3]
 800588c:	110d0903 	.word	0x110d0903
 8005890:	1915      	.short	0x1915
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005892:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8005896:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1d6      	bne.n	800584a <USBD_StdDevReq+0x9e>
 800589c:	e791      	b.n	80057c2 <USBD_StdDevReq+0x16>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800589e:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	e7f8      	b.n	8005898 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80058a6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	e7f4      	b.n	8005898 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80058ae:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80058b2:	691b      	ldr	r3, [r3, #16]
 80058b4:	e7f0      	b.n	8005898 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80058b6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	e7ec      	b.n	8005898 <USBD_StdDevReq+0xec>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80058be:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	e7e8      	b.n	8005898 <USBD_StdDevReq+0xec>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058c6:	7c03      	ldrb	r3, [r0, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f47f af7a 	bne.w	80057c2 <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80058ce:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80058d2:	f10d 0006 	add.w	r0, sp, #6
 80058d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d8:	4798      	blx	r3
  if (err != 0U)
 80058da:	e7ba      	b.n	8005852 <USBD_StdDevReq+0xa6>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058dc:	7c03      	ldrb	r3, [r0, #16]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f47f af6f 	bne.w	80057c2 <USBD_StdDevReq+0x16>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80058e4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80058e8:	f10d 0006 	add.w	r0, sp, #6
 80058ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ee:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80058f0:	2307      	movs	r3, #7
 80058f2:	e7c2      	b.n	800587a <USBD_StdDevReq+0xce>
      len = MIN(len, req->wLength);
 80058f4:	429a      	cmp	r2, r3
 80058f6:	bf28      	it	cs
 80058f8:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80058fa:	4601      	mov	r1, r0
 80058fc:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 80058fe:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005902:	f000 f97d 	bl	8005c00 <USBD_CtlSendData>
    if (req->wLength == 0U)
 8005906:	88eb      	ldrh	r3, [r5, #6]
 8005908:	2b00      	cmp	r3, #0
 800590a:	f47f af64 	bne.w	80057d6 <USBD_StdDevReq+0x2a>
 800590e:	e7a7      	b.n	8005860 <USBD_StdDevReq+0xb4>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005910:	888b      	ldrh	r3, [r1, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	f47f af55 	bne.w	80057c2 <USBD_StdDevReq+0x16>
 8005918:	88cb      	ldrh	r3, [r1, #6]
 800591a:	2b00      	cmp	r3, #0
 800591c:	f47f af51 	bne.w	80057c2 <USBD_StdDevReq+0x16>
 8005920:	884d      	ldrh	r5, [r1, #2]
 8005922:	2d7f      	cmp	r5, #127	@ 0x7f
 8005924:	f63f af4d 	bhi.w	80057c2 <USBD_StdDevReq+0x16>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005928:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800592c:	2b03      	cmp	r3, #3
 800592e:	f43f af48 	beq.w	80057c2 <USBD_StdDevReq+0x16>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005932:	b2ed      	uxtb	r5, r5
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005934:	4629      	mov	r1, r5
      pdev->dev_address = dev_addr;
 8005936:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800593a:	f000 fb72 	bl	8006022 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800593e:	4620      	mov	r0, r4
 8005940:	f000 f988 	bl	8005c54 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8005944:	b11d      	cbz	r5, 800594e <USBD_StdDevReq+0x1a2>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005946:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005948:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800594c:	e743      	b.n	80057d6 <USBD_StdDevReq+0x2a>
 800594e:	2301      	movs	r3, #1
 8005950:	e7fa      	b.n	8005948 <USBD_StdDevReq+0x19c>
  cfgidx = (uint8_t)(req->wValue);
 8005952:	7889      	ldrb	r1, [r1, #2]
 8005954:	4d38      	ldr	r5, [pc, #224]	@ (8005a38 <USBD_StdDevReq+0x28c>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005956:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8005958:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800595a:	f63f af32 	bhi.w	80057c2 <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 800595e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005962:	2b02      	cmp	r3, #2
 8005964:	d008      	beq.n	8005978 <USBD_StdDevReq+0x1cc>
 8005966:	2b03      	cmp	r3, #3
 8005968:	d015      	beq.n	8005996 <USBD_StdDevReq+0x1ea>
        USBD_CtlError(pdev, req);
 800596a:	f7ff ff14 	bl	8005796 <USBD_CtlError.constprop.0>
        USBD_ClrClassConfig(pdev, cfgidx);
 800596e:	4620      	mov	r0, r4
 8005970:	7829      	ldrb	r1, [r5, #0]
 8005972:	f7ff fdff 	bl	8005574 <USBD_ClrClassConfig>
        break;
 8005976:	e72e      	b.n	80057d6 <USBD_StdDevReq+0x2a>
        if (cfgidx)
 8005978:	2900      	cmp	r1, #0
 800597a:	f43f af71 	beq.w	8005860 <USBD_StdDevReq+0xb4>
          pdev->dev_config = cfgidx;
 800597e:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005980:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 8005982:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005984:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005988:	4620      	mov	r0, r4
 800598a:	f7ff fde6 	bl	800555a <USBD_SetClassConfig>
 800598e:	2802      	cmp	r0, #2
 8005990:	f47f af66 	bne.w	8005860 <USBD_StdDevReq+0xb4>
 8005994:	e715      	b.n	80057c2 <USBD_StdDevReq+0x16>
        if (cfgidx == 0U)
 8005996:	b931      	cbnz	r1, 80059a6 <USBD_StdDevReq+0x1fa>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005998:	2302      	movs	r3, #2
          pdev->dev_config = cfgidx;
 800599a:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800599c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          USBD_ClrClassConfig(pdev, cfgidx);
 80059a0:	f7ff fde8 	bl	8005574 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80059a4:	e75c      	b.n	8005860 <USBD_StdDevReq+0xb4>
        else if (cfgidx != pdev->dev_config)
 80059a6:	6841      	ldr	r1, [r0, #4]
 80059a8:	2901      	cmp	r1, #1
 80059aa:	f43f af59 	beq.w	8005860 <USBD_StdDevReq+0xb4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80059ae:	b2c9      	uxtb	r1, r1
 80059b0:	f7ff fde0 	bl	8005574 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80059b4:	7829      	ldrb	r1, [r5, #0]
 80059b6:	6061      	str	r1, [r4, #4]
 80059b8:	e7e6      	b.n	8005988 <USBD_StdDevReq+0x1dc>
  if (req->wLength != 1U)
 80059ba:	88ca      	ldrh	r2, [r1, #6]
 80059bc:	2a01      	cmp	r2, #1
 80059be:	f47f af00 	bne.w	80057c2 <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 80059c2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d80a      	bhi.n	80059e0 <USBD_StdDevReq+0x234>
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f43f aef9 	beq.w	80057c2 <USBD_StdDevReq+0x16>
        pdev->dev_default_config = 0U;
 80059d0:	4601      	mov	r1, r0
 80059d2:	2300      	movs	r3, #0
 80059d4:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80059d8:	4620      	mov	r0, r4
 80059da:	f000 f911 	bl	8005c00 <USBD_CtlSendData>
      break;
 80059de:	e6fa      	b.n	80057d6 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 80059e0:	2b03      	cmp	r3, #3
 80059e2:	f47f aeee 	bne.w	80057c2 <USBD_StdDevReq+0x16>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80059e6:	1d01      	adds	r1, r0, #4
 80059e8:	e7f6      	b.n	80059d8 <USBD_StdDevReq+0x22c>
  switch (pdev->dev_state)
 80059ea:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80059ee:	3b01      	subs	r3, #1
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	f63f aee6 	bhi.w	80057c2 <USBD_StdDevReq+0x16>
      if (req->wLength != 0x2U)
 80059f6:	88ca      	ldrh	r2, [r1, #6]
 80059f8:	2a02      	cmp	r2, #2
 80059fa:	f47f aee2 	bne.w	80057c2 <USBD_StdDevReq+0x16>
      if (pdev->dev_remote_wakeup)
 80059fe:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8005a02:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	bf0c      	ite	eq
 8005a08:	2301      	moveq	r3, #1
 8005a0a:	2303      	movne	r3, #3
 8005a0c:	f841 3f0c 	str.w	r3, [r1, #12]!
 8005a10:	e7e2      	b.n	80059d8 <USBD_StdDevReq+0x22c>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005a12:	884b      	ldrh	r3, [r1, #2]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	f47f aede 	bne.w	80057d6 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8005a1a:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
 8005a1e:	e71f      	b.n	8005860 <USBD_StdDevReq+0xb4>
  switch (pdev->dev_state)
 8005a20:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a24:	3b01      	subs	r3, #1
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	f63f aecb 	bhi.w	80057c2 <USBD_StdDevReq+0x16>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005a2c:	884b      	ldrh	r3, [r1, #2]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	f47f aed1 	bne.w	80057d6 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8005a34:	2300      	movs	r3, #0
 8005a36:	e7f0      	b.n	8005a1a <USBD_StdDevReq+0x26e>
 8005a38:	200026ec 	.word	0x200026ec

08005a3c <USBD_StdItfReq>:
{
 8005a3c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a3e:	780b      	ldrb	r3, [r1, #0]
{
 8005a40:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a42:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8005a46:	065b      	lsls	r3, r3, #25
{
 8005a48:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a4a:	d501      	bpl.n	8005a50 <USBD_StdItfReq+0x14>
 8005a4c:	2a40      	cmp	r2, #64	@ 0x40
 8005a4e:	d115      	bne.n	8005a7c <USBD_StdItfReq+0x40>
      switch (pdev->dev_state)
 8005a50:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005a54:	3b01      	subs	r3, #1
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d810      	bhi.n	8005a7c <USBD_StdItfReq+0x40>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005a5a:	792b      	ldrb	r3, [r5, #4]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d80d      	bhi.n	8005a7c <USBD_StdItfReq+0x40>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005a60:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 8005a64:	4629      	mov	r1, r5
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	4620      	mov	r0, r4
 8005a6a:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005a6c:	88eb      	ldrh	r3, [r5, #6]
 8005a6e:	b91b      	cbnz	r3, 8005a78 <USBD_StdItfReq+0x3c>
 8005a70:	b910      	cbnz	r0, 8005a78 <USBD_StdItfReq+0x3c>
              USBD_CtlSendStatus(pdev);
 8005a72:	4620      	mov	r0, r4
 8005a74:	f000 f8ee 	bl	8005c54 <USBD_CtlSendStatus>
}
 8005a78:	2000      	movs	r0, #0
 8005a7a:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	f7ff fe8a 	bl	8005796 <USBD_CtlError.constprop.0>
          break;
 8005a82:	e7f9      	b.n	8005a78 <USBD_StdItfReq+0x3c>

08005a84 <USBD_StdEPReq>:
{
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	780a      	ldrb	r2, [r1, #0]
 8005a88:	4604      	mov	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8005a8a:	f002 0260 	and.w	r2, r2, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a8e:	2a20      	cmp	r2, #32
{
 8005a90:	460b      	mov	r3, r1
  ep_addr  = LOBYTE(req->wIndex);
 8005a92:	888d      	ldrh	r5, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a94:	d006      	beq.n	8005aa4 <USBD_StdEPReq+0x20>
 8005a96:	2a40      	cmp	r2, #64	@ 0x40
 8005a98:	d004      	beq.n	8005aa4 <USBD_StdEPReq+0x20>
 8005a9a:	b15a      	cbz	r2, 8005ab4 <USBD_StdEPReq+0x30>
              USBD_CtlError(pdev, req);
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f7ff fe7a 	bl	8005796 <USBD_CtlError.constprop.0>
              break;
 8005aa2:	e005      	b.n	8005ab0 <USBD_StdEPReq+0x2c>
      pdev->pClass->Setup(pdev, req);
 8005aa4:	f8d4 22b4 	ldr.w	r2, [r4, #692]	@ 0x2b4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4620      	mov	r0, r4
 8005aac:	6892      	ldr	r2, [r2, #8]
 8005aae:	4790      	blx	r2
}
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8005ab4:	785a      	ldrb	r2, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8005ab6:	b2e9      	uxtb	r1, r5
      switch (req->bRequest)
 8005ab8:	2a01      	cmp	r2, #1
 8005aba:	d035      	beq.n	8005b28 <USBD_StdEPReq+0xa4>
 8005abc:	2a03      	cmp	r2, #3
 8005abe:	d021      	beq.n	8005b04 <USBD_StdEPReq+0x80>
 8005ac0:	2a00      	cmp	r2, #0
 8005ac2:	d1eb      	bne.n	8005a9c <USBD_StdEPReq+0x18>
          switch (pdev->dev_state)
 8005ac4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d044      	beq.n	8005b56 <USBD_StdEPReq+0xd2>
 8005acc:	2b03      	cmp	r3, #3
 8005ace:	d1e5      	bne.n	8005a9c <USBD_StdEPReq+0x18>
              if ((ep_addr & 0x80U) == 0x80U)
 8005ad0:	2214      	movs	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005ad2:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 8005ad6:	f015 0f80 	tst.w	r5, #128	@ 0x80
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005ada:	fb02 0303 	mla	r3, r2, r3, r0
              if ((ep_addr & 0x80U) == 0x80U)
 8005ade:	d04b      	beq.n	8005b78 <USBD_StdEPReq+0xf4>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0da      	beq.n	8005a9c <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ae6:	2514      	movs	r5, #20
 8005ae8:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8005aec:	fb03 5505 	mla	r5, r3, r5, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005af0:	2980      	cmp	r1, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005af2:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005af4:	d04b      	beq.n	8005b8e <USBD_StdEPReq+0x10a>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005af6:	4620      	mov	r0, r4
 8005af8:	f000 fa82 	bl	8006000 <USBD_LL_IsStallEP>
 8005afc:	2800      	cmp	r0, #0
 8005afe:	d04b      	beq.n	8005b98 <USBD_StdEPReq+0x114>
                pep->status = 0x0001U;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e045      	b.n	8005b90 <USBD_StdEPReq+0x10c>
          switch (pdev->dev_state)
 8005b04:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005b08:	2a02      	cmp	r2, #2
 8005b0a:	d01b      	beq.n	8005b44 <USBD_StdEPReq+0xc0>
 8005b0c:	2a03      	cmp	r2, #3
 8005b0e:	d1c5      	bne.n	8005a9c <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005b10:	885a      	ldrh	r2, [r3, #2]
 8005b12:	b92a      	cbnz	r2, 8005b20 <USBD_StdEPReq+0x9c>
                if ((ep_addr != 0x00U) &&
 8005b14:	064a      	lsls	r2, r1, #25
 8005b16:	d003      	beq.n	8005b20 <USBD_StdEPReq+0x9c>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005b18:	88db      	ldrh	r3, [r3, #6]
 8005b1a:	b90b      	cbnz	r3, 8005b20 <USBD_StdEPReq+0x9c>
                  USBD_LL_StallEP(pdev, ep_addr);
 8005b1c:	f000 fa5e 	bl	8005fdc <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 8005b20:	4620      	mov	r0, r4
 8005b22:	f000 f897 	bl	8005c54 <USBD_CtlSendStatus>
              break;
 8005b26:	e7c3      	b.n	8005ab0 <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 8005b28:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005b2c:	2a02      	cmp	r2, #2
 8005b2e:	d009      	beq.n	8005b44 <USBD_StdEPReq+0xc0>
 8005b30:	2a03      	cmp	r2, #3
 8005b32:	d1b3      	bne.n	8005a9c <USBD_StdEPReq+0x18>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005b34:	885b      	ldrh	r3, [r3, #2]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1ba      	bne.n	8005ab0 <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 8005b3a:	064d      	lsls	r5, r1, #25
 8005b3c:	d0f0      	beq.n	8005b20 <USBD_StdEPReq+0x9c>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005b3e:	f000 fa56 	bl	8005fee <USBD_LL_ClearStallEP>
 8005b42:	e7ed      	b.n	8005b20 <USBD_StdEPReq+0x9c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005b44:	064b      	lsls	r3, r1, #25
 8005b46:	d0a9      	beq.n	8005a9c <USBD_StdEPReq+0x18>
                USBD_LL_StallEP(pdev, ep_addr);
 8005b48:	f000 fa48 	bl	8005fdc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005b4c:	2180      	movs	r1, #128	@ 0x80
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f000 fa44 	bl	8005fdc <USBD_LL_StallEP>
 8005b54:	e7ac      	b.n	8005ab0 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005b56:	064a      	lsls	r2, r1, #25
 8005b58:	d1a0      	bne.n	8005a9c <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005b5a:	062b      	lsls	r3, r5, #24
              pep->status = 0x0000U;
 8005b5c:	f04f 0300 	mov.w	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005b60:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005b64:	bf4c      	ite	mi
 8005b66:	f100 0114 	addmi.w	r1, r0, #20
 8005b6a:	f500 71aa 	addpl.w	r1, r0, #340	@ 0x154
              pep->status = 0x0000U;
 8005b6e:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005b70:	4620      	mov	r0, r4
 8005b72:	f000 f845 	bl	8005c00 <USBD_CtlSendData>
              break;
 8005b76:	e79b      	b.n	8005ab0 <USBD_StdEPReq+0x2c>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005b78:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d08d      	beq.n	8005a9c <USBD_StdEPReq+0x18>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005b80:	2514      	movs	r5, #20
 8005b82:	fb05 0501 	mla	r5, r5, r1, r0
 8005b86:	f505 75aa 	add.w	r5, r5, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005b8a:	2900      	cmp	r1, #0
 8005b8c:	d1b3      	bne.n	8005af6 <USBD_StdEPReq+0x72>
                pep->status = 0x0000U;
 8005b8e:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 8005b90:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005b92:	2202      	movs	r2, #2
 8005b94:	4629      	mov	r1, r5
 8005b96:	e7eb      	b.n	8005b70 <USBD_StdEPReq+0xec>
                pep->status = 0x0000U;
 8005b98:	6028      	str	r0, [r5, #0]
 8005b9a:	e7fa      	b.n	8005b92 <USBD_StdEPReq+0x10e>

08005b9c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8005b9c:	780b      	ldrb	r3, [r1, #0]
 8005b9e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8005ba0:	784b      	ldrb	r3, [r1, #1]
 8005ba2:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8005ba4:	884b      	ldrh	r3, [r1, #2]
 8005ba6:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8005ba8:	888b      	ldrh	r3, [r1, #4]
 8005baa:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8005bac:	88cb      	ldrh	r3, [r1, #6]
 8005bae:	80c3      	strh	r3, [r0, #6]
}
 8005bb0:	4770      	bx	lr

08005bb2 <USBD_CtlError>:
{
 8005bb2:	b510      	push	{r4, lr}
 8005bb4:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8005bb6:	2180      	movs	r1, #128	@ 0x80
 8005bb8:	f000 fa10 	bl	8005fdc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8005bbc:	4620      	mov	r0, r4
}
 8005bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	f000 ba0a 	b.w	8005fdc <USBD_LL_StallEP>

08005bc8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005bc8:	b570      	push	{r4, r5, r6, lr}
 8005bca:	460d      	mov	r5, r1
 8005bcc:	4616      	mov	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 8005bce:	4604      	mov	r4, r0
 8005bd0:	b170      	cbz	r0, 8005bf0 <USBD_GetString+0x28>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8005bd2:	f7fa fabb 	bl	800014c <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8005bd6:	b2c3      	uxtb	r3, r0
 8005bd8:	3301      	adds	r3, #1
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8005bde:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8005be0:	2303      	movs	r3, #3
      unicode[idx++] =  0U;
 8005be2:	2000      	movs	r0, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8005be4:	706b      	strb	r3, [r5, #1]
 8005be6:	2302      	movs	r3, #2
 8005be8:	3c01      	subs	r4, #1
    while (*desc != '\0')
 8005bea:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8005bee:	b901      	cbnz	r1, 8005bf2 <USBD_GetString+0x2a>
}
 8005bf0:	bd70      	pop	{r4, r5, r6, pc}
      unicode[idx++] = *desc++;
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	54e9      	strb	r1, [r5, r3]
 8005bf6:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 8005bf8:	3302      	adds	r3, #2
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	54a8      	strb	r0, [r5, r2]
 8005bfe:	e7f4      	b.n	8005bea <USBD_GetString+0x22>

08005c00 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8005c00:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005c02:	2202      	movs	r2, #2
{
 8005c04:	b510      	push	{r4, lr}
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8005c06:	e9c0 3307 	strd	r3, r3, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005c0a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005c0e:	460a      	mov	r2, r1
 8005c10:	2100      	movs	r1, #0
 8005c12:	f000 fa0f 	bl	8006034 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005c16:	2000      	movs	r0, #0
 8005c18:	bd10      	pop	{r4, pc}

08005c1a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8005c1a:	b508      	push	{r3, lr}
 8005c1c:	4613      	mov	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005c1e:	460a      	mov	r2, r1
 8005c20:	2100      	movs	r1, #0
 8005c22:	f000 fa07 	bl	8006034 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005c26:	2000      	movs	r0, #0
 8005c28:	bd08      	pop	{r3, pc}

08005c2a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8005c2a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005c2c:	2203      	movs	r2, #3
{
 8005c2e:	b510      	push	{r4, lr}
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8005c30:	e9c0 3357 	strd	r3, r3, [r0, #348]	@ 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005c34:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005c38:	460a      	mov	r2, r1
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	f000 fa03 	bl	8006046 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005c40:	2000      	movs	r0, #0
 8005c42:	bd10      	pop	{r4, pc}

08005c44 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8005c44:	b508      	push	{r3, lr}
 8005c46:	4613      	mov	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005c48:	460a      	mov	r2, r1
 8005c4a:	2100      	movs	r1, #0
 8005c4c:	f000 f9fb 	bl	8006046 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005c50:	2000      	movs	r0, #0
 8005c52:	bd08      	pop	{r3, pc}

08005c54 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8005c54:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005c56:	2304      	movs	r3, #4
 8005c58:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	461a      	mov	r2, r3
 8005c60:	4619      	mov	r1, r3
 8005c62:	f000 f9e7 	bl	8006034 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005c66:	2000      	movs	r0, #0
 8005c68:	bd08      	pop	{r3, pc}

08005c6a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8005c6a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005c6c:	2305      	movs	r3, #5
 8005c6e:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c72:	2300      	movs	r3, #0
 8005c74:	461a      	mov	r2, r3
 8005c76:	4619      	mov	r1, r3
 8005c78:	f000 f9e5 	bl	8006046 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	bd08      	pop	{r3, pc}

08005c80 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8005c80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8005c82:	2200      	movs	r2, #0
 8005c84:	490e      	ldr	r1, [pc, #56]	@ (8005cc0 <MX_USB_DEVICE_Init+0x40>)
 8005c86:	480f      	ldr	r0, [pc, #60]	@ (8005cc4 <MX_USB_DEVICE_Init+0x44>)
 8005c88:	f7ff fc46 	bl	8005518 <USBD_Init>
 8005c8c:	b108      	cbz	r0, 8005c92 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8005c8e:	f7fa fe65 	bl	800095c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8005c92:	490d      	ldr	r1, [pc, #52]	@ (8005cc8 <MX_USB_DEVICE_Init+0x48>)
 8005c94:	480b      	ldr	r0, [pc, #44]	@ (8005cc4 <MX_USB_DEVICE_Init+0x44>)
 8005c96:	f7ff fc54 	bl	8005542 <USBD_RegisterClass>
 8005c9a:	b108      	cbz	r0, 8005ca0 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8005c9c:	f7fa fe5e 	bl	800095c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8005ca0:	490a      	ldr	r1, [pc, #40]	@ (8005ccc <MX_USB_DEVICE_Init+0x4c>)
 8005ca2:	4808      	ldr	r0, [pc, #32]	@ (8005cc4 <MX_USB_DEVICE_Init+0x44>)
 8005ca4:	f7ff fbf7 	bl	8005496 <USBD_CDC_RegisterInterface>
 8005ca8:	b108      	cbz	r0, 8005cae <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 8005caa:	f7fa fe57 	bl	800095c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8005cae:	4805      	ldr	r0, [pc, #20]	@ (8005cc4 <MX_USB_DEVICE_Init+0x44>)
 8005cb0:	f7ff fc4e 	bl	8005550 <USBD_Start>
 8005cb4:	b118      	cbz	r0, 8005cbe <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8005cb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005cba:	f7fa be4f 	b.w	800095c <Error_Handler>
}
 8005cbe:	bd08      	pop	{r3, pc}
 8005cc0:	200001b0 	.word	0x200001b0
 8005cc4:	200026f0 	.word	0x200026f0
 8005cc8:	20000128 	.word	0x20000128
 8005ccc:	2000016c 	.word	0x2000016c

08005cd0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	4770      	bx	lr

08005cd4 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	4770      	bx	lr

08005cd8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8005cd8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
	// Берём только первый байт
	    rx_data = Buf[0];
 8005cda:	4b08      	ldr	r3, [pc, #32]	@ (8005cfc <CDC_Receive_FS+0x24>)
 8005cdc:	7802      	ldrb	r2, [r0, #0]
	    rx_flag = 1;   // Ставим флаг

	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005cde:	4c08      	ldr	r4, [pc, #32]	@ (8005d00 <CDC_Receive_FS+0x28>)
	    rx_data = Buf[0];
 8005ce0:	701a      	strb	r2, [r3, #0]
	    rx_flag = 1;   // Ставим флаг
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	4b07      	ldr	r3, [pc, #28]	@ (8005d04 <CDC_Receive_FS+0x2c>)
	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005ce6:	4908      	ldr	r1, [pc, #32]	@ (8005d08 <CDC_Receive_FS+0x30>)
 8005ce8:	4620      	mov	r0, r4
	    rx_flag = 1;   // Ставим флаг
 8005cea:	701a      	strb	r2, [r3, #0]
	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005cec:	f7ff fbe2 	bl	80054b4 <USBD_CDC_SetRxBuffer>
	    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f7ff fbfe 	bl	80054f2 <USBD_CDC_ReceivePacket>

	    return USBD_OK;

  /* USER CODE END 6 */
}
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	bf00      	nop
 8005cfc:	200031b4 	.word	0x200031b4
 8005d00:	200026f0 	.word	0x200026f0
 8005d04:	200031b5 	.word	0x200031b5
 8005d08:	20002db4 	.word	0x20002db4

08005d0c <CDC_Init_FS>:
{
 8005d0c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005d0e:	4c06      	ldr	r4, [pc, #24]	@ (8005d28 <CDC_Init_FS+0x1c>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	4620      	mov	r0, r4
 8005d14:	4905      	ldr	r1, [pc, #20]	@ (8005d2c <CDC_Init_FS+0x20>)
 8005d16:	f7ff fbc5 	bl	80054a4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	4904      	ldr	r1, [pc, #16]	@ (8005d30 <CDC_Init_FS+0x24>)
 8005d1e:	f7ff fbc9 	bl	80054b4 <USBD_CDC_SetRxBuffer>
}
 8005d22:	2000      	movs	r0, #0
 8005d24:	bd10      	pop	{r4, pc}
 8005d26:	bf00      	nop
 8005d28:	200026f0 	.word	0x200026f0
 8005d2c:	200029b4 	.word	0x200029b4
 8005d30:	20002db4 	.word	0x20002db4

08005d34 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8005d34:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005d36:	4c09      	ldr	r4, [pc, #36]	@ (8005d5c <CDC_Transmit_FS+0x28>)
{
 8005d38:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005d3a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
  if (hcdc->TxState != 0){
 8005d3e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005d42:	b943      	cbnz	r3, 8005d56 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8005d44:	4601      	mov	r1, r0
 8005d46:	4620      	mov	r0, r4
 8005d48:	f7ff fbac 	bl	80054a4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005d4c:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 8005d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005d52:	f7ff bbb5 	b.w	80054c0 <USBD_CDC_TransmitPacket>
}
 8005d56:	2001      	movs	r0, #1
 8005d58:	bd10      	pop	{r4, pc}
 8005d5a:	bf00      	nop
 8005d5c:	200026f0 	.word	0x200026f0

08005d60 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8005d60:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8005d62:	4801      	ldr	r0, [pc, #4]	@ (8005d68 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8005d64:	800b      	strh	r3, [r1, #0]
}
 8005d66:	4770      	bx	lr
 8005d68:	2000019c 	.word	0x2000019c

08005d6c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8005d6c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8005d6e:	4801      	ldr	r0, [pc, #4]	@ (8005d74 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8005d70:	800b      	strh	r3, [r1, #0]
}
 8005d72:	4770      	bx	lr
 8005d74:	20000198 	.word	0x20000198

08005d78 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8005d78:	2300      	movs	r3, #0
 8005d7a:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8005d7c:	461e      	mov	r6, r3
 8005d7e:	1c4d      	adds	r5, r1, #1
      pbuf[2 * idx] = (value >> 28) + '0';
 8005d80:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 8005d82:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 8005d86:	bf34      	ite	cc
 8005d88:	3430      	addcc	r4, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8005d8a:	3437      	addcs	r4, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8005d8c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8005d90:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 8005d94:	3301      	adds	r3, #1
 8005d96:	b2dc      	uxtb	r4, r3
 8005d98:	42a2      	cmp	r2, r4
    value = value << 4;
 8005d9a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8005d9e:	d8ef      	bhi.n	8005d80 <IntToUnicode+0x8>
  }
}
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
	...

08005da4 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8005da4:	231a      	movs	r3, #26
{
 8005da6:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8005da8:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8005daa:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <USBD_FS_SerialStrDescriptor+0x30>)
 8005dac:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
  deviceserial0 += deviceserial2;
 8005db0:	f8d3 27f0 	ldr.w	r2, [r3, #2032]	@ 0x7f0
  if (deviceserial0 != 0)
 8005db4:	1880      	adds	r0, r0, r2
 8005db6:	d00a      	beq.n	8005dce <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8005db8:	f8d3 47ec 	ldr.w	r4, [r3, #2028]	@ 0x7ec
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8005dbc:	4906      	ldr	r1, [pc, #24]	@ (8005dd8 <USBD_FS_SerialStrDescriptor+0x34>)
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	f7ff ffda 	bl	8005d78 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8005dc4:	2204      	movs	r2, #4
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	3110      	adds	r1, #16
 8005dca:	f7ff ffd5 	bl	8005d78 <IntToUnicode>
}
 8005dce:	4803      	ldr	r0, [pc, #12]	@ (8005ddc <USBD_FS_SerialStrDescriptor+0x38>)
 8005dd0:	bd10      	pop	{r4, pc}
 8005dd2:	bf00      	nop
 8005dd4:	1ffff000 	.word	0x1ffff000
 8005dd8:	2000017e 	.word	0x2000017e
 8005ddc:	2000017c 	.word	0x2000017c

08005de0 <USBD_FS_ManufacturerStrDescriptor>:
{
 8005de0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005de2:	4c04      	ldr	r4, [pc, #16]	@ (8005df4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8005de4:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005de6:	4804      	ldr	r0, [pc, #16]	@ (8005df8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005de8:	4621      	mov	r1, r4
 8005dea:	f7ff feed 	bl	8005bc8 <USBD_GetString>
}
 8005dee:	4620      	mov	r0, r4
 8005df0:	bd10      	pop	{r4, pc}
 8005df2:	bf00      	nop
 8005df4:	200031b8 	.word	0x200031b8
 8005df8:	080075b8 	.word	0x080075b8

08005dfc <USBD_FS_ProductStrDescriptor>:
{
 8005dfc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005dfe:	4c04      	ldr	r4, [pc, #16]	@ (8005e10 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8005e00:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005e02:	4804      	ldr	r0, [pc, #16]	@ (8005e14 <USBD_FS_ProductStrDescriptor+0x18>)
 8005e04:	4621      	mov	r1, r4
 8005e06:	f7ff fedf 	bl	8005bc8 <USBD_GetString>
}
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	bd10      	pop	{r4, pc}
 8005e0e:	bf00      	nop
 8005e10:	200031b8 	.word	0x200031b8
 8005e14:	080075cb 	.word	0x080075cb

08005e18 <USBD_FS_ConfigStrDescriptor>:
{
 8005e18:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005e1a:	4c04      	ldr	r4, [pc, #16]	@ (8005e2c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8005e1c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005e1e:	4804      	ldr	r0, [pc, #16]	@ (8005e30 <USBD_FS_ConfigStrDescriptor+0x18>)
 8005e20:	4621      	mov	r1, r4
 8005e22:	f7ff fed1 	bl	8005bc8 <USBD_GetString>
}
 8005e26:	4620      	mov	r0, r4
 8005e28:	bd10      	pop	{r4, pc}
 8005e2a:	bf00      	nop
 8005e2c:	200031b8 	.word	0x200031b8
 8005e30:	080075e1 	.word	0x080075e1

08005e34 <USBD_FS_InterfaceStrDescriptor>:
{
 8005e34:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005e36:	4c04      	ldr	r4, [pc, #16]	@ (8005e48 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8005e38:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005e3a:	4804      	ldr	r0, [pc, #16]	@ (8005e4c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8005e3c:	4621      	mov	r1, r4
 8005e3e:	f7ff fec3 	bl	8005bc8 <USBD_GetString>
}
 8005e42:	4620      	mov	r0, r4
 8005e44:	bd10      	pop	{r4, pc}
 8005e46:	bf00      	nop
 8005e48:	200031b8 	.word	0x200031b8
 8005e4c:	080075ec 	.word	0x080075ec

08005e50 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8005e50:	b118      	cbz	r0, 8005e5a <USBD_Get_USB_Status+0xa>
 8005e52:	2802      	cmp	r0, #2
 8005e54:	bf0c      	ite	eq
 8005e56:	2001      	moveq	r0, #1
 8005e58:	2002      	movne	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005e5a:	4770      	bx	lr

08005e5c <HAL_PCD_MspInit>:
{
 8005e5c:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e98 <HAL_PCD_MspInit+0x3c>)
 8005e60:	6802      	ldr	r2, [r0, #0]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d115      	bne.n	8005e92 <HAL_PCD_MspInit+0x36>
    __HAL_RCC_USB_CLK_ENABLE();
 8005e66:	f503 33da 	add.w	r3, r3, #111616	@ 0x1b400
 8005e6a:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005e6c:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 8005e6e:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8005e72:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005e74:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8005e76:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005e78:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8005e7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e7e:	9301      	str	r3, [sp, #4]
 8005e80:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005e82:	f7fc fbbf 	bl	8002604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005e86:	2014      	movs	r0, #20
}
 8005e88:	b003      	add	sp, #12
 8005e8a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005e8e:	f7fc bbe9 	b.w	8002664 <HAL_NVIC_EnableIRQ>
}
 8005e92:	b003      	add	sp, #12
 8005e94:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e98:	40005c00 	.word	0x40005c00

08005e9c <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005e9c:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8005ea0:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005ea4:	f7ff bb6d 	b.w	8005582 <USBD_LL_SetupStage>

08005ea8 <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005ea8:	2328      	movs	r3, #40	@ 0x28
 8005eaa:	fb03 0301 	mla	r3, r3, r1, r0
 8005eae:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005eb2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8005eb6:	f7ff bb91 	b.w	80055dc <USBD_LL_DataOutStage>

08005eba <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005eba:	2328      	movs	r3, #40	@ 0x28
 8005ebc:	fb03 0301 	mla	r3, r3, r1, r0
 8005ec0:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005ec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ec6:	f7ff bbc1 	b.w	800564c <USBD_LL_DataInStage>

08005eca <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005eca:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005ece:	f7ff bc56 	b.w	800577e <USBD_LL_SOF>

08005ed2 <HAL_PCD_ResetCallback>:
{
 8005ed2:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8005ed4:	7983      	ldrb	r3, [r0, #6]
{
 8005ed6:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d001      	beq.n	8005ee0 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 8005edc:	f7fa fd3e 	bl	800095c <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005ee0:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	f7ff fc34 	bl	8005752 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005eea:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
}
 8005eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005ef2:	f7ff bc07 	b.w	8005704 <USBD_LL_Reset>
	...

08005ef8 <HAL_PCD_SuspendCallback>:
{
 8005ef8:	b510      	push	{r4, lr}
 8005efa:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005efc:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005f00:	f7ff fc2a 	bl	8005758 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8005f04:	7aa3      	ldrb	r3, [r4, #10]
 8005f06:	b123      	cbz	r3, 8005f12 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005f08:	4a02      	ldr	r2, [pc, #8]	@ (8005f14 <HAL_PCD_SuspendCallback+0x1c>)
 8005f0a:	6913      	ldr	r3, [r2, #16]
 8005f0c:	f043 0306 	orr.w	r3, r3, #6
 8005f10:	6113      	str	r3, [r2, #16]
}
 8005f12:	bd10      	pop	{r4, pc}
 8005f14:	e000ed00 	.word	0xe000ed00

08005f18 <HAL_PCD_ResumeCallback>:
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005f18:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8005f1c:	f7ff bc25 	b.w	800576a <USBD_LL_Resume>

08005f20 <USBD_LL_Init>:
{
 8005f20:	b510      	push	{r4, lr}
  hpcd_USB_FS.Instance = USB;
 8005f22:	4b1d      	ldr	r3, [pc, #116]	@ (8005f98 <USBD_LL_Init+0x78>)
{
 8005f24:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8005f26:	481d      	ldr	r0, [pc, #116]	@ (8005f9c <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.Instance = USB;
 8005f28:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8005f2a:	2308      	movs	r3, #8
 8005f2c:	7103      	strb	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8005f2e:	2302      	movs	r3, #2
 8005f30:	7183      	strb	r3, [r0, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005f32:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 8005f34:	f8c0 42d4 	str.w	r4, [r0, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8005f38:	f8c4 02c0 	str.w	r0, [r4, #704]	@ 0x2c0
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005f3c:	8143      	strh	r3, [r0, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005f3e:	7303      	strb	r3, [r0, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005f40:	f7fc fd8b 	bl	8002a5a <HAL_PCD_Init>
 8005f44:	b108      	cbz	r0, 8005f4a <USBD_LL_Init+0x2a>
    Error_Handler( );
 8005f46:	f7fa fd09 	bl	800095c <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2318      	movs	r3, #24
 8005f4e:	4611      	mov	r1, r2
 8005f50:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8005f54:	f7fd fc0b 	bl	800376e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8005f58:	2358      	movs	r3, #88	@ 0x58
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	2180      	movs	r1, #128	@ 0x80
 8005f5e:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8005f62:	f7fd fc04 	bl	800376e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8005f66:	23c0      	movs	r3, #192	@ 0xc0
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2181      	movs	r1, #129	@ 0x81
 8005f6c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8005f70:	f7fd fbfd 	bl	800376e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005f74:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8005f80:	f7fd fbf5 	bl	800376e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8005f84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2182      	movs	r1, #130	@ 0x82
 8005f8c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 8005f90:	f7fd fbed 	bl	800376e <HAL_PCDEx_PMAConfig>
}
 8005f94:	2000      	movs	r0, #0
 8005f96:	bd10      	pop	{r4, pc}
 8005f98:	40005c00 	.word	0x40005c00
 8005f9c:	200035d8 	.word	0x200035d8

08005fa0 <USBD_LL_Start>:
{
 8005fa0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005fa2:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8005fa6:	f7fc fdbb 	bl	8002b20 <HAL_PCD_Start>
}
 8005faa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005fae:	f7ff bf4f 	b.w	8005e50 <USBD_Get_USB_Status>

08005fb2 <USBD_LL_OpenEP>:
{
 8005fb2:	b510      	push	{r4, lr}
 8005fb4:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005fb6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
{
 8005fba:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005fbc:	4623      	mov	r3, r4
 8005fbe:	f7fd fadf 	bl	8003580 <HAL_PCD_EP_Open>
}
 8005fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005fc6:	f7ff bf43 	b.w	8005e50 <USBD_Get_USB_Status>

08005fca <USBD_LL_CloseEP>:
{
 8005fca:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005fcc:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8005fd0:	f7fd fb06 	bl	80035e0 <HAL_PCD_EP_Close>
}
 8005fd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005fd8:	f7ff bf3a 	b.w	8005e50 <USBD_Get_USB_Status>

08005fdc <USBD_LL_StallEP>:
{
 8005fdc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005fde:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8005fe2:	f7fd fb5c 	bl	800369e <HAL_PCD_EP_SetStall>
}
 8005fe6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005fea:	f7ff bf31 	b.w	8005e50 <USBD_Get_USB_Status>

08005fee <USBD_LL_ClearStallEP>:
{
 8005fee:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005ff0:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8005ff4:	f7fd fb89 	bl	800370a <HAL_PCD_EP_ClrStall>
}
 8005ff8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005ffc:	f7ff bf28 	b.w	8005e50 <USBD_Get_USB_Status>

08006000 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006000:	2228      	movs	r2, #40	@ 0x28
  if((ep_addr & 0x80) == 0x80)
 8006002:	f011 0f80 	tst.w	r1, #128	@ 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006006:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800600a:	bf1b      	ittet	ne
 800600c:	f001 017f 	andne.w	r1, r1, #127	@ 0x7f
 8006010:	fb02 3301 	mlane	r3, r2, r1, r3
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006014:	fb02 3301 	mlaeq	r3, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006018:	7c98      	ldrbne	r0, [r3, #18]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800601a:	bf08      	it	eq
 800601c:	f893 0152 	ldrbeq.w	r0, [r3, #338]	@ 0x152
}
 8006020:	4770      	bx	lr

08006022 <USBD_LL_SetUSBAddress>:
{
 8006022:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006024:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8006028:	f7fc fd93 	bl	8002b52 <HAL_PCD_SetAddress>
}
 800602c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006030:	f7ff bf0e 	b.w	8005e50 <USBD_Get_USB_Status>

08006034 <USBD_LL_Transmit>:
{
 8006034:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006036:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800603a:	f7fd fb18 	bl	800366e <HAL_PCD_EP_Transmit>
}
 800603e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006042:	f7ff bf05 	b.w	8005e50 <USBD_Get_USB_Status>

08006046 <USBD_LL_PrepareReceive>:
{
 8006046:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006048:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800604c:	f7fd faf0 	bl	8003630 <HAL_PCD_EP_Receive>
}
 8006050:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006054:	f7ff befc 	b.w	8005e50 <USBD_Get_USB_Status>

08006058 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006058:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800605c:	f7fd baff 	b.w	800365e <HAL_PCD_EP_GetRxCount>

08006060 <USBD_static_malloc>:
}
 8006060:	4800      	ldr	r0, [pc, #0]	@ (8006064 <USBD_static_malloc+0x4>)
 8006062:	4770      	bx	lr
 8006064:	200033b8 	.word	0x200033b8

08006068 <USBD_static_free>:
}
 8006068:	4770      	bx	lr

0800606a <HAL_PCDEx_SetConnectionState>:
}
 800606a:	4770      	bx	lr

0800606c <siprintf>:
 800606c:	b40e      	push	{r1, r2, r3}
 800606e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006072:	b510      	push	{r4, lr}
 8006074:	2400      	movs	r4, #0
 8006076:	b09d      	sub	sp, #116	@ 0x74
 8006078:	ab1f      	add	r3, sp, #124	@ 0x7c
 800607a:	9002      	str	r0, [sp, #8]
 800607c:	9006      	str	r0, [sp, #24]
 800607e:	9107      	str	r1, [sp, #28]
 8006080:	9104      	str	r1, [sp, #16]
 8006082:	4809      	ldr	r0, [pc, #36]	@ (80060a8 <siprintf+0x3c>)
 8006084:	4909      	ldr	r1, [pc, #36]	@ (80060ac <siprintf+0x40>)
 8006086:	f853 2b04 	ldr.w	r2, [r3], #4
 800608a:	9105      	str	r1, [sp, #20]
 800608c:	6800      	ldr	r0, [r0, #0]
 800608e:	a902      	add	r1, sp, #8
 8006090:	9301      	str	r3, [sp, #4]
 8006092:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006094:	f000 fa22 	bl	80064dc <_svfiprintf_r>
 8006098:	9b02      	ldr	r3, [sp, #8]
 800609a:	701c      	strb	r4, [r3, #0]
 800609c:	b01d      	add	sp, #116	@ 0x74
 800609e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060a2:	b003      	add	sp, #12
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	200001cc 	.word	0x200001cc
 80060ac:	ffff0208 	.word	0xffff0208

080060b0 <siscanf>:
 80060b0:	b40e      	push	{r1, r2, r3}
 80060b2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80060b6:	b570      	push	{r4, r5, r6, lr}
 80060b8:	2500      	movs	r5, #0
 80060ba:	b09d      	sub	sp, #116	@ 0x74
 80060bc:	ac21      	add	r4, sp, #132	@ 0x84
 80060be:	f854 6b04 	ldr.w	r6, [r4], #4
 80060c2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80060c6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80060c8:	9002      	str	r0, [sp, #8]
 80060ca:	9006      	str	r0, [sp, #24]
 80060cc:	f7fa f83e 	bl	800014c <strlen>
 80060d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006100 <siscanf+0x50>)
 80060d2:	9003      	str	r0, [sp, #12]
 80060d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80060da:	9007      	str	r0, [sp, #28]
 80060dc:	4809      	ldr	r0, [pc, #36]	@ (8006104 <siscanf+0x54>)
 80060de:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060e2:	4632      	mov	r2, r6
 80060e4:	4623      	mov	r3, r4
 80060e6:	a902      	add	r1, sp, #8
 80060e8:	6800      	ldr	r0, [r0, #0]
 80060ea:	950f      	str	r5, [sp, #60]	@ 0x3c
 80060ec:	9514      	str	r5, [sp, #80]	@ 0x50
 80060ee:	9401      	str	r4, [sp, #4]
 80060f0:	f000 fb4a 	bl	8006788 <__ssvfiscanf_r>
 80060f4:	b01d      	add	sp, #116	@ 0x74
 80060f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80060fa:	b003      	add	sp, #12
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	08006109 	.word	0x08006109
 8006104:	200001cc 	.word	0x200001cc

08006108 <__seofread>:
 8006108:	2000      	movs	r0, #0
 800610a:	4770      	bx	lr

0800610c <_vsniprintf_r>:
 800610c:	b530      	push	{r4, r5, lr}
 800610e:	4614      	mov	r4, r2
 8006110:	2c00      	cmp	r4, #0
 8006112:	4605      	mov	r5, r0
 8006114:	461a      	mov	r2, r3
 8006116:	b09b      	sub	sp, #108	@ 0x6c
 8006118:	da05      	bge.n	8006126 <_vsniprintf_r+0x1a>
 800611a:	238b      	movs	r3, #139	@ 0x8b
 800611c:	6003      	str	r3, [r0, #0]
 800611e:	f04f 30ff 	mov.w	r0, #4294967295
 8006122:	b01b      	add	sp, #108	@ 0x6c
 8006124:	bd30      	pop	{r4, r5, pc}
 8006126:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800612a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	9319      	str	r3, [sp, #100]	@ 0x64
 8006134:	bf0c      	ite	eq
 8006136:	4623      	moveq	r3, r4
 8006138:	f104 33ff 	addne.w	r3, r4, #4294967295
 800613c:	9302      	str	r3, [sp, #8]
 800613e:	9305      	str	r3, [sp, #20]
 8006140:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006144:	9100      	str	r1, [sp, #0]
 8006146:	9104      	str	r1, [sp, #16]
 8006148:	f8ad 300e 	strh.w	r3, [sp, #14]
 800614c:	4669      	mov	r1, sp
 800614e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006150:	f000 f9c4 	bl	80064dc <_svfiprintf_r>
 8006154:	1c43      	adds	r3, r0, #1
 8006156:	bfbc      	itt	lt
 8006158:	238b      	movlt	r3, #139	@ 0x8b
 800615a:	602b      	strlt	r3, [r5, #0]
 800615c:	2c00      	cmp	r4, #0
 800615e:	d0e0      	beq.n	8006122 <_vsniprintf_r+0x16>
 8006160:	2200      	movs	r2, #0
 8006162:	9b00      	ldr	r3, [sp, #0]
 8006164:	701a      	strb	r2, [r3, #0]
 8006166:	e7dc      	b.n	8006122 <_vsniprintf_r+0x16>

08006168 <vsniprintf>:
 8006168:	b507      	push	{r0, r1, r2, lr}
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	4613      	mov	r3, r2
 800616e:	460a      	mov	r2, r1
 8006170:	4601      	mov	r1, r0
 8006172:	4803      	ldr	r0, [pc, #12]	@ (8006180 <vsniprintf+0x18>)
 8006174:	6800      	ldr	r0, [r0, #0]
 8006176:	f7ff ffc9 	bl	800610c <_vsniprintf_r>
 800617a:	b003      	add	sp, #12
 800617c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006180:	200001cc 	.word	0x200001cc

08006184 <memcmp>:
 8006184:	b510      	push	{r4, lr}
 8006186:	3901      	subs	r1, #1
 8006188:	4402      	add	r2, r0
 800618a:	4290      	cmp	r0, r2
 800618c:	d101      	bne.n	8006192 <memcmp+0xe>
 800618e:	2000      	movs	r0, #0
 8006190:	e005      	b.n	800619e <memcmp+0x1a>
 8006192:	7803      	ldrb	r3, [r0, #0]
 8006194:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006198:	42a3      	cmp	r3, r4
 800619a:	d001      	beq.n	80061a0 <memcmp+0x1c>
 800619c:	1b18      	subs	r0, r3, r4
 800619e:	bd10      	pop	{r4, pc}
 80061a0:	3001      	adds	r0, #1
 80061a2:	e7f2      	b.n	800618a <memcmp+0x6>

080061a4 <memset>:
 80061a4:	4603      	mov	r3, r0
 80061a6:	4402      	add	r2, r0
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d100      	bne.n	80061ae <memset+0xa>
 80061ac:	4770      	bx	lr
 80061ae:	f803 1b01 	strb.w	r1, [r3], #1
 80061b2:	e7f9      	b.n	80061a8 <memset+0x4>

080061b4 <strstr>:
 80061b4:	780a      	ldrb	r2, [r1, #0]
 80061b6:	b570      	push	{r4, r5, r6, lr}
 80061b8:	b96a      	cbnz	r2, 80061d6 <strstr+0x22>
 80061ba:	bd70      	pop	{r4, r5, r6, pc}
 80061bc:	429a      	cmp	r2, r3
 80061be:	d109      	bne.n	80061d4 <strstr+0x20>
 80061c0:	460c      	mov	r4, r1
 80061c2:	4605      	mov	r5, r0
 80061c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d0f6      	beq.n	80061ba <strstr+0x6>
 80061cc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80061d0:	429e      	cmp	r6, r3
 80061d2:	d0f7      	beq.n	80061c4 <strstr+0x10>
 80061d4:	3001      	adds	r0, #1
 80061d6:	7803      	ldrb	r3, [r0, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1ef      	bne.n	80061bc <strstr+0x8>
 80061dc:	4618      	mov	r0, r3
 80061de:	e7ec      	b.n	80061ba <strstr+0x6>

080061e0 <__errno>:
 80061e0:	4b01      	ldr	r3, [pc, #4]	@ (80061e8 <__errno+0x8>)
 80061e2:	6818      	ldr	r0, [r3, #0]
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	200001cc 	.word	0x200001cc

080061ec <__libc_init_array>:
 80061ec:	b570      	push	{r4, r5, r6, lr}
 80061ee:	2600      	movs	r6, #0
 80061f0:	4d0c      	ldr	r5, [pc, #48]	@ (8006224 <__libc_init_array+0x38>)
 80061f2:	4c0d      	ldr	r4, [pc, #52]	@ (8006228 <__libc_init_array+0x3c>)
 80061f4:	1b64      	subs	r4, r4, r5
 80061f6:	10a4      	asrs	r4, r4, #2
 80061f8:	42a6      	cmp	r6, r4
 80061fa:	d109      	bne.n	8006210 <__libc_init_array+0x24>
 80061fc:	f001 f8ee 	bl	80073dc <_init>
 8006200:	2600      	movs	r6, #0
 8006202:	4d0a      	ldr	r5, [pc, #40]	@ (800622c <__libc_init_array+0x40>)
 8006204:	4c0a      	ldr	r4, [pc, #40]	@ (8006230 <__libc_init_array+0x44>)
 8006206:	1b64      	subs	r4, r4, r5
 8006208:	10a4      	asrs	r4, r4, #2
 800620a:	42a6      	cmp	r6, r4
 800620c:	d105      	bne.n	800621a <__libc_init_array+0x2e>
 800620e:	bd70      	pop	{r4, r5, r6, pc}
 8006210:	f855 3b04 	ldr.w	r3, [r5], #4
 8006214:	4798      	blx	r3
 8006216:	3601      	adds	r6, #1
 8006218:	e7ee      	b.n	80061f8 <__libc_init_array+0xc>
 800621a:	f855 3b04 	ldr.w	r3, [r5], #4
 800621e:	4798      	blx	r3
 8006220:	3601      	adds	r6, #1
 8006222:	e7f2      	b.n	800620a <__libc_init_array+0x1e>
 8006224:	08007774 	.word	0x08007774
 8006228:	08007774 	.word	0x08007774
 800622c:	08007774 	.word	0x08007774
 8006230:	08007778 	.word	0x08007778

08006234 <__retarget_lock_acquire_recursive>:
 8006234:	4770      	bx	lr

08006236 <__retarget_lock_release_recursive>:
 8006236:	4770      	bx	lr

08006238 <_free_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4605      	mov	r5, r0
 800623c:	2900      	cmp	r1, #0
 800623e:	d040      	beq.n	80062c2 <_free_r+0x8a>
 8006240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006244:	1f0c      	subs	r4, r1, #4
 8006246:	2b00      	cmp	r3, #0
 8006248:	bfb8      	it	lt
 800624a:	18e4      	addlt	r4, r4, r3
 800624c:	f000 f8de 	bl	800640c <__malloc_lock>
 8006250:	4a1c      	ldr	r2, [pc, #112]	@ (80062c4 <_free_r+0x8c>)
 8006252:	6813      	ldr	r3, [r2, #0]
 8006254:	b933      	cbnz	r3, 8006264 <_free_r+0x2c>
 8006256:	6063      	str	r3, [r4, #4]
 8006258:	6014      	str	r4, [r2, #0]
 800625a:	4628      	mov	r0, r5
 800625c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006260:	f000 b8da 	b.w	8006418 <__malloc_unlock>
 8006264:	42a3      	cmp	r3, r4
 8006266:	d908      	bls.n	800627a <_free_r+0x42>
 8006268:	6820      	ldr	r0, [r4, #0]
 800626a:	1821      	adds	r1, r4, r0
 800626c:	428b      	cmp	r3, r1
 800626e:	bf01      	itttt	eq
 8006270:	6819      	ldreq	r1, [r3, #0]
 8006272:	685b      	ldreq	r3, [r3, #4]
 8006274:	1809      	addeq	r1, r1, r0
 8006276:	6021      	streq	r1, [r4, #0]
 8006278:	e7ed      	b.n	8006256 <_free_r+0x1e>
 800627a:	461a      	mov	r2, r3
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	b10b      	cbz	r3, 8006284 <_free_r+0x4c>
 8006280:	42a3      	cmp	r3, r4
 8006282:	d9fa      	bls.n	800627a <_free_r+0x42>
 8006284:	6811      	ldr	r1, [r2, #0]
 8006286:	1850      	adds	r0, r2, r1
 8006288:	42a0      	cmp	r0, r4
 800628a:	d10b      	bne.n	80062a4 <_free_r+0x6c>
 800628c:	6820      	ldr	r0, [r4, #0]
 800628e:	4401      	add	r1, r0
 8006290:	1850      	adds	r0, r2, r1
 8006292:	4283      	cmp	r3, r0
 8006294:	6011      	str	r1, [r2, #0]
 8006296:	d1e0      	bne.n	800625a <_free_r+0x22>
 8006298:	6818      	ldr	r0, [r3, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	4408      	add	r0, r1
 800629e:	6010      	str	r0, [r2, #0]
 80062a0:	6053      	str	r3, [r2, #4]
 80062a2:	e7da      	b.n	800625a <_free_r+0x22>
 80062a4:	d902      	bls.n	80062ac <_free_r+0x74>
 80062a6:	230c      	movs	r3, #12
 80062a8:	602b      	str	r3, [r5, #0]
 80062aa:	e7d6      	b.n	800625a <_free_r+0x22>
 80062ac:	6820      	ldr	r0, [r4, #0]
 80062ae:	1821      	adds	r1, r4, r0
 80062b0:	428b      	cmp	r3, r1
 80062b2:	bf01      	itttt	eq
 80062b4:	6819      	ldreq	r1, [r3, #0]
 80062b6:	685b      	ldreq	r3, [r3, #4]
 80062b8:	1809      	addeq	r1, r1, r0
 80062ba:	6021      	streq	r1, [r4, #0]
 80062bc:	6063      	str	r3, [r4, #4]
 80062be:	6054      	str	r4, [r2, #4]
 80062c0:	e7cb      	b.n	800625a <_free_r+0x22>
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	200039f4 	.word	0x200039f4

080062c8 <sbrk_aligned>:
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	4e0f      	ldr	r6, [pc, #60]	@ (8006308 <sbrk_aligned+0x40>)
 80062cc:	460c      	mov	r4, r1
 80062ce:	6831      	ldr	r1, [r6, #0]
 80062d0:	4605      	mov	r5, r0
 80062d2:	b911      	cbnz	r1, 80062da <sbrk_aligned+0x12>
 80062d4:	f000 ff34 	bl	8007140 <_sbrk_r>
 80062d8:	6030      	str	r0, [r6, #0]
 80062da:	4621      	mov	r1, r4
 80062dc:	4628      	mov	r0, r5
 80062de:	f000 ff2f 	bl	8007140 <_sbrk_r>
 80062e2:	1c43      	adds	r3, r0, #1
 80062e4:	d103      	bne.n	80062ee <sbrk_aligned+0x26>
 80062e6:	f04f 34ff 	mov.w	r4, #4294967295
 80062ea:	4620      	mov	r0, r4
 80062ec:	bd70      	pop	{r4, r5, r6, pc}
 80062ee:	1cc4      	adds	r4, r0, #3
 80062f0:	f024 0403 	bic.w	r4, r4, #3
 80062f4:	42a0      	cmp	r0, r4
 80062f6:	d0f8      	beq.n	80062ea <sbrk_aligned+0x22>
 80062f8:	1a21      	subs	r1, r4, r0
 80062fa:	4628      	mov	r0, r5
 80062fc:	f000 ff20 	bl	8007140 <_sbrk_r>
 8006300:	3001      	adds	r0, #1
 8006302:	d1f2      	bne.n	80062ea <sbrk_aligned+0x22>
 8006304:	e7ef      	b.n	80062e6 <sbrk_aligned+0x1e>
 8006306:	bf00      	nop
 8006308:	200039f0 	.word	0x200039f0

0800630c <_malloc_r>:
 800630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006310:	1ccd      	adds	r5, r1, #3
 8006312:	f025 0503 	bic.w	r5, r5, #3
 8006316:	3508      	adds	r5, #8
 8006318:	2d0c      	cmp	r5, #12
 800631a:	bf38      	it	cc
 800631c:	250c      	movcc	r5, #12
 800631e:	2d00      	cmp	r5, #0
 8006320:	4606      	mov	r6, r0
 8006322:	db01      	blt.n	8006328 <_malloc_r+0x1c>
 8006324:	42a9      	cmp	r1, r5
 8006326:	d904      	bls.n	8006332 <_malloc_r+0x26>
 8006328:	230c      	movs	r3, #12
 800632a:	6033      	str	r3, [r6, #0]
 800632c:	2000      	movs	r0, #0
 800632e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006332:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006408 <_malloc_r+0xfc>
 8006336:	f000 f869 	bl	800640c <__malloc_lock>
 800633a:	f8d8 3000 	ldr.w	r3, [r8]
 800633e:	461c      	mov	r4, r3
 8006340:	bb44      	cbnz	r4, 8006394 <_malloc_r+0x88>
 8006342:	4629      	mov	r1, r5
 8006344:	4630      	mov	r0, r6
 8006346:	f7ff ffbf 	bl	80062c8 <sbrk_aligned>
 800634a:	1c43      	adds	r3, r0, #1
 800634c:	4604      	mov	r4, r0
 800634e:	d158      	bne.n	8006402 <_malloc_r+0xf6>
 8006350:	f8d8 4000 	ldr.w	r4, [r8]
 8006354:	4627      	mov	r7, r4
 8006356:	2f00      	cmp	r7, #0
 8006358:	d143      	bne.n	80063e2 <_malloc_r+0xd6>
 800635a:	2c00      	cmp	r4, #0
 800635c:	d04b      	beq.n	80063f6 <_malloc_r+0xea>
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	4639      	mov	r1, r7
 8006362:	4630      	mov	r0, r6
 8006364:	eb04 0903 	add.w	r9, r4, r3
 8006368:	f000 feea 	bl	8007140 <_sbrk_r>
 800636c:	4581      	cmp	r9, r0
 800636e:	d142      	bne.n	80063f6 <_malloc_r+0xea>
 8006370:	6821      	ldr	r1, [r4, #0]
 8006372:	4630      	mov	r0, r6
 8006374:	1a6d      	subs	r5, r5, r1
 8006376:	4629      	mov	r1, r5
 8006378:	f7ff ffa6 	bl	80062c8 <sbrk_aligned>
 800637c:	3001      	adds	r0, #1
 800637e:	d03a      	beq.n	80063f6 <_malloc_r+0xea>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	442b      	add	r3, r5
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	f8d8 3000 	ldr.w	r3, [r8]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	bb62      	cbnz	r2, 80063e8 <_malloc_r+0xdc>
 800638e:	f8c8 7000 	str.w	r7, [r8]
 8006392:	e00f      	b.n	80063b4 <_malloc_r+0xa8>
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	1b52      	subs	r2, r2, r5
 8006398:	d420      	bmi.n	80063dc <_malloc_r+0xd0>
 800639a:	2a0b      	cmp	r2, #11
 800639c:	d917      	bls.n	80063ce <_malloc_r+0xc2>
 800639e:	1961      	adds	r1, r4, r5
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	6025      	str	r5, [r4, #0]
 80063a4:	bf18      	it	ne
 80063a6:	6059      	strne	r1, [r3, #4]
 80063a8:	6863      	ldr	r3, [r4, #4]
 80063aa:	bf08      	it	eq
 80063ac:	f8c8 1000 	streq.w	r1, [r8]
 80063b0:	5162      	str	r2, [r4, r5]
 80063b2:	604b      	str	r3, [r1, #4]
 80063b4:	4630      	mov	r0, r6
 80063b6:	f000 f82f 	bl	8006418 <__malloc_unlock>
 80063ba:	f104 000b 	add.w	r0, r4, #11
 80063be:	1d23      	adds	r3, r4, #4
 80063c0:	f020 0007 	bic.w	r0, r0, #7
 80063c4:	1ac2      	subs	r2, r0, r3
 80063c6:	bf1c      	itt	ne
 80063c8:	1a1b      	subne	r3, r3, r0
 80063ca:	50a3      	strne	r3, [r4, r2]
 80063cc:	e7af      	b.n	800632e <_malloc_r+0x22>
 80063ce:	6862      	ldr	r2, [r4, #4]
 80063d0:	42a3      	cmp	r3, r4
 80063d2:	bf0c      	ite	eq
 80063d4:	f8c8 2000 	streq.w	r2, [r8]
 80063d8:	605a      	strne	r2, [r3, #4]
 80063da:	e7eb      	b.n	80063b4 <_malloc_r+0xa8>
 80063dc:	4623      	mov	r3, r4
 80063de:	6864      	ldr	r4, [r4, #4]
 80063e0:	e7ae      	b.n	8006340 <_malloc_r+0x34>
 80063e2:	463c      	mov	r4, r7
 80063e4:	687f      	ldr	r7, [r7, #4]
 80063e6:	e7b6      	b.n	8006356 <_malloc_r+0x4a>
 80063e8:	461a      	mov	r2, r3
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	d1fb      	bne.n	80063e8 <_malloc_r+0xdc>
 80063f0:	2300      	movs	r3, #0
 80063f2:	6053      	str	r3, [r2, #4]
 80063f4:	e7de      	b.n	80063b4 <_malloc_r+0xa8>
 80063f6:	230c      	movs	r3, #12
 80063f8:	4630      	mov	r0, r6
 80063fa:	6033      	str	r3, [r6, #0]
 80063fc:	f000 f80c 	bl	8006418 <__malloc_unlock>
 8006400:	e794      	b.n	800632c <_malloc_r+0x20>
 8006402:	6005      	str	r5, [r0, #0]
 8006404:	e7d6      	b.n	80063b4 <_malloc_r+0xa8>
 8006406:	bf00      	nop
 8006408:	200039f4 	.word	0x200039f4

0800640c <__malloc_lock>:
 800640c:	4801      	ldr	r0, [pc, #4]	@ (8006414 <__malloc_lock+0x8>)
 800640e:	f7ff bf11 	b.w	8006234 <__retarget_lock_acquire_recursive>
 8006412:	bf00      	nop
 8006414:	200039ec 	.word	0x200039ec

08006418 <__malloc_unlock>:
 8006418:	4801      	ldr	r0, [pc, #4]	@ (8006420 <__malloc_unlock+0x8>)
 800641a:	f7ff bf0c 	b.w	8006236 <__retarget_lock_release_recursive>
 800641e:	bf00      	nop
 8006420:	200039ec 	.word	0x200039ec

08006424 <__ssputs_r>:
 8006424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006428:	461f      	mov	r7, r3
 800642a:	688e      	ldr	r6, [r1, #8]
 800642c:	4682      	mov	sl, r0
 800642e:	42be      	cmp	r6, r7
 8006430:	460c      	mov	r4, r1
 8006432:	4690      	mov	r8, r2
 8006434:	680b      	ldr	r3, [r1, #0]
 8006436:	d82d      	bhi.n	8006494 <__ssputs_r+0x70>
 8006438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800643c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006440:	d026      	beq.n	8006490 <__ssputs_r+0x6c>
 8006442:	6965      	ldr	r5, [r4, #20]
 8006444:	6909      	ldr	r1, [r1, #16]
 8006446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800644a:	eba3 0901 	sub.w	r9, r3, r1
 800644e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006452:	1c7b      	adds	r3, r7, #1
 8006454:	444b      	add	r3, r9
 8006456:	106d      	asrs	r5, r5, #1
 8006458:	429d      	cmp	r5, r3
 800645a:	bf38      	it	cc
 800645c:	461d      	movcc	r5, r3
 800645e:	0553      	lsls	r3, r2, #21
 8006460:	d527      	bpl.n	80064b2 <__ssputs_r+0x8e>
 8006462:	4629      	mov	r1, r5
 8006464:	f7ff ff52 	bl	800630c <_malloc_r>
 8006468:	4606      	mov	r6, r0
 800646a:	b360      	cbz	r0, 80064c6 <__ssputs_r+0xa2>
 800646c:	464a      	mov	r2, r9
 800646e:	6921      	ldr	r1, [r4, #16]
 8006470:	f000 fe84 	bl	800717c <memcpy>
 8006474:	89a3      	ldrh	r3, [r4, #12]
 8006476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800647a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800647e:	81a3      	strh	r3, [r4, #12]
 8006480:	6126      	str	r6, [r4, #16]
 8006482:	444e      	add	r6, r9
 8006484:	6026      	str	r6, [r4, #0]
 8006486:	463e      	mov	r6, r7
 8006488:	6165      	str	r5, [r4, #20]
 800648a:	eba5 0509 	sub.w	r5, r5, r9
 800648e:	60a5      	str	r5, [r4, #8]
 8006490:	42be      	cmp	r6, r7
 8006492:	d900      	bls.n	8006496 <__ssputs_r+0x72>
 8006494:	463e      	mov	r6, r7
 8006496:	4632      	mov	r2, r6
 8006498:	4641      	mov	r1, r8
 800649a:	6820      	ldr	r0, [r4, #0]
 800649c:	f000 fe35 	bl	800710a <memmove>
 80064a0:	2000      	movs	r0, #0
 80064a2:	68a3      	ldr	r3, [r4, #8]
 80064a4:	1b9b      	subs	r3, r3, r6
 80064a6:	60a3      	str	r3, [r4, #8]
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	4433      	add	r3, r6
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b2:	462a      	mov	r2, r5
 80064b4:	f000 fe70 	bl	8007198 <_realloc_r>
 80064b8:	4606      	mov	r6, r0
 80064ba:	2800      	cmp	r0, #0
 80064bc:	d1e0      	bne.n	8006480 <__ssputs_r+0x5c>
 80064be:	4650      	mov	r0, sl
 80064c0:	6921      	ldr	r1, [r4, #16]
 80064c2:	f7ff feb9 	bl	8006238 <_free_r>
 80064c6:	230c      	movs	r3, #12
 80064c8:	f8ca 3000 	str.w	r3, [sl]
 80064cc:	89a3      	ldrh	r3, [r4, #12]
 80064ce:	f04f 30ff 	mov.w	r0, #4294967295
 80064d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064d6:	81a3      	strh	r3, [r4, #12]
 80064d8:	e7e9      	b.n	80064ae <__ssputs_r+0x8a>
	...

080064dc <_svfiprintf_r>:
 80064dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e0:	4698      	mov	r8, r3
 80064e2:	898b      	ldrh	r3, [r1, #12]
 80064e4:	4607      	mov	r7, r0
 80064e6:	061b      	lsls	r3, r3, #24
 80064e8:	460d      	mov	r5, r1
 80064ea:	4614      	mov	r4, r2
 80064ec:	b09d      	sub	sp, #116	@ 0x74
 80064ee:	d510      	bpl.n	8006512 <_svfiprintf_r+0x36>
 80064f0:	690b      	ldr	r3, [r1, #16]
 80064f2:	b973      	cbnz	r3, 8006512 <_svfiprintf_r+0x36>
 80064f4:	2140      	movs	r1, #64	@ 0x40
 80064f6:	f7ff ff09 	bl	800630c <_malloc_r>
 80064fa:	6028      	str	r0, [r5, #0]
 80064fc:	6128      	str	r0, [r5, #16]
 80064fe:	b930      	cbnz	r0, 800650e <_svfiprintf_r+0x32>
 8006500:	230c      	movs	r3, #12
 8006502:	603b      	str	r3, [r7, #0]
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	b01d      	add	sp, #116	@ 0x74
 800650a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650e:	2340      	movs	r3, #64	@ 0x40
 8006510:	616b      	str	r3, [r5, #20]
 8006512:	2300      	movs	r3, #0
 8006514:	9309      	str	r3, [sp, #36]	@ 0x24
 8006516:	2320      	movs	r3, #32
 8006518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800651c:	2330      	movs	r3, #48	@ 0x30
 800651e:	f04f 0901 	mov.w	r9, #1
 8006522:	f8cd 800c 	str.w	r8, [sp, #12]
 8006526:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80066c0 <_svfiprintf_r+0x1e4>
 800652a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800652e:	4623      	mov	r3, r4
 8006530:	469a      	mov	sl, r3
 8006532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006536:	b10a      	cbz	r2, 800653c <_svfiprintf_r+0x60>
 8006538:	2a25      	cmp	r2, #37	@ 0x25
 800653a:	d1f9      	bne.n	8006530 <_svfiprintf_r+0x54>
 800653c:	ebba 0b04 	subs.w	fp, sl, r4
 8006540:	d00b      	beq.n	800655a <_svfiprintf_r+0x7e>
 8006542:	465b      	mov	r3, fp
 8006544:	4622      	mov	r2, r4
 8006546:	4629      	mov	r1, r5
 8006548:	4638      	mov	r0, r7
 800654a:	f7ff ff6b 	bl	8006424 <__ssputs_r>
 800654e:	3001      	adds	r0, #1
 8006550:	f000 80a7 	beq.w	80066a2 <_svfiprintf_r+0x1c6>
 8006554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006556:	445a      	add	r2, fp
 8006558:	9209      	str	r2, [sp, #36]	@ 0x24
 800655a:	f89a 3000 	ldrb.w	r3, [sl]
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 809f 	beq.w	80066a2 <_svfiprintf_r+0x1c6>
 8006564:	2300      	movs	r3, #0
 8006566:	f04f 32ff 	mov.w	r2, #4294967295
 800656a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800656e:	f10a 0a01 	add.w	sl, sl, #1
 8006572:	9304      	str	r3, [sp, #16]
 8006574:	9307      	str	r3, [sp, #28]
 8006576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800657a:	931a      	str	r3, [sp, #104]	@ 0x68
 800657c:	4654      	mov	r4, sl
 800657e:	2205      	movs	r2, #5
 8006580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006584:	484e      	ldr	r0, [pc, #312]	@ (80066c0 <_svfiprintf_r+0x1e4>)
 8006586:	f000 fdeb 	bl	8007160 <memchr>
 800658a:	9a04      	ldr	r2, [sp, #16]
 800658c:	b9d8      	cbnz	r0, 80065c6 <_svfiprintf_r+0xea>
 800658e:	06d0      	lsls	r0, r2, #27
 8006590:	bf44      	itt	mi
 8006592:	2320      	movmi	r3, #32
 8006594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006598:	0711      	lsls	r1, r2, #28
 800659a:	bf44      	itt	mi
 800659c:	232b      	movmi	r3, #43	@ 0x2b
 800659e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065a2:	f89a 3000 	ldrb.w	r3, [sl]
 80065a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80065a8:	d015      	beq.n	80065d6 <_svfiprintf_r+0xfa>
 80065aa:	4654      	mov	r4, sl
 80065ac:	2000      	movs	r0, #0
 80065ae:	f04f 0c0a 	mov.w	ip, #10
 80065b2:	9a07      	ldr	r2, [sp, #28]
 80065b4:	4621      	mov	r1, r4
 80065b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065ba:	3b30      	subs	r3, #48	@ 0x30
 80065bc:	2b09      	cmp	r3, #9
 80065be:	d94b      	bls.n	8006658 <_svfiprintf_r+0x17c>
 80065c0:	b1b0      	cbz	r0, 80065f0 <_svfiprintf_r+0x114>
 80065c2:	9207      	str	r2, [sp, #28]
 80065c4:	e014      	b.n	80065f0 <_svfiprintf_r+0x114>
 80065c6:	eba0 0308 	sub.w	r3, r0, r8
 80065ca:	fa09 f303 	lsl.w	r3, r9, r3
 80065ce:	4313      	orrs	r3, r2
 80065d0:	46a2      	mov	sl, r4
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	e7d2      	b.n	800657c <_svfiprintf_r+0xa0>
 80065d6:	9b03      	ldr	r3, [sp, #12]
 80065d8:	1d19      	adds	r1, r3, #4
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	9103      	str	r1, [sp, #12]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	bfbb      	ittet	lt
 80065e2:	425b      	neglt	r3, r3
 80065e4:	f042 0202 	orrlt.w	r2, r2, #2
 80065e8:	9307      	strge	r3, [sp, #28]
 80065ea:	9307      	strlt	r3, [sp, #28]
 80065ec:	bfb8      	it	lt
 80065ee:	9204      	strlt	r2, [sp, #16]
 80065f0:	7823      	ldrb	r3, [r4, #0]
 80065f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80065f4:	d10a      	bne.n	800660c <_svfiprintf_r+0x130>
 80065f6:	7863      	ldrb	r3, [r4, #1]
 80065f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80065fa:	d132      	bne.n	8006662 <_svfiprintf_r+0x186>
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	3402      	adds	r4, #2
 8006600:	1d1a      	adds	r2, r3, #4
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	9203      	str	r2, [sp, #12]
 8006606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800660a:	9305      	str	r3, [sp, #20]
 800660c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80066c4 <_svfiprintf_r+0x1e8>
 8006610:	2203      	movs	r2, #3
 8006612:	4650      	mov	r0, sl
 8006614:	7821      	ldrb	r1, [r4, #0]
 8006616:	f000 fda3 	bl	8007160 <memchr>
 800661a:	b138      	cbz	r0, 800662c <_svfiprintf_r+0x150>
 800661c:	2240      	movs	r2, #64	@ 0x40
 800661e:	9b04      	ldr	r3, [sp, #16]
 8006620:	eba0 000a 	sub.w	r0, r0, sl
 8006624:	4082      	lsls	r2, r0
 8006626:	4313      	orrs	r3, r2
 8006628:	3401      	adds	r4, #1
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006630:	2206      	movs	r2, #6
 8006632:	4825      	ldr	r0, [pc, #148]	@ (80066c8 <_svfiprintf_r+0x1ec>)
 8006634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006638:	f000 fd92 	bl	8007160 <memchr>
 800663c:	2800      	cmp	r0, #0
 800663e:	d036      	beq.n	80066ae <_svfiprintf_r+0x1d2>
 8006640:	4b22      	ldr	r3, [pc, #136]	@ (80066cc <_svfiprintf_r+0x1f0>)
 8006642:	bb1b      	cbnz	r3, 800668c <_svfiprintf_r+0x1b0>
 8006644:	9b03      	ldr	r3, [sp, #12]
 8006646:	3307      	adds	r3, #7
 8006648:	f023 0307 	bic.w	r3, r3, #7
 800664c:	3308      	adds	r3, #8
 800664e:	9303      	str	r3, [sp, #12]
 8006650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006652:	4433      	add	r3, r6
 8006654:	9309      	str	r3, [sp, #36]	@ 0x24
 8006656:	e76a      	b.n	800652e <_svfiprintf_r+0x52>
 8006658:	460c      	mov	r4, r1
 800665a:	2001      	movs	r0, #1
 800665c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006660:	e7a8      	b.n	80065b4 <_svfiprintf_r+0xd8>
 8006662:	2300      	movs	r3, #0
 8006664:	f04f 0c0a 	mov.w	ip, #10
 8006668:	4619      	mov	r1, r3
 800666a:	3401      	adds	r4, #1
 800666c:	9305      	str	r3, [sp, #20]
 800666e:	4620      	mov	r0, r4
 8006670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006674:	3a30      	subs	r2, #48	@ 0x30
 8006676:	2a09      	cmp	r2, #9
 8006678:	d903      	bls.n	8006682 <_svfiprintf_r+0x1a6>
 800667a:	2b00      	cmp	r3, #0
 800667c:	d0c6      	beq.n	800660c <_svfiprintf_r+0x130>
 800667e:	9105      	str	r1, [sp, #20]
 8006680:	e7c4      	b.n	800660c <_svfiprintf_r+0x130>
 8006682:	4604      	mov	r4, r0
 8006684:	2301      	movs	r3, #1
 8006686:	fb0c 2101 	mla	r1, ip, r1, r2
 800668a:	e7f0      	b.n	800666e <_svfiprintf_r+0x192>
 800668c:	ab03      	add	r3, sp, #12
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	462a      	mov	r2, r5
 8006692:	4638      	mov	r0, r7
 8006694:	4b0e      	ldr	r3, [pc, #56]	@ (80066d0 <_svfiprintf_r+0x1f4>)
 8006696:	a904      	add	r1, sp, #16
 8006698:	f3af 8000 	nop.w
 800669c:	1c42      	adds	r2, r0, #1
 800669e:	4606      	mov	r6, r0
 80066a0:	d1d6      	bne.n	8006650 <_svfiprintf_r+0x174>
 80066a2:	89ab      	ldrh	r3, [r5, #12]
 80066a4:	065b      	lsls	r3, r3, #25
 80066a6:	f53f af2d 	bmi.w	8006504 <_svfiprintf_r+0x28>
 80066aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066ac:	e72c      	b.n	8006508 <_svfiprintf_r+0x2c>
 80066ae:	ab03      	add	r3, sp, #12
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	462a      	mov	r2, r5
 80066b4:	4638      	mov	r0, r7
 80066b6:	4b06      	ldr	r3, [pc, #24]	@ (80066d0 <_svfiprintf_r+0x1f4>)
 80066b8:	a904      	add	r1, sp, #16
 80066ba:	f000 fa4b 	bl	8006b54 <_printf_i>
 80066be:	e7ed      	b.n	800669c <_svfiprintf_r+0x1c0>
 80066c0:	080075fa 	.word	0x080075fa
 80066c4:	08007600 	.word	0x08007600
 80066c8:	08007604 	.word	0x08007604
 80066cc:	00000000 	.word	0x00000000
 80066d0:	08006425 	.word	0x08006425

080066d4 <_sungetc_r>:
 80066d4:	b538      	push	{r3, r4, r5, lr}
 80066d6:	1c4b      	adds	r3, r1, #1
 80066d8:	4614      	mov	r4, r2
 80066da:	d103      	bne.n	80066e4 <_sungetc_r+0x10>
 80066dc:	f04f 35ff 	mov.w	r5, #4294967295
 80066e0:	4628      	mov	r0, r5
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	8993      	ldrh	r3, [r2, #12]
 80066e6:	b2cd      	uxtb	r5, r1
 80066e8:	f023 0320 	bic.w	r3, r3, #32
 80066ec:	8193      	strh	r3, [r2, #12]
 80066ee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066f0:	6852      	ldr	r2, [r2, #4]
 80066f2:	b18b      	cbz	r3, 8006718 <_sungetc_r+0x44>
 80066f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80066f6:	4293      	cmp	r3, r2
 80066f8:	dd08      	ble.n	800670c <_sungetc_r+0x38>
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	1e5a      	subs	r2, r3, #1
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006704:	6863      	ldr	r3, [r4, #4]
 8006706:	3301      	adds	r3, #1
 8006708:	6063      	str	r3, [r4, #4]
 800670a:	e7e9      	b.n	80066e0 <_sungetc_r+0xc>
 800670c:	4621      	mov	r1, r4
 800670e:	f000 fcc4 	bl	800709a <__submore>
 8006712:	2800      	cmp	r0, #0
 8006714:	d0f1      	beq.n	80066fa <_sungetc_r+0x26>
 8006716:	e7e1      	b.n	80066dc <_sungetc_r+0x8>
 8006718:	6921      	ldr	r1, [r4, #16]
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	b151      	cbz	r1, 8006734 <_sungetc_r+0x60>
 800671e:	4299      	cmp	r1, r3
 8006720:	d208      	bcs.n	8006734 <_sungetc_r+0x60>
 8006722:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006726:	42a9      	cmp	r1, r5
 8006728:	d104      	bne.n	8006734 <_sungetc_r+0x60>
 800672a:	3b01      	subs	r3, #1
 800672c:	3201      	adds	r2, #1
 800672e:	6023      	str	r3, [r4, #0]
 8006730:	6062      	str	r2, [r4, #4]
 8006732:	e7d5      	b.n	80066e0 <_sungetc_r+0xc>
 8006734:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006738:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800673c:	6363      	str	r3, [r4, #52]	@ 0x34
 800673e:	2303      	movs	r3, #3
 8006740:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006742:	4623      	mov	r3, r4
 8006744:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006748:	6023      	str	r3, [r4, #0]
 800674a:	2301      	movs	r3, #1
 800674c:	e7dc      	b.n	8006708 <_sungetc_r+0x34>

0800674e <__ssrefill_r>:
 800674e:	b510      	push	{r4, lr}
 8006750:	460c      	mov	r4, r1
 8006752:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006754:	b169      	cbz	r1, 8006772 <__ssrefill_r+0x24>
 8006756:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800675a:	4299      	cmp	r1, r3
 800675c:	d001      	beq.n	8006762 <__ssrefill_r+0x14>
 800675e:	f7ff fd6b 	bl	8006238 <_free_r>
 8006762:	2000      	movs	r0, #0
 8006764:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006766:	6360      	str	r0, [r4, #52]	@ 0x34
 8006768:	6063      	str	r3, [r4, #4]
 800676a:	b113      	cbz	r3, 8006772 <__ssrefill_r+0x24>
 800676c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800676e:	6023      	str	r3, [r4, #0]
 8006770:	bd10      	pop	{r4, pc}
 8006772:	6923      	ldr	r3, [r4, #16]
 8006774:	f04f 30ff 	mov.w	r0, #4294967295
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	2300      	movs	r3, #0
 800677c:	6063      	str	r3, [r4, #4]
 800677e:	89a3      	ldrh	r3, [r4, #12]
 8006780:	f043 0320 	orr.w	r3, r3, #32
 8006784:	81a3      	strh	r3, [r4, #12]
 8006786:	e7f3      	b.n	8006770 <__ssrefill_r+0x22>

08006788 <__ssvfiscanf_r>:
 8006788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	460c      	mov	r4, r1
 800678e:	2100      	movs	r1, #0
 8006790:	4606      	mov	r6, r0
 8006792:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8006796:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800679a:	49ab      	ldr	r1, [pc, #684]	@ (8006a48 <__ssvfiscanf_r+0x2c0>)
 800679c:	f10d 0804 	add.w	r8, sp, #4
 80067a0:	91a0      	str	r1, [sp, #640]	@ 0x280
 80067a2:	49aa      	ldr	r1, [pc, #680]	@ (8006a4c <__ssvfiscanf_r+0x2c4>)
 80067a4:	4faa      	ldr	r7, [pc, #680]	@ (8006a50 <__ssvfiscanf_r+0x2c8>)
 80067a6:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80067aa:	91a1      	str	r1, [sp, #644]	@ 0x284
 80067ac:	9300      	str	r3, [sp, #0]
 80067ae:	f892 9000 	ldrb.w	r9, [r2]
 80067b2:	f1b9 0f00 	cmp.w	r9, #0
 80067b6:	f000 8159 	beq.w	8006a6c <__ssvfiscanf_r+0x2e4>
 80067ba:	f817 3009 	ldrb.w	r3, [r7, r9]
 80067be:	1c55      	adds	r5, r2, #1
 80067c0:	f013 0308 	ands.w	r3, r3, #8
 80067c4:	d019      	beq.n	80067fa <__ssvfiscanf_r+0x72>
 80067c6:	6863      	ldr	r3, [r4, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	dd0f      	ble.n	80067ec <__ssvfiscanf_r+0x64>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	781a      	ldrb	r2, [r3, #0]
 80067d0:	5cba      	ldrb	r2, [r7, r2]
 80067d2:	0712      	lsls	r2, r2, #28
 80067d4:	d401      	bmi.n	80067da <__ssvfiscanf_r+0x52>
 80067d6:	462a      	mov	r2, r5
 80067d8:	e7e9      	b.n	80067ae <__ssvfiscanf_r+0x26>
 80067da:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80067dc:	3301      	adds	r3, #1
 80067de:	3201      	adds	r2, #1
 80067e0:	9245      	str	r2, [sp, #276]	@ 0x114
 80067e2:	6862      	ldr	r2, [r4, #4]
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	3a01      	subs	r2, #1
 80067e8:	6062      	str	r2, [r4, #4]
 80067ea:	e7ec      	b.n	80067c6 <__ssvfiscanf_r+0x3e>
 80067ec:	4621      	mov	r1, r4
 80067ee:	4630      	mov	r0, r6
 80067f0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80067f2:	4798      	blx	r3
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d0e9      	beq.n	80067cc <__ssvfiscanf_r+0x44>
 80067f8:	e7ed      	b.n	80067d6 <__ssvfiscanf_r+0x4e>
 80067fa:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80067fe:	f040 8086 	bne.w	800690e <__ssvfiscanf_r+0x186>
 8006802:	9341      	str	r3, [sp, #260]	@ 0x104
 8006804:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006806:	7853      	ldrb	r3, [r2, #1]
 8006808:	2b2a      	cmp	r3, #42	@ 0x2a
 800680a:	bf04      	itt	eq
 800680c:	2310      	moveq	r3, #16
 800680e:	1c95      	addeq	r5, r2, #2
 8006810:	f04f 020a 	mov.w	r2, #10
 8006814:	bf08      	it	eq
 8006816:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006818:	46aa      	mov	sl, r5
 800681a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800681e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006822:	2b09      	cmp	r3, #9
 8006824:	d91e      	bls.n	8006864 <__ssvfiscanf_r+0xdc>
 8006826:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8006a54 <__ssvfiscanf_r+0x2cc>
 800682a:	2203      	movs	r2, #3
 800682c:	4658      	mov	r0, fp
 800682e:	f000 fc97 	bl	8007160 <memchr>
 8006832:	b138      	cbz	r0, 8006844 <__ssvfiscanf_r+0xbc>
 8006834:	2301      	movs	r3, #1
 8006836:	4655      	mov	r5, sl
 8006838:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800683a:	eba0 000b 	sub.w	r0, r0, fp
 800683e:	4083      	lsls	r3, r0
 8006840:	4313      	orrs	r3, r2
 8006842:	9341      	str	r3, [sp, #260]	@ 0x104
 8006844:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006848:	2b78      	cmp	r3, #120	@ 0x78
 800684a:	d806      	bhi.n	800685a <__ssvfiscanf_r+0xd2>
 800684c:	2b57      	cmp	r3, #87	@ 0x57
 800684e:	d810      	bhi.n	8006872 <__ssvfiscanf_r+0xea>
 8006850:	2b25      	cmp	r3, #37	@ 0x25
 8006852:	d05c      	beq.n	800690e <__ssvfiscanf_r+0x186>
 8006854:	d856      	bhi.n	8006904 <__ssvfiscanf_r+0x17c>
 8006856:	2b00      	cmp	r3, #0
 8006858:	d074      	beq.n	8006944 <__ssvfiscanf_r+0x1bc>
 800685a:	2303      	movs	r3, #3
 800685c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800685e:	230a      	movs	r3, #10
 8006860:	9342      	str	r3, [sp, #264]	@ 0x108
 8006862:	e087      	b.n	8006974 <__ssvfiscanf_r+0x1ec>
 8006864:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006866:	4655      	mov	r5, sl
 8006868:	fb02 1103 	mla	r1, r2, r3, r1
 800686c:	3930      	subs	r1, #48	@ 0x30
 800686e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006870:	e7d2      	b.n	8006818 <__ssvfiscanf_r+0x90>
 8006872:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006876:	2a20      	cmp	r2, #32
 8006878:	d8ef      	bhi.n	800685a <__ssvfiscanf_r+0xd2>
 800687a:	a101      	add	r1, pc, #4	@ (adr r1, 8006880 <__ssvfiscanf_r+0xf8>)
 800687c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006880:	08006953 	.word	0x08006953
 8006884:	0800685b 	.word	0x0800685b
 8006888:	0800685b 	.word	0x0800685b
 800688c:	080069ad 	.word	0x080069ad
 8006890:	0800685b 	.word	0x0800685b
 8006894:	0800685b 	.word	0x0800685b
 8006898:	0800685b 	.word	0x0800685b
 800689c:	0800685b 	.word	0x0800685b
 80068a0:	0800685b 	.word	0x0800685b
 80068a4:	0800685b 	.word	0x0800685b
 80068a8:	0800685b 	.word	0x0800685b
 80068ac:	080069c3 	.word	0x080069c3
 80068b0:	080069a9 	.word	0x080069a9
 80068b4:	0800690b 	.word	0x0800690b
 80068b8:	0800690b 	.word	0x0800690b
 80068bc:	0800690b 	.word	0x0800690b
 80068c0:	0800685b 	.word	0x0800685b
 80068c4:	08006965 	.word	0x08006965
 80068c8:	0800685b 	.word	0x0800685b
 80068cc:	0800685b 	.word	0x0800685b
 80068d0:	0800685b 	.word	0x0800685b
 80068d4:	0800685b 	.word	0x0800685b
 80068d8:	080069d3 	.word	0x080069d3
 80068dc:	0800696d 	.word	0x0800696d
 80068e0:	0800694b 	.word	0x0800694b
 80068e4:	0800685b 	.word	0x0800685b
 80068e8:	0800685b 	.word	0x0800685b
 80068ec:	080069cf 	.word	0x080069cf
 80068f0:	0800685b 	.word	0x0800685b
 80068f4:	080069a9 	.word	0x080069a9
 80068f8:	0800685b 	.word	0x0800685b
 80068fc:	0800685b 	.word	0x0800685b
 8006900:	08006953 	.word	0x08006953
 8006904:	3b45      	subs	r3, #69	@ 0x45
 8006906:	2b02      	cmp	r3, #2
 8006908:	d8a7      	bhi.n	800685a <__ssvfiscanf_r+0xd2>
 800690a:	2305      	movs	r3, #5
 800690c:	e031      	b.n	8006972 <__ssvfiscanf_r+0x1ea>
 800690e:	6863      	ldr	r3, [r4, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	dd0d      	ble.n	8006930 <__ssvfiscanf_r+0x1a8>
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	781a      	ldrb	r2, [r3, #0]
 8006918:	454a      	cmp	r2, r9
 800691a:	f040 80a7 	bne.w	8006a6c <__ssvfiscanf_r+0x2e4>
 800691e:	3301      	adds	r3, #1
 8006920:	6862      	ldr	r2, [r4, #4]
 8006922:	6023      	str	r3, [r4, #0]
 8006924:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006926:	3a01      	subs	r2, #1
 8006928:	3301      	adds	r3, #1
 800692a:	6062      	str	r2, [r4, #4]
 800692c:	9345      	str	r3, [sp, #276]	@ 0x114
 800692e:	e752      	b.n	80067d6 <__ssvfiscanf_r+0x4e>
 8006930:	4621      	mov	r1, r4
 8006932:	4630      	mov	r0, r6
 8006934:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006936:	4798      	blx	r3
 8006938:	2800      	cmp	r0, #0
 800693a:	d0eb      	beq.n	8006914 <__ssvfiscanf_r+0x18c>
 800693c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800693e:	2800      	cmp	r0, #0
 8006940:	f040 808c 	bne.w	8006a5c <__ssvfiscanf_r+0x2d4>
 8006944:	f04f 30ff 	mov.w	r0, #4294967295
 8006948:	e08c      	b.n	8006a64 <__ssvfiscanf_r+0x2dc>
 800694a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800694c:	f042 0220 	orr.w	r2, r2, #32
 8006950:	9241      	str	r2, [sp, #260]	@ 0x104
 8006952:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006958:	9241      	str	r2, [sp, #260]	@ 0x104
 800695a:	2210      	movs	r2, #16
 800695c:	2b6e      	cmp	r3, #110	@ 0x6e
 800695e:	9242      	str	r2, [sp, #264]	@ 0x108
 8006960:	d902      	bls.n	8006968 <__ssvfiscanf_r+0x1e0>
 8006962:	e005      	b.n	8006970 <__ssvfiscanf_r+0x1e8>
 8006964:	2300      	movs	r3, #0
 8006966:	9342      	str	r3, [sp, #264]	@ 0x108
 8006968:	2303      	movs	r3, #3
 800696a:	e002      	b.n	8006972 <__ssvfiscanf_r+0x1ea>
 800696c:	2308      	movs	r3, #8
 800696e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006970:	2304      	movs	r3, #4
 8006972:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006974:	6863      	ldr	r3, [r4, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	dd39      	ble.n	80069ee <__ssvfiscanf_r+0x266>
 800697a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800697c:	0659      	lsls	r1, r3, #25
 800697e:	d404      	bmi.n	800698a <__ssvfiscanf_r+0x202>
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	781a      	ldrb	r2, [r3, #0]
 8006984:	5cba      	ldrb	r2, [r7, r2]
 8006986:	0712      	lsls	r2, r2, #28
 8006988:	d438      	bmi.n	80069fc <__ssvfiscanf_r+0x274>
 800698a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800698c:	2b02      	cmp	r3, #2
 800698e:	dc47      	bgt.n	8006a20 <__ssvfiscanf_r+0x298>
 8006990:	466b      	mov	r3, sp
 8006992:	4622      	mov	r2, r4
 8006994:	4630      	mov	r0, r6
 8006996:	a941      	add	r1, sp, #260	@ 0x104
 8006998:	f000 f9fa 	bl	8006d90 <_scanf_chars>
 800699c:	2801      	cmp	r0, #1
 800699e:	d065      	beq.n	8006a6c <__ssvfiscanf_r+0x2e4>
 80069a0:	2802      	cmp	r0, #2
 80069a2:	f47f af18 	bne.w	80067d6 <__ssvfiscanf_r+0x4e>
 80069a6:	e7c9      	b.n	800693c <__ssvfiscanf_r+0x1b4>
 80069a8:	220a      	movs	r2, #10
 80069aa:	e7d7      	b.n	800695c <__ssvfiscanf_r+0x1d4>
 80069ac:	4629      	mov	r1, r5
 80069ae:	4640      	mov	r0, r8
 80069b0:	f000 fb3a 	bl	8007028 <__sccl>
 80069b4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80069b6:	4605      	mov	r5, r0
 80069b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069bc:	9341      	str	r3, [sp, #260]	@ 0x104
 80069be:	2301      	movs	r3, #1
 80069c0:	e7d7      	b.n	8006972 <__ssvfiscanf_r+0x1ea>
 80069c2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80069c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069c8:	9341      	str	r3, [sp, #260]	@ 0x104
 80069ca:	2300      	movs	r3, #0
 80069cc:	e7d1      	b.n	8006972 <__ssvfiscanf_r+0x1ea>
 80069ce:	2302      	movs	r3, #2
 80069d0:	e7cf      	b.n	8006972 <__ssvfiscanf_r+0x1ea>
 80069d2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80069d4:	06c3      	lsls	r3, r0, #27
 80069d6:	f53f aefe 	bmi.w	80067d6 <__ssvfiscanf_r+0x4e>
 80069da:	9b00      	ldr	r3, [sp, #0]
 80069dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80069de:	1d19      	adds	r1, r3, #4
 80069e0:	9100      	str	r1, [sp, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	07c0      	lsls	r0, r0, #31
 80069e6:	bf4c      	ite	mi
 80069e8:	801a      	strhmi	r2, [r3, #0]
 80069ea:	601a      	strpl	r2, [r3, #0]
 80069ec:	e6f3      	b.n	80067d6 <__ssvfiscanf_r+0x4e>
 80069ee:	4621      	mov	r1, r4
 80069f0:	4630      	mov	r0, r6
 80069f2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80069f4:	4798      	blx	r3
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d0bf      	beq.n	800697a <__ssvfiscanf_r+0x1f2>
 80069fa:	e79f      	b.n	800693c <__ssvfiscanf_r+0x1b4>
 80069fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80069fe:	3201      	adds	r2, #1
 8006a00:	9245      	str	r2, [sp, #276]	@ 0x114
 8006a02:	6862      	ldr	r2, [r4, #4]
 8006a04:	3a01      	subs	r2, #1
 8006a06:	2a00      	cmp	r2, #0
 8006a08:	6062      	str	r2, [r4, #4]
 8006a0a:	dd02      	ble.n	8006a12 <__ssvfiscanf_r+0x28a>
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	6023      	str	r3, [r4, #0]
 8006a10:	e7b6      	b.n	8006980 <__ssvfiscanf_r+0x1f8>
 8006a12:	4621      	mov	r1, r4
 8006a14:	4630      	mov	r0, r6
 8006a16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006a18:	4798      	blx	r3
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	d0b0      	beq.n	8006980 <__ssvfiscanf_r+0x1f8>
 8006a1e:	e78d      	b.n	800693c <__ssvfiscanf_r+0x1b4>
 8006a20:	2b04      	cmp	r3, #4
 8006a22:	dc06      	bgt.n	8006a32 <__ssvfiscanf_r+0x2aa>
 8006a24:	466b      	mov	r3, sp
 8006a26:	4622      	mov	r2, r4
 8006a28:	4630      	mov	r0, r6
 8006a2a:	a941      	add	r1, sp, #260	@ 0x104
 8006a2c:	f000 fa0a 	bl	8006e44 <_scanf_i>
 8006a30:	e7b4      	b.n	800699c <__ssvfiscanf_r+0x214>
 8006a32:	4b09      	ldr	r3, [pc, #36]	@ (8006a58 <__ssvfiscanf_r+0x2d0>)
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f43f aece 	beq.w	80067d6 <__ssvfiscanf_r+0x4e>
 8006a3a:	466b      	mov	r3, sp
 8006a3c:	4622      	mov	r2, r4
 8006a3e:	4630      	mov	r0, r6
 8006a40:	a941      	add	r1, sp, #260	@ 0x104
 8006a42:	f3af 8000 	nop.w
 8006a46:	e7a9      	b.n	800699c <__ssvfiscanf_r+0x214>
 8006a48:	080066d5 	.word	0x080066d5
 8006a4c:	0800674f 	.word	0x0800674f
 8006a50:	0800766b 	.word	0x0800766b
 8006a54:	08007600 	.word	0x08007600
 8006a58:	00000000 	.word	0x00000000
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	065b      	lsls	r3, r3, #25
 8006a60:	f53f af70 	bmi.w	8006944 <__ssvfiscanf_r+0x1bc>
 8006a64:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006a6e:	e7f9      	b.n	8006a64 <__ssvfiscanf_r+0x2dc>

08006a70 <_printf_common>:
 8006a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a74:	4616      	mov	r6, r2
 8006a76:	4698      	mov	r8, r3
 8006a78:	688a      	ldr	r2, [r1, #8]
 8006a7a:	690b      	ldr	r3, [r1, #16]
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	bfb8      	it	lt
 8006a82:	4613      	movlt	r3, r2
 8006a84:	6033      	str	r3, [r6, #0]
 8006a86:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a90:	b10a      	cbz	r2, 8006a96 <_printf_common+0x26>
 8006a92:	3301      	adds	r3, #1
 8006a94:	6033      	str	r3, [r6, #0]
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	0699      	lsls	r1, r3, #26
 8006a9a:	bf42      	ittt	mi
 8006a9c:	6833      	ldrmi	r3, [r6, #0]
 8006a9e:	3302      	addmi	r3, #2
 8006aa0:	6033      	strmi	r3, [r6, #0]
 8006aa2:	6825      	ldr	r5, [r4, #0]
 8006aa4:	f015 0506 	ands.w	r5, r5, #6
 8006aa8:	d106      	bne.n	8006ab8 <_printf_common+0x48>
 8006aaa:	f104 0a19 	add.w	sl, r4, #25
 8006aae:	68e3      	ldr	r3, [r4, #12]
 8006ab0:	6832      	ldr	r2, [r6, #0]
 8006ab2:	1a9b      	subs	r3, r3, r2
 8006ab4:	42ab      	cmp	r3, r5
 8006ab6:	dc2b      	bgt.n	8006b10 <_printf_common+0xa0>
 8006ab8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006abc:	6822      	ldr	r2, [r4, #0]
 8006abe:	3b00      	subs	r3, #0
 8006ac0:	bf18      	it	ne
 8006ac2:	2301      	movne	r3, #1
 8006ac4:	0692      	lsls	r2, r2, #26
 8006ac6:	d430      	bmi.n	8006b2a <_printf_common+0xba>
 8006ac8:	4641      	mov	r1, r8
 8006aca:	4638      	mov	r0, r7
 8006acc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ad0:	47c8      	blx	r9
 8006ad2:	3001      	adds	r0, #1
 8006ad4:	d023      	beq.n	8006b1e <_printf_common+0xae>
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	6922      	ldr	r2, [r4, #16]
 8006ada:	f003 0306 	and.w	r3, r3, #6
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	bf14      	ite	ne
 8006ae2:	2500      	movne	r5, #0
 8006ae4:	6833      	ldreq	r3, [r6, #0]
 8006ae6:	f04f 0600 	mov.w	r6, #0
 8006aea:	bf08      	it	eq
 8006aec:	68e5      	ldreq	r5, [r4, #12]
 8006aee:	f104 041a 	add.w	r4, r4, #26
 8006af2:	bf08      	it	eq
 8006af4:	1aed      	subeq	r5, r5, r3
 8006af6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006afa:	bf08      	it	eq
 8006afc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b00:	4293      	cmp	r3, r2
 8006b02:	bfc4      	itt	gt
 8006b04:	1a9b      	subgt	r3, r3, r2
 8006b06:	18ed      	addgt	r5, r5, r3
 8006b08:	42b5      	cmp	r5, r6
 8006b0a:	d11a      	bne.n	8006b42 <_printf_common+0xd2>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	e008      	b.n	8006b22 <_printf_common+0xb2>
 8006b10:	2301      	movs	r3, #1
 8006b12:	4652      	mov	r2, sl
 8006b14:	4641      	mov	r1, r8
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c8      	blx	r9
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d103      	bne.n	8006b26 <_printf_common+0xb6>
 8006b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b26:	3501      	adds	r5, #1
 8006b28:	e7c1      	b.n	8006aae <_printf_common+0x3e>
 8006b2a:	2030      	movs	r0, #48	@ 0x30
 8006b2c:	18e1      	adds	r1, r4, r3
 8006b2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b32:	1c5a      	adds	r2, r3, #1
 8006b34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b38:	4422      	add	r2, r4
 8006b3a:	3302      	adds	r3, #2
 8006b3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b40:	e7c2      	b.n	8006ac8 <_printf_common+0x58>
 8006b42:	2301      	movs	r3, #1
 8006b44:	4622      	mov	r2, r4
 8006b46:	4641      	mov	r1, r8
 8006b48:	4638      	mov	r0, r7
 8006b4a:	47c8      	blx	r9
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	d0e6      	beq.n	8006b1e <_printf_common+0xae>
 8006b50:	3601      	adds	r6, #1
 8006b52:	e7d9      	b.n	8006b08 <_printf_common+0x98>

08006b54 <_printf_i>:
 8006b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b58:	7e0f      	ldrb	r7, [r1, #24]
 8006b5a:	4691      	mov	r9, r2
 8006b5c:	2f78      	cmp	r7, #120	@ 0x78
 8006b5e:	4680      	mov	r8, r0
 8006b60:	460c      	mov	r4, r1
 8006b62:	469a      	mov	sl, r3
 8006b64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b6a:	d807      	bhi.n	8006b7c <_printf_i+0x28>
 8006b6c:	2f62      	cmp	r7, #98	@ 0x62
 8006b6e:	d80a      	bhi.n	8006b86 <_printf_i+0x32>
 8006b70:	2f00      	cmp	r7, #0
 8006b72:	f000 80d1 	beq.w	8006d18 <_printf_i+0x1c4>
 8006b76:	2f58      	cmp	r7, #88	@ 0x58
 8006b78:	f000 80b8 	beq.w	8006cec <_printf_i+0x198>
 8006b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b84:	e03a      	b.n	8006bfc <_printf_i+0xa8>
 8006b86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b8a:	2b15      	cmp	r3, #21
 8006b8c:	d8f6      	bhi.n	8006b7c <_printf_i+0x28>
 8006b8e:	a101      	add	r1, pc, #4	@ (adr r1, 8006b94 <_printf_i+0x40>)
 8006b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b94:	08006bed 	.word	0x08006bed
 8006b98:	08006c01 	.word	0x08006c01
 8006b9c:	08006b7d 	.word	0x08006b7d
 8006ba0:	08006b7d 	.word	0x08006b7d
 8006ba4:	08006b7d 	.word	0x08006b7d
 8006ba8:	08006b7d 	.word	0x08006b7d
 8006bac:	08006c01 	.word	0x08006c01
 8006bb0:	08006b7d 	.word	0x08006b7d
 8006bb4:	08006b7d 	.word	0x08006b7d
 8006bb8:	08006b7d 	.word	0x08006b7d
 8006bbc:	08006b7d 	.word	0x08006b7d
 8006bc0:	08006cff 	.word	0x08006cff
 8006bc4:	08006c2b 	.word	0x08006c2b
 8006bc8:	08006cb9 	.word	0x08006cb9
 8006bcc:	08006b7d 	.word	0x08006b7d
 8006bd0:	08006b7d 	.word	0x08006b7d
 8006bd4:	08006d21 	.word	0x08006d21
 8006bd8:	08006b7d 	.word	0x08006b7d
 8006bdc:	08006c2b 	.word	0x08006c2b
 8006be0:	08006b7d 	.word	0x08006b7d
 8006be4:	08006b7d 	.word	0x08006b7d
 8006be8:	08006cc1 	.word	0x08006cc1
 8006bec:	6833      	ldr	r3, [r6, #0]
 8006bee:	1d1a      	adds	r2, r3, #4
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6032      	str	r2, [r6, #0]
 8006bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e09c      	b.n	8006d3a <_printf_i+0x1e6>
 8006c00:	6833      	ldr	r3, [r6, #0]
 8006c02:	6820      	ldr	r0, [r4, #0]
 8006c04:	1d19      	adds	r1, r3, #4
 8006c06:	6031      	str	r1, [r6, #0]
 8006c08:	0606      	lsls	r6, r0, #24
 8006c0a:	d501      	bpl.n	8006c10 <_printf_i+0xbc>
 8006c0c:	681d      	ldr	r5, [r3, #0]
 8006c0e:	e003      	b.n	8006c18 <_printf_i+0xc4>
 8006c10:	0645      	lsls	r5, r0, #25
 8006c12:	d5fb      	bpl.n	8006c0c <_printf_i+0xb8>
 8006c14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c18:	2d00      	cmp	r5, #0
 8006c1a:	da03      	bge.n	8006c24 <_printf_i+0xd0>
 8006c1c:	232d      	movs	r3, #45	@ 0x2d
 8006c1e:	426d      	negs	r5, r5
 8006c20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c24:	230a      	movs	r3, #10
 8006c26:	4858      	ldr	r0, [pc, #352]	@ (8006d88 <_printf_i+0x234>)
 8006c28:	e011      	b.n	8006c4e <_printf_i+0xfa>
 8006c2a:	6821      	ldr	r1, [r4, #0]
 8006c2c:	6833      	ldr	r3, [r6, #0]
 8006c2e:	0608      	lsls	r0, r1, #24
 8006c30:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c34:	d402      	bmi.n	8006c3c <_printf_i+0xe8>
 8006c36:	0649      	lsls	r1, r1, #25
 8006c38:	bf48      	it	mi
 8006c3a:	b2ad      	uxthmi	r5, r5
 8006c3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c3e:	6033      	str	r3, [r6, #0]
 8006c40:	bf14      	ite	ne
 8006c42:	230a      	movne	r3, #10
 8006c44:	2308      	moveq	r3, #8
 8006c46:	4850      	ldr	r0, [pc, #320]	@ (8006d88 <_printf_i+0x234>)
 8006c48:	2100      	movs	r1, #0
 8006c4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c4e:	6866      	ldr	r6, [r4, #4]
 8006c50:	2e00      	cmp	r6, #0
 8006c52:	60a6      	str	r6, [r4, #8]
 8006c54:	db05      	blt.n	8006c62 <_printf_i+0x10e>
 8006c56:	6821      	ldr	r1, [r4, #0]
 8006c58:	432e      	orrs	r6, r5
 8006c5a:	f021 0104 	bic.w	r1, r1, #4
 8006c5e:	6021      	str	r1, [r4, #0]
 8006c60:	d04b      	beq.n	8006cfa <_printf_i+0x1a6>
 8006c62:	4616      	mov	r6, r2
 8006c64:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c68:	fb03 5711 	mls	r7, r3, r1, r5
 8006c6c:	5dc7      	ldrb	r7, [r0, r7]
 8006c6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c72:	462f      	mov	r7, r5
 8006c74:	42bb      	cmp	r3, r7
 8006c76:	460d      	mov	r5, r1
 8006c78:	d9f4      	bls.n	8006c64 <_printf_i+0x110>
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d10b      	bne.n	8006c96 <_printf_i+0x142>
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	07df      	lsls	r7, r3, #31
 8006c82:	d508      	bpl.n	8006c96 <_printf_i+0x142>
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	6861      	ldr	r1, [r4, #4]
 8006c88:	4299      	cmp	r1, r3
 8006c8a:	bfde      	ittt	le
 8006c8c:	2330      	movle	r3, #48	@ 0x30
 8006c8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c96:	1b92      	subs	r2, r2, r6
 8006c98:	6122      	str	r2, [r4, #16]
 8006c9a:	464b      	mov	r3, r9
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	4640      	mov	r0, r8
 8006ca0:	f8cd a000 	str.w	sl, [sp]
 8006ca4:	aa03      	add	r2, sp, #12
 8006ca6:	f7ff fee3 	bl	8006a70 <_printf_common>
 8006caa:	3001      	adds	r0, #1
 8006cac:	d14a      	bne.n	8006d44 <_printf_i+0x1f0>
 8006cae:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb2:	b004      	add	sp, #16
 8006cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	f043 0320 	orr.w	r3, r3, #32
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	2778      	movs	r7, #120	@ 0x78
 8006cc2:	4832      	ldr	r0, [pc, #200]	@ (8006d8c <_printf_i+0x238>)
 8006cc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	6831      	ldr	r1, [r6, #0]
 8006ccc:	061f      	lsls	r7, r3, #24
 8006cce:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cd2:	d402      	bmi.n	8006cda <_printf_i+0x186>
 8006cd4:	065f      	lsls	r7, r3, #25
 8006cd6:	bf48      	it	mi
 8006cd8:	b2ad      	uxthmi	r5, r5
 8006cda:	6031      	str	r1, [r6, #0]
 8006cdc:	07d9      	lsls	r1, r3, #31
 8006cde:	bf44      	itt	mi
 8006ce0:	f043 0320 	orrmi.w	r3, r3, #32
 8006ce4:	6023      	strmi	r3, [r4, #0]
 8006ce6:	b11d      	cbz	r5, 8006cf0 <_printf_i+0x19c>
 8006ce8:	2310      	movs	r3, #16
 8006cea:	e7ad      	b.n	8006c48 <_printf_i+0xf4>
 8006cec:	4826      	ldr	r0, [pc, #152]	@ (8006d88 <_printf_i+0x234>)
 8006cee:	e7e9      	b.n	8006cc4 <_printf_i+0x170>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	f023 0320 	bic.w	r3, r3, #32
 8006cf6:	6023      	str	r3, [r4, #0]
 8006cf8:	e7f6      	b.n	8006ce8 <_printf_i+0x194>
 8006cfa:	4616      	mov	r6, r2
 8006cfc:	e7bd      	b.n	8006c7a <_printf_i+0x126>
 8006cfe:	6833      	ldr	r3, [r6, #0]
 8006d00:	6825      	ldr	r5, [r4, #0]
 8006d02:	1d18      	adds	r0, r3, #4
 8006d04:	6961      	ldr	r1, [r4, #20]
 8006d06:	6030      	str	r0, [r6, #0]
 8006d08:	062e      	lsls	r6, r5, #24
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	d501      	bpl.n	8006d12 <_printf_i+0x1be>
 8006d0e:	6019      	str	r1, [r3, #0]
 8006d10:	e002      	b.n	8006d18 <_printf_i+0x1c4>
 8006d12:	0668      	lsls	r0, r5, #25
 8006d14:	d5fb      	bpl.n	8006d0e <_printf_i+0x1ba>
 8006d16:	8019      	strh	r1, [r3, #0]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	4616      	mov	r6, r2
 8006d1c:	6123      	str	r3, [r4, #16]
 8006d1e:	e7bc      	b.n	8006c9a <_printf_i+0x146>
 8006d20:	6833      	ldr	r3, [r6, #0]
 8006d22:	2100      	movs	r1, #0
 8006d24:	1d1a      	adds	r2, r3, #4
 8006d26:	6032      	str	r2, [r6, #0]
 8006d28:	681e      	ldr	r6, [r3, #0]
 8006d2a:	6862      	ldr	r2, [r4, #4]
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	f000 fa17 	bl	8007160 <memchr>
 8006d32:	b108      	cbz	r0, 8006d38 <_printf_i+0x1e4>
 8006d34:	1b80      	subs	r0, r0, r6
 8006d36:	6060      	str	r0, [r4, #4]
 8006d38:	6863      	ldr	r3, [r4, #4]
 8006d3a:	6123      	str	r3, [r4, #16]
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d42:	e7aa      	b.n	8006c9a <_printf_i+0x146>
 8006d44:	4632      	mov	r2, r6
 8006d46:	4649      	mov	r1, r9
 8006d48:	4640      	mov	r0, r8
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	47d0      	blx	sl
 8006d4e:	3001      	adds	r0, #1
 8006d50:	d0ad      	beq.n	8006cae <_printf_i+0x15a>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	079b      	lsls	r3, r3, #30
 8006d56:	d413      	bmi.n	8006d80 <_printf_i+0x22c>
 8006d58:	68e0      	ldr	r0, [r4, #12]
 8006d5a:	9b03      	ldr	r3, [sp, #12]
 8006d5c:	4298      	cmp	r0, r3
 8006d5e:	bfb8      	it	lt
 8006d60:	4618      	movlt	r0, r3
 8006d62:	e7a6      	b.n	8006cb2 <_printf_i+0x15e>
 8006d64:	2301      	movs	r3, #1
 8006d66:	4632      	mov	r2, r6
 8006d68:	4649      	mov	r1, r9
 8006d6a:	4640      	mov	r0, r8
 8006d6c:	47d0      	blx	sl
 8006d6e:	3001      	adds	r0, #1
 8006d70:	d09d      	beq.n	8006cae <_printf_i+0x15a>
 8006d72:	3501      	adds	r5, #1
 8006d74:	68e3      	ldr	r3, [r4, #12]
 8006d76:	9903      	ldr	r1, [sp, #12]
 8006d78:	1a5b      	subs	r3, r3, r1
 8006d7a:	42ab      	cmp	r3, r5
 8006d7c:	dcf2      	bgt.n	8006d64 <_printf_i+0x210>
 8006d7e:	e7eb      	b.n	8006d58 <_printf_i+0x204>
 8006d80:	2500      	movs	r5, #0
 8006d82:	f104 0619 	add.w	r6, r4, #25
 8006d86:	e7f5      	b.n	8006d74 <_printf_i+0x220>
 8006d88:	0800760b 	.word	0x0800760b
 8006d8c:	0800761c 	.word	0x0800761c

08006d90 <_scanf_chars>:
 8006d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d94:	4615      	mov	r5, r2
 8006d96:	688a      	ldr	r2, [r1, #8]
 8006d98:	4680      	mov	r8, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	b932      	cbnz	r2, 8006dac <_scanf_chars+0x1c>
 8006d9e:	698a      	ldr	r2, [r1, #24]
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	bf14      	ite	ne
 8006da4:	f04f 32ff 	movne.w	r2, #4294967295
 8006da8:	2201      	moveq	r2, #1
 8006daa:	608a      	str	r2, [r1, #8]
 8006dac:	2700      	movs	r7, #0
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8006e40 <_scanf_chars+0xb0>
 8006db4:	06d1      	lsls	r1, r2, #27
 8006db6:	bf5f      	itttt	pl
 8006db8:	681a      	ldrpl	r2, [r3, #0]
 8006dba:	1d11      	addpl	r1, r2, #4
 8006dbc:	6019      	strpl	r1, [r3, #0]
 8006dbe:	6816      	ldrpl	r6, [r2, #0]
 8006dc0:	69a0      	ldr	r0, [r4, #24]
 8006dc2:	b188      	cbz	r0, 8006de8 <_scanf_chars+0x58>
 8006dc4:	2801      	cmp	r0, #1
 8006dc6:	d107      	bne.n	8006dd8 <_scanf_chars+0x48>
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	781a      	ldrb	r2, [r3, #0]
 8006dcc:	6963      	ldr	r3, [r4, #20]
 8006dce:	5c9b      	ldrb	r3, [r3, r2]
 8006dd0:	b953      	cbnz	r3, 8006de8 <_scanf_chars+0x58>
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	d031      	beq.n	8006e3a <_scanf_chars+0xaa>
 8006dd6:	e022      	b.n	8006e1e <_scanf_chars+0x8e>
 8006dd8:	2802      	cmp	r0, #2
 8006dda:	d120      	bne.n	8006e1e <_scanf_chars+0x8e>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	f819 3003 	ldrb.w	r3, [r9, r3]
 8006de4:	071b      	lsls	r3, r3, #28
 8006de6:	d41a      	bmi.n	8006e1e <_scanf_chars+0x8e>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	3701      	adds	r7, #1
 8006dec:	06da      	lsls	r2, r3, #27
 8006dee:	bf5e      	ittt	pl
 8006df0:	682b      	ldrpl	r3, [r5, #0]
 8006df2:	781b      	ldrbpl	r3, [r3, #0]
 8006df4:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006df8:	682a      	ldr	r2, [r5, #0]
 8006dfa:	686b      	ldr	r3, [r5, #4]
 8006dfc:	3201      	adds	r2, #1
 8006dfe:	602a      	str	r2, [r5, #0]
 8006e00:	68a2      	ldr	r2, [r4, #8]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	3a01      	subs	r2, #1
 8006e06:	606b      	str	r3, [r5, #4]
 8006e08:	60a2      	str	r2, [r4, #8]
 8006e0a:	b142      	cbz	r2, 8006e1e <_scanf_chars+0x8e>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	dcd7      	bgt.n	8006dc0 <_scanf_chars+0x30>
 8006e10:	4629      	mov	r1, r5
 8006e12:	4640      	mov	r0, r8
 8006e14:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e18:	4798      	blx	r3
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	d0d0      	beq.n	8006dc0 <_scanf_chars+0x30>
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	f013 0310 	ands.w	r3, r3, #16
 8006e24:	d105      	bne.n	8006e32 <_scanf_chars+0xa2>
 8006e26:	68e2      	ldr	r2, [r4, #12]
 8006e28:	3201      	adds	r2, #1
 8006e2a:	60e2      	str	r2, [r4, #12]
 8006e2c:	69a2      	ldr	r2, [r4, #24]
 8006e2e:	b102      	cbz	r2, 8006e32 <_scanf_chars+0xa2>
 8006e30:	7033      	strb	r3, [r6, #0]
 8006e32:	2000      	movs	r0, #0
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	443b      	add	r3, r7
 8006e38:	6123      	str	r3, [r4, #16]
 8006e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e3e:	bf00      	nop
 8006e40:	0800766b 	.word	0x0800766b

08006e44 <_scanf_i>:
 8006e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e48:	460c      	mov	r4, r1
 8006e4a:	4698      	mov	r8, r3
 8006e4c:	4b72      	ldr	r3, [pc, #456]	@ (8007018 <_scanf_i+0x1d4>)
 8006e4e:	b087      	sub	sp, #28
 8006e50:	4682      	mov	sl, r0
 8006e52:	4616      	mov	r6, r2
 8006e54:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e58:	ab03      	add	r3, sp, #12
 8006e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800701c <_scanf_i+0x1d8>)
 8006e60:	69a1      	ldr	r1, [r4, #24]
 8006e62:	4a6f      	ldr	r2, [pc, #444]	@ (8007020 <_scanf_i+0x1dc>)
 8006e64:	4627      	mov	r7, r4
 8006e66:	2903      	cmp	r1, #3
 8006e68:	bf08      	it	eq
 8006e6a:	461a      	moveq	r2, r3
 8006e6c:	68a3      	ldr	r3, [r4, #8]
 8006e6e:	9201      	str	r2, [sp, #4]
 8006e70:	1e5a      	subs	r2, r3, #1
 8006e72:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e76:	bf81      	itttt	hi
 8006e78:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006e7c:	eb03 0905 	addhi.w	r9, r3, r5
 8006e80:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006e84:	60a3      	strhi	r3, [r4, #8]
 8006e86:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006e8a:	bf98      	it	ls
 8006e8c:	f04f 0900 	movls.w	r9, #0
 8006e90:	463d      	mov	r5, r7
 8006e92:	f04f 0b00 	mov.w	fp, #0
 8006e96:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8006e9a:	6023      	str	r3, [r4, #0]
 8006e9c:	6831      	ldr	r1, [r6, #0]
 8006e9e:	ab03      	add	r3, sp, #12
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	7809      	ldrb	r1, [r1, #0]
 8006ea4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006ea8:	f000 f95a 	bl	8007160 <memchr>
 8006eac:	b328      	cbz	r0, 8006efa <_scanf_i+0xb6>
 8006eae:	f1bb 0f01 	cmp.w	fp, #1
 8006eb2:	d159      	bne.n	8006f68 <_scanf_i+0x124>
 8006eb4:	6862      	ldr	r2, [r4, #4]
 8006eb6:	b92a      	cbnz	r2, 8006ec4 <_scanf_i+0x80>
 8006eb8:	2108      	movs	r1, #8
 8006eba:	6822      	ldr	r2, [r4, #0]
 8006ebc:	6061      	str	r1, [r4, #4]
 8006ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ec2:	6022      	str	r2, [r4, #0]
 8006ec4:	6822      	ldr	r2, [r4, #0]
 8006ec6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8006eca:	6022      	str	r2, [r4, #0]
 8006ecc:	68a2      	ldr	r2, [r4, #8]
 8006ece:	1e51      	subs	r1, r2, #1
 8006ed0:	60a1      	str	r1, [r4, #8]
 8006ed2:	b192      	cbz	r2, 8006efa <_scanf_i+0xb6>
 8006ed4:	6832      	ldr	r2, [r6, #0]
 8006ed6:	1c51      	adds	r1, r2, #1
 8006ed8:	6031      	str	r1, [r6, #0]
 8006eda:	7812      	ldrb	r2, [r2, #0]
 8006edc:	f805 2b01 	strb.w	r2, [r5], #1
 8006ee0:	6872      	ldr	r2, [r6, #4]
 8006ee2:	3a01      	subs	r2, #1
 8006ee4:	2a00      	cmp	r2, #0
 8006ee6:	6072      	str	r2, [r6, #4]
 8006ee8:	dc07      	bgt.n	8006efa <_scanf_i+0xb6>
 8006eea:	4631      	mov	r1, r6
 8006eec:	4650      	mov	r0, sl
 8006eee:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8006ef2:	4790      	blx	r2
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f040 8085 	bne.w	8007004 <_scanf_i+0x1c0>
 8006efa:	f10b 0b01 	add.w	fp, fp, #1
 8006efe:	f1bb 0f03 	cmp.w	fp, #3
 8006f02:	d1cb      	bne.n	8006e9c <_scanf_i+0x58>
 8006f04:	6863      	ldr	r3, [r4, #4]
 8006f06:	b90b      	cbnz	r3, 8006f0c <_scanf_i+0xc8>
 8006f08:	230a      	movs	r3, #10
 8006f0a:	6063      	str	r3, [r4, #4]
 8006f0c:	6863      	ldr	r3, [r4, #4]
 8006f0e:	4945      	ldr	r1, [pc, #276]	@ (8007024 <_scanf_i+0x1e0>)
 8006f10:	6960      	ldr	r0, [r4, #20]
 8006f12:	1ac9      	subs	r1, r1, r3
 8006f14:	f000 f888 	bl	8007028 <__sccl>
 8006f18:	f04f 0b00 	mov.w	fp, #0
 8006f1c:	68a3      	ldr	r3, [r4, #8]
 8006f1e:	6822      	ldr	r2, [r4, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d03d      	beq.n	8006fa0 <_scanf_i+0x15c>
 8006f24:	6831      	ldr	r1, [r6, #0]
 8006f26:	6960      	ldr	r0, [r4, #20]
 8006f28:	f891 c000 	ldrb.w	ip, [r1]
 8006f2c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006f30:	2800      	cmp	r0, #0
 8006f32:	d035      	beq.n	8006fa0 <_scanf_i+0x15c>
 8006f34:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8006f38:	d124      	bne.n	8006f84 <_scanf_i+0x140>
 8006f3a:	0510      	lsls	r0, r2, #20
 8006f3c:	d522      	bpl.n	8006f84 <_scanf_i+0x140>
 8006f3e:	f10b 0b01 	add.w	fp, fp, #1
 8006f42:	f1b9 0f00 	cmp.w	r9, #0
 8006f46:	d003      	beq.n	8006f50 <_scanf_i+0x10c>
 8006f48:	3301      	adds	r3, #1
 8006f4a:	f109 39ff 	add.w	r9, r9, #4294967295
 8006f4e:	60a3      	str	r3, [r4, #8]
 8006f50:	6873      	ldr	r3, [r6, #4]
 8006f52:	3b01      	subs	r3, #1
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	6073      	str	r3, [r6, #4]
 8006f58:	dd1b      	ble.n	8006f92 <_scanf_i+0x14e>
 8006f5a:	6833      	ldr	r3, [r6, #0]
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	6033      	str	r3, [r6, #0]
 8006f60:	68a3      	ldr	r3, [r4, #8]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	60a3      	str	r3, [r4, #8]
 8006f66:	e7d9      	b.n	8006f1c <_scanf_i+0xd8>
 8006f68:	f1bb 0f02 	cmp.w	fp, #2
 8006f6c:	d1ae      	bne.n	8006ecc <_scanf_i+0x88>
 8006f6e:	6822      	ldr	r2, [r4, #0]
 8006f70:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8006f74:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006f78:	d1c4      	bne.n	8006f04 <_scanf_i+0xc0>
 8006f7a:	2110      	movs	r1, #16
 8006f7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f80:	6061      	str	r1, [r4, #4]
 8006f82:	e7a2      	b.n	8006eca <_scanf_i+0x86>
 8006f84:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8006f88:	6022      	str	r2, [r4, #0]
 8006f8a:	780b      	ldrb	r3, [r1, #0]
 8006f8c:	f805 3b01 	strb.w	r3, [r5], #1
 8006f90:	e7de      	b.n	8006f50 <_scanf_i+0x10c>
 8006f92:	4631      	mov	r1, r6
 8006f94:	4650      	mov	r0, sl
 8006f96:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006f9a:	4798      	blx	r3
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	d0df      	beq.n	8006f60 <_scanf_i+0x11c>
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	05d9      	lsls	r1, r3, #23
 8006fa4:	d50d      	bpl.n	8006fc2 <_scanf_i+0x17e>
 8006fa6:	42bd      	cmp	r5, r7
 8006fa8:	d909      	bls.n	8006fbe <_scanf_i+0x17a>
 8006faa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006fae:	4632      	mov	r2, r6
 8006fb0:	4650      	mov	r0, sl
 8006fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fb6:	f105 39ff 	add.w	r9, r5, #4294967295
 8006fba:	4798      	blx	r3
 8006fbc:	464d      	mov	r5, r9
 8006fbe:	42bd      	cmp	r5, r7
 8006fc0:	d028      	beq.n	8007014 <_scanf_i+0x1d0>
 8006fc2:	6822      	ldr	r2, [r4, #0]
 8006fc4:	f012 0210 	ands.w	r2, r2, #16
 8006fc8:	d113      	bne.n	8006ff2 <_scanf_i+0x1ae>
 8006fca:	702a      	strb	r2, [r5, #0]
 8006fcc:	4639      	mov	r1, r7
 8006fce:	6863      	ldr	r3, [r4, #4]
 8006fd0:	4650      	mov	r0, sl
 8006fd2:	9e01      	ldr	r6, [sp, #4]
 8006fd4:	47b0      	blx	r6
 8006fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8006fda:	6821      	ldr	r1, [r4, #0]
 8006fdc:	1d1a      	adds	r2, r3, #4
 8006fde:	f8c8 2000 	str.w	r2, [r8]
 8006fe2:	f011 0f20 	tst.w	r1, #32
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	d00f      	beq.n	800700a <_scanf_i+0x1c6>
 8006fea:	6018      	str	r0, [r3, #0]
 8006fec:	68e3      	ldr	r3, [r4, #12]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	60e3      	str	r3, [r4, #12]
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	6923      	ldr	r3, [r4, #16]
 8006ff6:	1bed      	subs	r5, r5, r7
 8006ff8:	445d      	add	r5, fp
 8006ffa:	442b      	add	r3, r5
 8006ffc:	6123      	str	r3, [r4, #16]
 8006ffe:	b007      	add	sp, #28
 8007000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007004:	f04f 0b00 	mov.w	fp, #0
 8007008:	e7ca      	b.n	8006fa0 <_scanf_i+0x15c>
 800700a:	07ca      	lsls	r2, r1, #31
 800700c:	bf4c      	ite	mi
 800700e:	8018      	strhmi	r0, [r3, #0]
 8007010:	6018      	strpl	r0, [r3, #0]
 8007012:	e7eb      	b.n	8006fec <_scanf_i+0x1a8>
 8007014:	2001      	movs	r0, #1
 8007016:	e7f2      	b.n	8006ffe <_scanf_i+0x1ba>
 8007018:	08007404 	.word	0x08007404
 800701c:	080072e9 	.word	0x080072e9
 8007020:	080073c9 	.word	0x080073c9
 8007024:	0800763d 	.word	0x0800763d

08007028 <__sccl>:
 8007028:	b570      	push	{r4, r5, r6, lr}
 800702a:	780b      	ldrb	r3, [r1, #0]
 800702c:	4604      	mov	r4, r0
 800702e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007030:	bf0b      	itete	eq
 8007032:	784b      	ldrbeq	r3, [r1, #1]
 8007034:	1c4a      	addne	r2, r1, #1
 8007036:	1c8a      	addeq	r2, r1, #2
 8007038:	2100      	movne	r1, #0
 800703a:	bf08      	it	eq
 800703c:	2101      	moveq	r1, #1
 800703e:	3801      	subs	r0, #1
 8007040:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007044:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007048:	42a8      	cmp	r0, r5
 800704a:	d1fb      	bne.n	8007044 <__sccl+0x1c>
 800704c:	b90b      	cbnz	r3, 8007052 <__sccl+0x2a>
 800704e:	1e50      	subs	r0, r2, #1
 8007050:	bd70      	pop	{r4, r5, r6, pc}
 8007052:	f081 0101 	eor.w	r1, r1, #1
 8007056:	4610      	mov	r0, r2
 8007058:	54e1      	strb	r1, [r4, r3]
 800705a:	4602      	mov	r2, r0
 800705c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007060:	2d2d      	cmp	r5, #45	@ 0x2d
 8007062:	d005      	beq.n	8007070 <__sccl+0x48>
 8007064:	2d5d      	cmp	r5, #93	@ 0x5d
 8007066:	d016      	beq.n	8007096 <__sccl+0x6e>
 8007068:	2d00      	cmp	r5, #0
 800706a:	d0f1      	beq.n	8007050 <__sccl+0x28>
 800706c:	462b      	mov	r3, r5
 800706e:	e7f2      	b.n	8007056 <__sccl+0x2e>
 8007070:	7846      	ldrb	r6, [r0, #1]
 8007072:	2e5d      	cmp	r6, #93	@ 0x5d
 8007074:	d0fa      	beq.n	800706c <__sccl+0x44>
 8007076:	42b3      	cmp	r3, r6
 8007078:	dcf8      	bgt.n	800706c <__sccl+0x44>
 800707a:	461a      	mov	r2, r3
 800707c:	3002      	adds	r0, #2
 800707e:	3201      	adds	r2, #1
 8007080:	4296      	cmp	r6, r2
 8007082:	54a1      	strb	r1, [r4, r2]
 8007084:	dcfb      	bgt.n	800707e <__sccl+0x56>
 8007086:	1af2      	subs	r2, r6, r3
 8007088:	3a01      	subs	r2, #1
 800708a:	42b3      	cmp	r3, r6
 800708c:	bfa8      	it	ge
 800708e:	2200      	movge	r2, #0
 8007090:	1c5d      	adds	r5, r3, #1
 8007092:	18ab      	adds	r3, r5, r2
 8007094:	e7e1      	b.n	800705a <__sccl+0x32>
 8007096:	4610      	mov	r0, r2
 8007098:	e7da      	b.n	8007050 <__sccl+0x28>

0800709a <__submore>:
 800709a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800709e:	460c      	mov	r4, r1
 80070a0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80070a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070a6:	4299      	cmp	r1, r3
 80070a8:	d11b      	bne.n	80070e2 <__submore+0x48>
 80070aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80070ae:	f7ff f92d 	bl	800630c <_malloc_r>
 80070b2:	b918      	cbnz	r0, 80070bc <__submore+0x22>
 80070b4:	f04f 30ff 	mov.w	r0, #4294967295
 80070b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070c0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80070c2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80070c6:	6360      	str	r0, [r4, #52]	@ 0x34
 80070c8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80070cc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80070d0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80070d4:	7043      	strb	r3, [r0, #1]
 80070d6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80070da:	7003      	strb	r3, [r0, #0]
 80070dc:	6020      	str	r0, [r4, #0]
 80070de:	2000      	movs	r0, #0
 80070e0:	e7ea      	b.n	80070b8 <__submore+0x1e>
 80070e2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80070e4:	0077      	lsls	r7, r6, #1
 80070e6:	463a      	mov	r2, r7
 80070e8:	f000 f856 	bl	8007198 <_realloc_r>
 80070ec:	4605      	mov	r5, r0
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d0e0      	beq.n	80070b4 <__submore+0x1a>
 80070f2:	eb00 0806 	add.w	r8, r0, r6
 80070f6:	4601      	mov	r1, r0
 80070f8:	4632      	mov	r2, r6
 80070fa:	4640      	mov	r0, r8
 80070fc:	f000 f83e 	bl	800717c <memcpy>
 8007100:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007104:	f8c4 8000 	str.w	r8, [r4]
 8007108:	e7e9      	b.n	80070de <__submore+0x44>

0800710a <memmove>:
 800710a:	4288      	cmp	r0, r1
 800710c:	b510      	push	{r4, lr}
 800710e:	eb01 0402 	add.w	r4, r1, r2
 8007112:	d902      	bls.n	800711a <memmove+0x10>
 8007114:	4284      	cmp	r4, r0
 8007116:	4623      	mov	r3, r4
 8007118:	d807      	bhi.n	800712a <memmove+0x20>
 800711a:	1e43      	subs	r3, r0, #1
 800711c:	42a1      	cmp	r1, r4
 800711e:	d008      	beq.n	8007132 <memmove+0x28>
 8007120:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007124:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007128:	e7f8      	b.n	800711c <memmove+0x12>
 800712a:	4601      	mov	r1, r0
 800712c:	4402      	add	r2, r0
 800712e:	428a      	cmp	r2, r1
 8007130:	d100      	bne.n	8007134 <memmove+0x2a>
 8007132:	bd10      	pop	{r4, pc}
 8007134:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007138:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800713c:	e7f7      	b.n	800712e <memmove+0x24>
	...

08007140 <_sbrk_r>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	2300      	movs	r3, #0
 8007144:	4d05      	ldr	r5, [pc, #20]	@ (800715c <_sbrk_r+0x1c>)
 8007146:	4604      	mov	r4, r0
 8007148:	4608      	mov	r0, r1
 800714a:	602b      	str	r3, [r5, #0]
 800714c:	f7f9 fcce 	bl	8000aec <_sbrk>
 8007150:	1c43      	adds	r3, r0, #1
 8007152:	d102      	bne.n	800715a <_sbrk_r+0x1a>
 8007154:	682b      	ldr	r3, [r5, #0]
 8007156:	b103      	cbz	r3, 800715a <_sbrk_r+0x1a>
 8007158:	6023      	str	r3, [r4, #0]
 800715a:	bd38      	pop	{r3, r4, r5, pc}
 800715c:	200039e8 	.word	0x200039e8

08007160 <memchr>:
 8007160:	4603      	mov	r3, r0
 8007162:	b510      	push	{r4, lr}
 8007164:	b2c9      	uxtb	r1, r1
 8007166:	4402      	add	r2, r0
 8007168:	4293      	cmp	r3, r2
 800716a:	4618      	mov	r0, r3
 800716c:	d101      	bne.n	8007172 <memchr+0x12>
 800716e:	2000      	movs	r0, #0
 8007170:	e003      	b.n	800717a <memchr+0x1a>
 8007172:	7804      	ldrb	r4, [r0, #0]
 8007174:	3301      	adds	r3, #1
 8007176:	428c      	cmp	r4, r1
 8007178:	d1f6      	bne.n	8007168 <memchr+0x8>
 800717a:	bd10      	pop	{r4, pc}

0800717c <memcpy>:
 800717c:	440a      	add	r2, r1
 800717e:	4291      	cmp	r1, r2
 8007180:	f100 33ff 	add.w	r3, r0, #4294967295
 8007184:	d100      	bne.n	8007188 <memcpy+0xc>
 8007186:	4770      	bx	lr
 8007188:	b510      	push	{r4, lr}
 800718a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800718e:	4291      	cmp	r1, r2
 8007190:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007194:	d1f9      	bne.n	800718a <memcpy+0xe>
 8007196:	bd10      	pop	{r4, pc}

08007198 <_realloc_r>:
 8007198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800719c:	4607      	mov	r7, r0
 800719e:	4614      	mov	r4, r2
 80071a0:	460d      	mov	r5, r1
 80071a2:	b921      	cbnz	r1, 80071ae <_realloc_r+0x16>
 80071a4:	4611      	mov	r1, r2
 80071a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071aa:	f7ff b8af 	b.w	800630c <_malloc_r>
 80071ae:	b92a      	cbnz	r2, 80071bc <_realloc_r+0x24>
 80071b0:	f7ff f842 	bl	8006238 <_free_r>
 80071b4:	4625      	mov	r5, r4
 80071b6:	4628      	mov	r0, r5
 80071b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071bc:	f000 f906 	bl	80073cc <_malloc_usable_size_r>
 80071c0:	4284      	cmp	r4, r0
 80071c2:	4606      	mov	r6, r0
 80071c4:	d802      	bhi.n	80071cc <_realloc_r+0x34>
 80071c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071ca:	d8f4      	bhi.n	80071b6 <_realloc_r+0x1e>
 80071cc:	4621      	mov	r1, r4
 80071ce:	4638      	mov	r0, r7
 80071d0:	f7ff f89c 	bl	800630c <_malloc_r>
 80071d4:	4680      	mov	r8, r0
 80071d6:	b908      	cbnz	r0, 80071dc <_realloc_r+0x44>
 80071d8:	4645      	mov	r5, r8
 80071da:	e7ec      	b.n	80071b6 <_realloc_r+0x1e>
 80071dc:	42b4      	cmp	r4, r6
 80071de:	4622      	mov	r2, r4
 80071e0:	4629      	mov	r1, r5
 80071e2:	bf28      	it	cs
 80071e4:	4632      	movcs	r2, r6
 80071e6:	f7ff ffc9 	bl	800717c <memcpy>
 80071ea:	4629      	mov	r1, r5
 80071ec:	4638      	mov	r0, r7
 80071ee:	f7ff f823 	bl	8006238 <_free_r>
 80071f2:	e7f1      	b.n	80071d8 <_realloc_r+0x40>

080071f4 <_strtol_l.isra.0>:
 80071f4:	2b24      	cmp	r3, #36	@ 0x24
 80071f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fa:	4686      	mov	lr, r0
 80071fc:	4690      	mov	r8, r2
 80071fe:	d801      	bhi.n	8007204 <_strtol_l.isra.0+0x10>
 8007200:	2b01      	cmp	r3, #1
 8007202:	d106      	bne.n	8007212 <_strtol_l.isra.0+0x1e>
 8007204:	f7fe ffec 	bl	80061e0 <__errno>
 8007208:	2316      	movs	r3, #22
 800720a:	6003      	str	r3, [r0, #0]
 800720c:	2000      	movs	r0, #0
 800720e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007212:	460d      	mov	r5, r1
 8007214:	4833      	ldr	r0, [pc, #204]	@ (80072e4 <_strtol_l.isra.0+0xf0>)
 8007216:	462a      	mov	r2, r5
 8007218:	f815 4b01 	ldrb.w	r4, [r5], #1
 800721c:	5d06      	ldrb	r6, [r0, r4]
 800721e:	f016 0608 	ands.w	r6, r6, #8
 8007222:	d1f8      	bne.n	8007216 <_strtol_l.isra.0+0x22>
 8007224:	2c2d      	cmp	r4, #45	@ 0x2d
 8007226:	d110      	bne.n	800724a <_strtol_l.isra.0+0x56>
 8007228:	2601      	movs	r6, #1
 800722a:	782c      	ldrb	r4, [r5, #0]
 800722c:	1c95      	adds	r5, r2, #2
 800722e:	f033 0210 	bics.w	r2, r3, #16
 8007232:	d115      	bne.n	8007260 <_strtol_l.isra.0+0x6c>
 8007234:	2c30      	cmp	r4, #48	@ 0x30
 8007236:	d10d      	bne.n	8007254 <_strtol_l.isra.0+0x60>
 8007238:	782a      	ldrb	r2, [r5, #0]
 800723a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800723e:	2a58      	cmp	r2, #88	@ 0x58
 8007240:	d108      	bne.n	8007254 <_strtol_l.isra.0+0x60>
 8007242:	786c      	ldrb	r4, [r5, #1]
 8007244:	3502      	adds	r5, #2
 8007246:	2310      	movs	r3, #16
 8007248:	e00a      	b.n	8007260 <_strtol_l.isra.0+0x6c>
 800724a:	2c2b      	cmp	r4, #43	@ 0x2b
 800724c:	bf04      	itt	eq
 800724e:	782c      	ldrbeq	r4, [r5, #0]
 8007250:	1c95      	addeq	r5, r2, #2
 8007252:	e7ec      	b.n	800722e <_strtol_l.isra.0+0x3a>
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1f6      	bne.n	8007246 <_strtol_l.isra.0+0x52>
 8007258:	2c30      	cmp	r4, #48	@ 0x30
 800725a:	bf14      	ite	ne
 800725c:	230a      	movne	r3, #10
 800725e:	2308      	moveq	r3, #8
 8007260:	2200      	movs	r2, #0
 8007262:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007266:	f10c 3cff 	add.w	ip, ip, #4294967295
 800726a:	fbbc f9f3 	udiv	r9, ip, r3
 800726e:	4610      	mov	r0, r2
 8007270:	fb03 ca19 	mls	sl, r3, r9, ip
 8007274:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007278:	2f09      	cmp	r7, #9
 800727a:	d80f      	bhi.n	800729c <_strtol_l.isra.0+0xa8>
 800727c:	463c      	mov	r4, r7
 800727e:	42a3      	cmp	r3, r4
 8007280:	dd1b      	ble.n	80072ba <_strtol_l.isra.0+0xc6>
 8007282:	1c57      	adds	r7, r2, #1
 8007284:	d007      	beq.n	8007296 <_strtol_l.isra.0+0xa2>
 8007286:	4581      	cmp	r9, r0
 8007288:	d314      	bcc.n	80072b4 <_strtol_l.isra.0+0xc0>
 800728a:	d101      	bne.n	8007290 <_strtol_l.isra.0+0x9c>
 800728c:	45a2      	cmp	sl, r4
 800728e:	db11      	blt.n	80072b4 <_strtol_l.isra.0+0xc0>
 8007290:	2201      	movs	r2, #1
 8007292:	fb00 4003 	mla	r0, r0, r3, r4
 8007296:	f815 4b01 	ldrb.w	r4, [r5], #1
 800729a:	e7eb      	b.n	8007274 <_strtol_l.isra.0+0x80>
 800729c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80072a0:	2f19      	cmp	r7, #25
 80072a2:	d801      	bhi.n	80072a8 <_strtol_l.isra.0+0xb4>
 80072a4:	3c37      	subs	r4, #55	@ 0x37
 80072a6:	e7ea      	b.n	800727e <_strtol_l.isra.0+0x8a>
 80072a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80072ac:	2f19      	cmp	r7, #25
 80072ae:	d804      	bhi.n	80072ba <_strtol_l.isra.0+0xc6>
 80072b0:	3c57      	subs	r4, #87	@ 0x57
 80072b2:	e7e4      	b.n	800727e <_strtol_l.isra.0+0x8a>
 80072b4:	f04f 32ff 	mov.w	r2, #4294967295
 80072b8:	e7ed      	b.n	8007296 <_strtol_l.isra.0+0xa2>
 80072ba:	1c53      	adds	r3, r2, #1
 80072bc:	d108      	bne.n	80072d0 <_strtol_l.isra.0+0xdc>
 80072be:	2322      	movs	r3, #34	@ 0x22
 80072c0:	4660      	mov	r0, ip
 80072c2:	f8ce 3000 	str.w	r3, [lr]
 80072c6:	f1b8 0f00 	cmp.w	r8, #0
 80072ca:	d0a0      	beq.n	800720e <_strtol_l.isra.0+0x1a>
 80072cc:	1e69      	subs	r1, r5, #1
 80072ce:	e006      	b.n	80072de <_strtol_l.isra.0+0xea>
 80072d0:	b106      	cbz	r6, 80072d4 <_strtol_l.isra.0+0xe0>
 80072d2:	4240      	negs	r0, r0
 80072d4:	f1b8 0f00 	cmp.w	r8, #0
 80072d8:	d099      	beq.n	800720e <_strtol_l.isra.0+0x1a>
 80072da:	2a00      	cmp	r2, #0
 80072dc:	d1f6      	bne.n	80072cc <_strtol_l.isra.0+0xd8>
 80072de:	f8c8 1000 	str.w	r1, [r8]
 80072e2:	e794      	b.n	800720e <_strtol_l.isra.0+0x1a>
 80072e4:	0800766b 	.word	0x0800766b

080072e8 <_strtol_r>:
 80072e8:	f7ff bf84 	b.w	80071f4 <_strtol_l.isra.0>

080072ec <_strtoul_l.isra.0>:
 80072ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072f0:	4686      	mov	lr, r0
 80072f2:	460d      	mov	r5, r1
 80072f4:	4e33      	ldr	r6, [pc, #204]	@ (80073c4 <_strtoul_l.isra.0+0xd8>)
 80072f6:	4628      	mov	r0, r5
 80072f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072fc:	5d37      	ldrb	r7, [r6, r4]
 80072fe:	f017 0708 	ands.w	r7, r7, #8
 8007302:	d1f8      	bne.n	80072f6 <_strtoul_l.isra.0+0xa>
 8007304:	2c2d      	cmp	r4, #45	@ 0x2d
 8007306:	d110      	bne.n	800732a <_strtoul_l.isra.0+0x3e>
 8007308:	2701      	movs	r7, #1
 800730a:	782c      	ldrb	r4, [r5, #0]
 800730c:	1c85      	adds	r5, r0, #2
 800730e:	f033 0010 	bics.w	r0, r3, #16
 8007312:	d115      	bne.n	8007340 <_strtoul_l.isra.0+0x54>
 8007314:	2c30      	cmp	r4, #48	@ 0x30
 8007316:	d10d      	bne.n	8007334 <_strtoul_l.isra.0+0x48>
 8007318:	7828      	ldrb	r0, [r5, #0]
 800731a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800731e:	2858      	cmp	r0, #88	@ 0x58
 8007320:	d108      	bne.n	8007334 <_strtoul_l.isra.0+0x48>
 8007322:	786c      	ldrb	r4, [r5, #1]
 8007324:	3502      	adds	r5, #2
 8007326:	2310      	movs	r3, #16
 8007328:	e00a      	b.n	8007340 <_strtoul_l.isra.0+0x54>
 800732a:	2c2b      	cmp	r4, #43	@ 0x2b
 800732c:	bf04      	itt	eq
 800732e:	782c      	ldrbeq	r4, [r5, #0]
 8007330:	1c85      	addeq	r5, r0, #2
 8007332:	e7ec      	b.n	800730e <_strtoul_l.isra.0+0x22>
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1f6      	bne.n	8007326 <_strtoul_l.isra.0+0x3a>
 8007338:	2c30      	cmp	r4, #48	@ 0x30
 800733a:	bf14      	ite	ne
 800733c:	230a      	movne	r3, #10
 800733e:	2308      	moveq	r3, #8
 8007340:	f04f 38ff 	mov.w	r8, #4294967295
 8007344:	fbb8 f8f3 	udiv	r8, r8, r3
 8007348:	2600      	movs	r6, #0
 800734a:	fb03 f908 	mul.w	r9, r3, r8
 800734e:	4630      	mov	r0, r6
 8007350:	ea6f 0909 	mvn.w	r9, r9
 8007354:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007358:	f1bc 0f09 	cmp.w	ip, #9
 800735c:	d810      	bhi.n	8007380 <_strtoul_l.isra.0+0x94>
 800735e:	4664      	mov	r4, ip
 8007360:	42a3      	cmp	r3, r4
 8007362:	dd1e      	ble.n	80073a2 <_strtoul_l.isra.0+0xb6>
 8007364:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007368:	d007      	beq.n	800737a <_strtoul_l.isra.0+0x8e>
 800736a:	4580      	cmp	r8, r0
 800736c:	d316      	bcc.n	800739c <_strtoul_l.isra.0+0xb0>
 800736e:	d101      	bne.n	8007374 <_strtoul_l.isra.0+0x88>
 8007370:	45a1      	cmp	r9, r4
 8007372:	db13      	blt.n	800739c <_strtoul_l.isra.0+0xb0>
 8007374:	2601      	movs	r6, #1
 8007376:	fb00 4003 	mla	r0, r0, r3, r4
 800737a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800737e:	e7e9      	b.n	8007354 <_strtoul_l.isra.0+0x68>
 8007380:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007384:	f1bc 0f19 	cmp.w	ip, #25
 8007388:	d801      	bhi.n	800738e <_strtoul_l.isra.0+0xa2>
 800738a:	3c37      	subs	r4, #55	@ 0x37
 800738c:	e7e8      	b.n	8007360 <_strtoul_l.isra.0+0x74>
 800738e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007392:	f1bc 0f19 	cmp.w	ip, #25
 8007396:	d804      	bhi.n	80073a2 <_strtoul_l.isra.0+0xb6>
 8007398:	3c57      	subs	r4, #87	@ 0x57
 800739a:	e7e1      	b.n	8007360 <_strtoul_l.isra.0+0x74>
 800739c:	f04f 36ff 	mov.w	r6, #4294967295
 80073a0:	e7eb      	b.n	800737a <_strtoul_l.isra.0+0x8e>
 80073a2:	1c73      	adds	r3, r6, #1
 80073a4:	d106      	bne.n	80073b4 <_strtoul_l.isra.0+0xc8>
 80073a6:	2322      	movs	r3, #34	@ 0x22
 80073a8:	4630      	mov	r0, r6
 80073aa:	f8ce 3000 	str.w	r3, [lr]
 80073ae:	b932      	cbnz	r2, 80073be <_strtoul_l.isra.0+0xd2>
 80073b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073b4:	b107      	cbz	r7, 80073b8 <_strtoul_l.isra.0+0xcc>
 80073b6:	4240      	negs	r0, r0
 80073b8:	2a00      	cmp	r2, #0
 80073ba:	d0f9      	beq.n	80073b0 <_strtoul_l.isra.0+0xc4>
 80073bc:	b106      	cbz	r6, 80073c0 <_strtoul_l.isra.0+0xd4>
 80073be:	1e69      	subs	r1, r5, #1
 80073c0:	6011      	str	r1, [r2, #0]
 80073c2:	e7f5      	b.n	80073b0 <_strtoul_l.isra.0+0xc4>
 80073c4:	0800766b 	.word	0x0800766b

080073c8 <_strtoul_r>:
 80073c8:	f7ff bf90 	b.w	80072ec <_strtoul_l.isra.0>

080073cc <_malloc_usable_size_r>:
 80073cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073d0:	1f18      	subs	r0, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	bfbc      	itt	lt
 80073d6:	580b      	ldrlt	r3, [r1, r0]
 80073d8:	18c0      	addlt	r0, r0, r3
 80073da:	4770      	bx	lr

080073dc <_init>:
 80073dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073de:	bf00      	nop
 80073e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073e2:	bc08      	pop	{r3}
 80073e4:	469e      	mov	lr, r3
 80073e6:	4770      	bx	lr

080073e8 <_fini>:
 80073e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ea:	bf00      	nop
 80073ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ee:	bc08      	pop	{r3}
 80073f0:	469e      	mov	lr, r3
 80073f2:	4770      	bx	lr
