// Seed: 1123934686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(1), .id_1(1)
  ); module_3();
endmodule
macromodule module_1 (
    output uwire id_0,
    input  wire  id_1,
    output wor   id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1
);
  wor id_3 = 1'b0;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_3 ();
endmodule
