Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:45 -0000
Received: from icoremail.net (unknown [209.85.214.181])
	by mail-app2 (Coremail) with SMTP id by_KCgD3__t9a+lbq0Z9AQ--.37955S3;
	Mon, 12 Nov 2018 20:01:03 +0800 (CST)
Received: from mail-pl1-f181.google.com (unknown [209.85.214.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwD32UV8a+lb9Z4xAA--.4202S3;
	Mon, 12 Nov 2018 20:01:00 +0800 (CST)
Received: by mail-pl1-f181.google.com with SMTP id t13so1298253ply.13
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 04:01:00 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=Mw8/4aLS1ek0tiM9WB1yW8UxqJkxsXseeOxm8piQcYk=;
        b=WP9eFhGqxX0eYMr5ev/o4IexiceBXExmO/cICKddfcKX4ONIXZ0hOE5siMdbWUZ16C
         NOVl9cuVOtBhkcW7jOLJBWfnRAPgpA0ZTU4QnHKD8NuNpv45UabAXZJSePhyUabFPXkj
         7TlN+zVL2cnRB+2RbiCAAVQHcRyKJWP+4g7YN8PuQFAMUKd3RhkX5tB5yHKHdNcstKem
         GAx/OT4USyYqR11bO/925ohW2QGqwnWAaT4zzqSEGfUgBulJkSEZbvH934pdtP5WWW3F
         8UUzR854LU/BTH0wLC4GsTOemsQdEO9P4t3uuWWSgGvHMkLRHuVqPsUclrGWBpHSr4Fh
         B6nw==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gJ+jll9xeeFS46aek01E8FV6U+3YRLCpGO/dGzHGaaThr1y+Sto
	sWnpvl3IcS62+e3elZN3Ha97s7XUlCvT4lrAmP/TacdyJ+EJJZIlVQ==
X-Received: by 2002:a17:902:bd4a:: with SMTP id b10-v6mr643161plx.171.1542024059495;
        Mon, 12 Nov 2018 04:00:59 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3096646pjt;
        Mon, 12 Nov 2018 04:00:57 -0800 (PST)
X-Google-Smtp-Source: AJdET5dAynPUghipHjMHDWstOnxahigIge8EAT7Kxoq5oW31unMiJdxDeA0VU+ivd5GApgNKf5R/
X-Received: by 2002:a63:c051:: with SMTP id z17mr580186pgi.20.1542024057479;
        Mon, 12 Nov 2018 04:00:57 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542024057; cv=none;
        d=google.com; s=arc-20160816;
        b=DFm2rhdSh1o4zDOgjAAMsTrmJwK2XE/SdCZ7GxQj1WoTmJvoXwegoeVlRNfp7+eaLu
         9Y7ajB83pBUfmK4mZfAVb11fKlMq94tSsPocBxLon3aaxKDjx9Z6CAXfh5RmU2wIqcwD
         fZf31NKV0b+U0B4vX9ZP8zur12StlzESZXWK8mIrK9zyhIij9oErgDcI2pJXaCGbqk/O
         Y7IPhf8AFk7PIwyyJyWJLtKOWJeUOB0pN/c73uJZVXRZ+RV2V7BhN327PvQCd20vVshi
         kWSaHHhbvhAj7TFe5sZ8zmlg1cTgFKVLe+hjNOVOAzBjusOXAPdUbCmucn3Dx6o4po2w
         BGeg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=Mw8/4aLS1ek0tiM9WB1yW8UxqJkxsXseeOxm8piQcYk=;
        b=SFPKFwgkY2uC5TGuZjOMOpYPRFCh443s3Id2E8H07b55ijCI107aPlmzfFPmKHE4a1
         qTn8Zfrs6zOkqGP4EoKsVN3jERw7tChwLA/kxa8RNiMxQ4OjCjLLSvad1f5A5TQWZok6
         frv2hBYVqi8YwI/FKf3ZfZiRZEz0IkKLCCungzhonHi3V4JJjTW5Ur+gzxcfGmiA3mU7
         jjjtQq/TD4vs6IMteiEWoAeRY2lpnqi2mYcSGcD1hAFkD8PJL78PpAKOFCVN1mSOHKXk
         I01+6kZW6iG1fe/daT/Y/gz++vM43EIToyT4Ou6eHo+tm2ga58QPI0kt62olMJIBqDo+
         Eibg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id w3-v6si7024351plb.154.2018.11.12.04.00.42;
        Mon, 12 Nov 2018 04:00:57 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729597AbeKLVub (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:50:31 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34524 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729569AbeKLVua (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:50:30 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 313831650;
        Mon, 12 Nov 2018 03:57:34 -0800 (PST)
Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 386B83F5A0;
        Mon, 12 Nov 2018 03:57:32 -0800 (PST)
From: Julien Thierry <julien.thierry@arm.com>
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com,
        Julien Thierry <julien.thierry@arm.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>
Subject: [PATCH v6 03/24] arm64: cpufeature: Add cpufeature for IRQ priority masking
Date: Mon, 12 Nov 2018 11:56:54 +0000
Message-Id: <1542023835-21446-4-git-send-email-julien.thierry@arm.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwD32UV8a+lb9Z4xAA--.4202S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAF4fCr4Utw45AFyDKw47CFg_yoW5WFWUp3
	WDCrn5Gr1rWFy2k3yfX3ZxCrW5tws5Ga1YkryUG34DtF1a9a48urnYyay5CFZ7uFWkua1r
	uF1j9ryFgan0vwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU92b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkI7II2jI8vz4vEwIxGrwCYIxAI
	cVC0I7IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42
	IY6I8E87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY
	0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbV
	WUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF
	67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r1I6r4UYx
	BIdaVFxhVjvjDU0xZFpf9x07b3a9-UUUUU=

Add a cpufeature indicating whether a cpu supports masking interrupts
by priority.

The feature will be properly enabled in a later patch.

Signed-off-by: Julien Thierry <julien.thierry@arm.com>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
Cc: Suzuki K Poulose <suzuki.poulose@arm.com>
---
 arch/arm64/include/asm/cpucaps.h    |  3 ++-
 arch/arm64/include/asm/cpufeature.h |  6 ++++++
 arch/arm64/kernel/cpufeature.c      | 23 +++++++++++++++++++++++
 3 files changed, 31 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/include/asm/cpucaps.h b/arch/arm64/include/asm/cpucaps.h
index 6e2d254..f367e5c 100644
--- a/arch/arm64/include/asm/cpucaps.h
+++ b/arch/arm64/include/asm/cpucaps.h
@@ -54,7 +54,8 @@
 #define ARM64_HAS_CRC32				33
 #define ARM64_SSBS				34
 #define ARM64_WORKAROUND_1188873		35
+#define ARM64_HAS_IRQ_PRIO_MASKING		36
 
-#define ARM64_NCAPS				36
+#define ARM64_NCAPS				37
 
 #endif /* __ASM_CPUCAPS_H */
diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
index 7e2ec64..a6e063f 100644
--- a/arch/arm64/include/asm/cpufeature.h
+++ b/arch/arm64/include/asm/cpufeature.h
@@ -514,6 +514,12 @@ static inline bool system_supports_cnp(void)
 		cpus_have_const_cap(ARM64_HAS_CNP);
 }
 
+static inline bool system_supports_irq_prio_masking(void)
+{
+	return IS_ENABLED(CONFIG_ARM64_PSEUDO_NMI) &&
+	       cpus_have_const_cap(ARM64_HAS_IRQ_PRIO_MASKING);
+}
+
 #define ARM64_SSBD_UNKNOWN		-1
 #define ARM64_SSBD_FORCE_DISABLE	0
 #define ARM64_SSBD_KERNEL		1
diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
index 03a9d96..1b5b553 100644
--- a/arch/arm64/kernel/cpufeature.c
+++ b/arch/arm64/kernel/cpufeature.c
@@ -1145,6 +1145,14 @@ static void cpu_clear_disr(const struct arm64_cpu_capabilities *__unused)
 }
 #endif /* CONFIG_ARM64_RAS_EXTN */
 
+#ifdef CONFIG_ARM64_PSEUDO_NMI
+static bool can_use_gic_priorities(const struct arm64_cpu_capabilities *entry,
+				   int scope)
+{
+	return false;
+}
+#endif
+
 static const struct arm64_cpu_capabilities arm64_features[] = {
 	{
 		.desc = "GIC system register CPU interface",
@@ -1368,6 +1376,21 @@ static void cpu_clear_disr(const struct arm64_cpu_capabilities *__unused)
 		.cpu_enable = cpu_enable_cnp,
 	},
 #endif
+#ifdef CONFIG_ARM64_PSEUDO_NMI
+	{
+		/*
+		 * Depends on having GICv3
+		 */
+		.desc = "IRQ priority masking",
+		.capability = ARM64_HAS_IRQ_PRIO_MASKING,
+		.type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE,
+		.matches = can_use_gic_priorities,
+		.sys_reg = SYS_ID_AA64PFR0_EL1,
+		.field_pos = ID_AA64PFR0_GIC_SHIFT,
+		.sign = FTR_UNSIGNED,
+		.min_field_value = 1,
+	},
+#endif
 	{},
 };
 
-- 
1.9.1
