# Half_Adder_using_Verilog
Half Adder is a combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.
## TRUTH TABLE
![image](https://user-images.githubusercontent.com/82883241/115398036-58e67800-a204-11eb-84a1-70c93afeaad8.png)
## RTL SCHEMATIC 
![image](https://user-images.githubusercontent.com/82883241/115398607-f5107f00-a204-11eb-9122-6341ab959d57.png)
## WAVEFORM (OUTPUT)
![image](https://user-images.githubusercontent.com/82883241/115399042-69e3b900-a205-11eb-92d5-1d1622cd4691.png)

