$date
	Sun Oct 23 05:11:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#563687
b10000 !
1"
#563690
b10000 &
b10000 %
1$
#563691
0"
#563694
b1000 &
b1000 %
#563698
b100 &
b100 %
#563702
b10 &
b10 %
#563706
b1 &
b1 %
1#
#563710
b0 &
0#
b0 %
0$
#1614269
b100 !
1"
#1614270
b100 &
b100 %
1$
#1614271
0"
#1614274
b10 &
b10 %
#1614278
b1 &
1#
b1 %
#1614282
b0 &
b0 %
0#
0$
#2610831
b10100 !
1"
#2610834
b10100 &
b10100 %
1$
#2610835
0"
#2610838
b1010 &
b1010 %
#2610842
b101 &
b101 %
#2610846
b10000 &
b10000 %
#2610850
b1000 &
b1000 %
#2610854
b100 &
b100 %
#2610858
b10 &
b10 %
#2610862
b1 &
1#
b1 %
#2610866
b0 &
b0 %
0#
0$
#4500012
