
Train.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000171c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080017dc  080017dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080017dc  080017dc  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080017dc  080017dc  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080017dc  080017dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017dc  080017dc  000117dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017e0  080017e0  000117e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080017e4  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  20000004  080017e8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  080017e8  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001ed6  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000674  00000000  00000000  00021f02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000250  00000000  00000000  00022578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000208  00000000  00000000  000227c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000163a  00000000  00000000  000229d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002305  00000000  00000000  0002400a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a17a  00000000  00000000  0002630f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00030489  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000079c  00000000  00000000  000304dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080017c4 	.word	0x080017c4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080017c4 	.word	0x080017c4

08000108 <delay>:
	}
	return length;
}

void delay(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
	// some delay for the debouncing of the buttons
	for(uint32_t i = 0 ; i < 1000000/2 ; i ++);//300000/2 working in old PC. in new PC, so far 1000000/2 mostly
 800010e:	2300      	movs	r3, #0
 8000110:	607b      	str	r3, [r7, #4]
 8000112:	e002      	b.n	800011a <delay+0x12>
 8000114:	687b      	ldr	r3, [r7, #4]
 8000116:	3301      	adds	r3, #1
 8000118:	607b      	str	r3, [r7, #4]
 800011a:	687b      	ldr	r3, [r7, #4]
 800011c:	4a03      	ldr	r2, [pc, #12]	; (800012c <delay+0x24>)
 800011e:	4293      	cmp	r3, r2
 8000120:	d9f8      	bls.n	8000114 <delay+0xc>
}
 8000122:	46c0      	nop			; (mov r8, r8)
 8000124:	46c0      	nop			; (mov r8, r8)
 8000126:	46bd      	mov	sp, r7
 8000128:	b002      	add	sp, #8
 800012a:	bd80      	pop	{r7, pc}
 800012c:	0007a11f 	.word	0x0007a11f

08000130 <main>:
//configure ADS1115 registers
void configureADS1115(I2C_Handle_t *pI2Chandle);

/**********************************************START MAIN********************************************************************/
int main(void)
{
 8000130:	b580      	push	{r7, lr}
 8000132:	af00      	add	r7, sp, #0
	//initialise_monitor_handles(); //for debugging in IDE
	//printf("THIS STARTS\n");


	//initialize structures to 0 to avoid garbage values
	memset(&buttons,0,sizeof(buttons));
 8000134:	4b27      	ldr	r3, [pc, #156]	; (80001d4 <main+0xa4>)
 8000136:	220c      	movs	r2, #12
 8000138:	2100      	movs	r1, #0
 800013a:	0018      	movs	r0, r3
 800013c:	f001 fb3a 	bl	80017b4 <memset>
	memset(&leds,0,sizeof(leds));
 8000140:	4b25      	ldr	r3, [pc, #148]	; (80001d8 <main+0xa8>)
 8000142:	220c      	movs	r2, #12
 8000144:	2100      	movs	r1, #0
 8000146:	0018      	movs	r0, r3
 8000148:	f001 fb34 	bl	80017b4 <memset>

	/*GPIOs for the SPI handled by spiGPIO -->SPI1 PA4:NSS PA4:SCK PA4:MISO PA4:MOSI. sp1 is the handle for SPI1*/
	memset(&spiGPIOs,0,sizeof(spiGPIOs));
 800014c:	4b23      	ldr	r3, [pc, #140]	; (80001dc <main+0xac>)
 800014e:	220c      	movs	r2, #12
 8000150:	2100      	movs	r1, #0
 8000152:	0018      	movs	r0, r3
 8000154:	f001 fb2e 	bl	80017b4 <memset>
	memset(&spi1,0,sizeof(spi1));
 8000158:	4b21      	ldr	r3, [pc, #132]	; (80001e0 <main+0xb0>)
 800015a:	2224      	movs	r2, #36	; 0x24
 800015c:	2100      	movs	r1, #0
 800015e:	0018      	movs	r0, r3
 8000160:	f001 fb28 	bl	80017b4 <memset>

	/*GPIOs for the I2C handled by i2cGPIOs. i2c1 is the handle for I2C1*/
	memset(&i2cGPIOs,0,sizeof(i2cGPIOs));
 8000164:	4b1f      	ldr	r3, [pc, #124]	; (80001e4 <main+0xb4>)
 8000166:	220c      	movs	r2, #12
 8000168:	2100      	movs	r1, #0
 800016a:	0018      	movs	r0, r3
 800016c:	f001 fb22 	bl	80017b4 <memset>
	memset(&i2c1,0,sizeof(i2c1));
 8000170:	4b1d      	ldr	r3, [pc, #116]	; (80001e8 <main+0xb8>)
 8000172:	2224      	movs	r2, #36	; 0x24
 8000174:	2100      	movs	r1, #0
 8000176:	0018      	movs	r0, r3
 8000178:	f001 fb1c 	bl	80017b4 <memset>

	//Configurations and initilizations
	peripheral_Config_Ini();
 800017c:	f000 f93a 	bl	80003f4 <peripheral_Config_Ini>

	/*configure interrupts (without priorities atm)*/
	//Button OnOff (GPIOB0)
	GPIO_IRQ_EnableDisable(IRQ_EXTI2_3, ENABLE);
 8000180:	2101      	movs	r1, #1
 8000182:	2006      	movs	r0, #6
 8000184:	f000 fd36 	bl	8000bf4 <GPIO_IRQ_EnableDisable>
	//Button Emergency (GPIOB2)
	GPIO_IRQ_EnableDisable(IRQ_EXTI4_15, ENABLE);
 8000188:	2101      	movs	r1, #1
 800018a:	2007      	movs	r0, #7
 800018c:	f000 fd32 	bl	8000bf4 <GPIO_IRQ_EnableDisable>
	//SPI1
	SPI_IRQ_EnableDisable(IRQ_SPI1, ENABLE);
 8000190:	2101      	movs	r1, #1
 8000192:	2019      	movs	r0, #25
 8000194:	f001 f9ce 	bl	8001534 <SPI_IRQ_EnableDisable>
	//I2C1
	I2C_IRQ_EnableDisable(IRQ_I2C1, ENABLE);
 8000198:	2101      	movs	r1, #1
 800019a:	2017      	movs	r0, #23
 800019c:	f000 fdf6 	bl	8000d8c <I2C_IRQ_EnableDisable>
				//error. print it in semihosting
				break;

			}
		}*/
		if (restart || (flagADS1115 != ADS1115_NOT_STARTED)){
 80001a0:	4b12      	ldr	r3, [pc, #72]	; (80001ec <main+0xbc>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d103      	bne.n	80001b0 <main+0x80>
 80001a8:	4b11      	ldr	r3, [pc, #68]	; (80001f0 <main+0xc0>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d0f7      	beq.n	80001a0 <main+0x70>
			restart = 0;
 80001b0:	4b0e      	ldr	r3, [pc, #56]	; (80001ec <main+0xbc>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	701a      	strb	r2, [r3, #0]
			configureADS1115(&i2c1);
 80001b6:	4b0c      	ldr	r3, [pc, #48]	; (80001e8 <main+0xb8>)
 80001b8:	0018      	movs	r0, r3
 80001ba:	f000 fa4f 	bl	800065c <configureADS1115>
			if (flagADS1115 == ADS1115_CONFIGURED){
 80001be:	4b0c      	ldr	r3, [pc, #48]	; (80001f0 <main+0xc0>)
 80001c0:	781b      	ldrb	r3, [r3, #0]
 80001c2:	2b04      	cmp	r3, #4
 80001c4:	d1ec      	bne.n	80001a0 <main+0x70>
				I2C_Master_Receiver(&i2c1, ADS1115_CONVERSION_REGISTER_BYTES, 1);//1st byte read(MSB of Conversion register)+2nd byte read(LSB)
 80001c6:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <main+0xb8>)
 80001c8:	2201      	movs	r2, #1
 80001ca:	2102      	movs	r1, #2
 80001cc:	0018      	movs	r0, r3
 80001ce:	f000 ff0f 	bl	8000ff0 <I2C_Master_Receiver>
		if (restart || (flagADS1115 != ADS1115_NOT_STARTED)){
 80001d2:	e7e5      	b.n	80001a0 <main+0x70>
 80001d4:	20000020 	.word	0x20000020
 80001d8:	2000002c 	.word	0x2000002c
 80001dc:	20000038 	.word	0x20000038
 80001e0:	20000050 	.word	0x20000050
 80001e4:	20000044 	.word	0x20000044
 80001e8:	20000074 	.word	0x20000074
 80001ec:	20000000 	.word	0x20000000
 80001f0:	200000a3 	.word	0x200000a3

080001f4 <EXTI2_3_IRQHandler>:
	}
}
/**********************************************END MAIN********************************************************************/

/***********************************************ISR handlers****************************************************************/
void EXTI2_3_IRQHandler(void){ //when button on-off
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
	delay();
 80001f8:	f7ff ff86 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_OFFON);
 80001fc:	2003      	movs	r0, #3
 80001fe:	f000 fd25 	bl	8000c4c <GPIO_IRQ_Handling>
	if (currentState == OFF){
 8000202:	4b26      	ldr	r3, [pc, #152]	; (800029c <EXTI2_3_IRQHandler+0xa8>)
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	2b00      	cmp	r3, #0
 8000208:	d122      	bne.n	8000250 <EXTI2_3_IRQHandler+0x5c>
		currentState = ON;
 800020a:	4b24      	ldr	r3, [pc, #144]	; (800029c <EXTI2_3_IRQHandler+0xa8>)
 800020c:	2201      	movs	r2, #1
 800020e:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 8000210:	4b23      	ldr	r3, [pc, #140]	; (80002a0 <EXTI2_3_IRQHandler+0xac>)
 8000212:	2201      	movs	r2, #1
 8000214:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 8000216:	2390      	movs	r3, #144	; 0x90
 8000218:	05db      	lsls	r3, r3, #23
 800021a:	2200      	movs	r2, #0
 800021c:	2100      	movs	r1, #0
 800021e:	0018      	movs	r0, r3
 8000220:	f000 fcbe 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,1);
 8000224:	2390      	movs	r3, #144	; 0x90
 8000226:	05db      	lsls	r3, r3, #23
 8000228:	2201      	movs	r2, #1
 800022a:	2101      	movs	r1, #1
 800022c:	0018      	movs	r0, r3
 800022e:	f000 fcb7 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,1);
 8000232:	2390      	movs	r3, #144	; 0x90
 8000234:	05db      	lsls	r3, r3, #23
 8000236:	2201      	movs	r2, #1
 8000238:	2109      	movs	r1, #9
 800023a:	0018      	movs	r0, r3
 800023c:	f000 fcb0 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 8000240:	2390      	movs	r3, #144	; 0x90
 8000242:	05db      	lsls	r3, r3, #23
 8000244:	2200      	movs	r2, #0
 8000246:	210a      	movs	r1, #10
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fca9 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
		GPIO_WritePin(GPIOA,PIN_LED2,0);
		GPIO_WritePin(GPIOA,PIN_LED3,0);
	}
	//printf("%d\n",currentState);
}
 800024e:	e021      	b.n	8000294 <EXTI2_3_IRQHandler+0xa0>
		currentState = OFF;
 8000250:	4b12      	ldr	r3, [pc, #72]	; (800029c <EXTI2_3_IRQHandler+0xa8>)
 8000252:	2200      	movs	r2, #0
 8000254:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 8000256:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <EXTI2_3_IRQHandler+0xac>)
 8000258:	2201      	movs	r2, #1
 800025a:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 800025c:	2390      	movs	r3, #144	; 0x90
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	2200      	movs	r2, #0
 8000262:	2100      	movs	r1, #0
 8000264:	0018      	movs	r0, r3
 8000266:	f000 fc9b 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
 800026a:	2390      	movs	r3, #144	; 0x90
 800026c:	05db      	lsls	r3, r3, #23
 800026e:	2200      	movs	r2, #0
 8000270:	2101      	movs	r1, #1
 8000272:	0018      	movs	r0, r3
 8000274:	f000 fc94 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,0);
 8000278:	2390      	movs	r3, #144	; 0x90
 800027a:	05db      	lsls	r3, r3, #23
 800027c:	2200      	movs	r2, #0
 800027e:	2109      	movs	r1, #9
 8000280:	0018      	movs	r0, r3
 8000282:	f000 fc8d 	bl	8000ba0 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 8000286:	2390      	movs	r3, #144	; 0x90
 8000288:	05db      	lsls	r3, r3, #23
 800028a:	2200      	movs	r2, #0
 800028c:	210a      	movs	r1, #10
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fc86 	bl	8000ba0 <GPIO_WritePin>
}
 8000294:	46c0      	nop			; (mov r8, r8)
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	46c0      	nop			; (mov r8, r8)
 800029c:	20000098 	.word	0x20000098
 80002a0:	20000099 	.word	0x20000099

080002a4 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	delay();
 80002a8:	f7ff ff2e 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_EMERGENCY);
 80002ac:	2005      	movs	r0, #5
 80002ae:	f000 fccd 	bl	8000c4c <GPIO_IRQ_Handling>
	if (currentState != EMERGENCY){
 80002b2:	4b14      	ldr	r3, [pc, #80]	; (8000304 <EXTI4_15_IRQHandler+0x60>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	2b02      	cmp	r3, #2
 80002b8:	d002      	beq.n	80002c0 <EXTI4_15_IRQHandler+0x1c>
		stateChanged = 1;
 80002ba:	4b13      	ldr	r3, [pc, #76]	; (8000308 <EXTI4_15_IRQHandler+0x64>)
 80002bc:	2201      	movs	r2, #1
 80002be:	701a      	strb	r2, [r3, #0]
	}
	currentState = EMERGENCY;
 80002c0:	4b10      	ldr	r3, [pc, #64]	; (8000304 <EXTI4_15_IRQHandler+0x60>)
 80002c2:	2202      	movs	r2, #2
 80002c4:	701a      	strb	r2, [r3, #0]
	//printf("%d\n",currentState);
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 80002c6:	2390      	movs	r3, #144	; 0x90
 80002c8:	05db      	lsls	r3, r3, #23
 80002ca:	2201      	movs	r2, #1
 80002cc:	2100      	movs	r1, #0
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 fc66 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,1);
 80002d4:	2390      	movs	r3, #144	; 0x90
 80002d6:	05db      	lsls	r3, r3, #23
 80002d8:	2201      	movs	r2, #1
 80002da:	2101      	movs	r1, #1
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fc5f 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,1);
 80002e2:	2390      	movs	r3, #144	; 0x90
 80002e4:	05db      	lsls	r3, r3, #23
 80002e6:	2201      	movs	r2, #1
 80002e8:	2109      	movs	r1, #9
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 fc58 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 80002f0:	2390      	movs	r3, #144	; 0x90
 80002f2:	05db      	lsls	r3, r3, #23
 80002f4:	2201      	movs	r2, #1
 80002f6:	210a      	movs	r1, #10
 80002f8:	0018      	movs	r0, r3
 80002fa:	f000 fc51 	bl	8000ba0 <GPIO_WritePin>

}
 80002fe:	46c0      	nop			; (mov r8, r8)
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000098 	.word	0x20000098
 8000308:	20000099 	.word	0x20000099

0800030c <SPI1_IRQHandler>:

//SPI IRQ handler for SPI1. declared in startup_stm32f091rctx.s
void SPI1_IRQHandler(void){
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	SPI_IRQ_Handling(&spi1);
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <SPI1_IRQHandler+0x14>)
 8000312:	0018      	movs	r0, r3
 8000314:	f001 f93a 	bl	800158c <SPI_IRQ_Handling>
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	20000050 	.word	0x20000050

08000324 <I2C1_IRQHandler>:
	//NOT NECESSARY SO FAR BECAUSE I'M USING if WITH RX/TX STATE == READY (it's volatile)
}*/

//I2C
//I2C1 IRQ handler, from startup_stm32f091rctx.s
void I2C1_IRQHandler(void){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	I2C_IRQ_Handling(&i2c1);
 8000328:	4b03      	ldr	r3, [pc, #12]	; (8000338 <I2C1_IRQHandler+0x14>)
 800032a:	0018      	movs	r0, r3
 800032c:	f000 fd5a 	bl	8000de4 <I2C_IRQ_Handling>
}
 8000330:	46c0      	nop			; (mov r8, r8)
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	20000074 	.word	0x20000074

0800033c <I2C_App_Callback>:
//callback
void I2C_App_Callback(I2C_Handle_t *pI2Chandle,uint8_t Event){
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	000a      	movs	r2, r1
 8000346:	1cfb      	adds	r3, r7, #3
 8000348:	701a      	strb	r2, [r3, #0]
	if (Event == I2C_NEW_READING){ //new value from the external ADC (temperature sensor)
 800034a:	1cfb      	adds	r3, r7, #3
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b04      	cmp	r3, #4
 8000350:	d10f      	bne.n	8000372 <I2C_App_Callback+0x36>
		byteRead = *(pI2Chandle->I2C_Comm_t.RX_buffer);
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	781a      	ldrb	r2, [r3, #0]
 8000358:	4b20      	ldr	r3, [pc, #128]	; (80003dc <I2C_App_Callback+0xa0>)
 800035a:	701a      	strb	r2, [r3, #0]
		if (!boolFirstByteRead){
 800035c:	4b20      	ldr	r3, [pc, #128]	; (80003e0 <I2C_App_Callback+0xa4>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	2b00      	cmp	r3, #0
 8000362:	d106      	bne.n	8000372 <I2C_App_Callback+0x36>
			boolFirstByteRead = 1; //first byte read from ADS1115 (MSB)
 8000364:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <I2C_App_Callback+0xa4>)
 8000366:	2201      	movs	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
			firstByteRead = byteRead;
 800036a:	4b1c      	ldr	r3, [pc, #112]	; (80003dc <I2C_App_Callback+0xa0>)
 800036c:	781a      	ldrb	r2, [r3, #0]
 800036e:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <I2C_App_Callback+0xa8>)
 8000370:	701a      	strb	r2, [r3, #0]
		}
	}
	if (Event == I2C_RESTART_STOP || Event == I2C_FINISHED){
 8000372:	1cfb      	adds	r3, r7, #3
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	2b04      	cmp	r3, #4
 8000378:	d003      	beq.n	8000382 <I2C_App_Callback+0x46>
 800037a:	1cfb      	adds	r3, r7, #3
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	2b02      	cmp	r3, #2
 8000380:	d128      	bne.n	80003d4 <I2C_App_Callback+0x98>
		//if ADS1115 not configured yet,focus on that:
		if (flagADS1115 != ADS1115_CONFIGURED){
 8000382:	4b19      	ldr	r3, [pc, #100]	; (80003e8 <I2C_App_Callback+0xac>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	2b04      	cmp	r3, #4
 8000388:	d00e      	beq.n	80003a8 <I2C_App_Callback+0x6c>
			switch (flagADS1115){
 800038a:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <I2C_App_Callback+0xac>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d002      	beq.n	8000398 <I2C_App_Callback+0x5c>
 8000392:	2b03      	cmp	r3, #3
 8000394:	d004      	beq.n	80003a0 <I2C_App_Callback+0x64>
		}


	}

}
 8000396:	e01d      	b.n	80003d4 <I2C_App_Callback+0x98>
				flagADS1115 = ADS1115_1ST_DONE;
 8000398:	4b13      	ldr	r3, [pc, #76]	; (80003e8 <I2C_App_Callback+0xac>)
 800039a:	2202      	movs	r2, #2
 800039c:	701a      	strb	r2, [r3, #0]
				break;
 800039e:	e019      	b.n	80003d4 <I2C_App_Callback+0x98>
				flagADS1115 = ADS1115_CONFIGURED;
 80003a0:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <I2C_App_Callback+0xac>)
 80003a2:	2204      	movs	r2, #4
 80003a4:	701a      	strb	r2, [r3, #0]
				break;
 80003a6:	e015      	b.n	80003d4 <I2C_App_Callback+0x98>
			restart = 1;
 80003a8:	4b10      	ldr	r3, [pc, #64]	; (80003ec <I2C_App_Callback+0xb0>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	701a      	strb	r2, [r3, #0]
			lastADS1115_raw = (firstByteRead<<8)|byteRead; //byteRead is LSB and firstByteRead is MSB
 80003ae:	4b0d      	ldr	r3, [pc, #52]	; (80003e4 <I2C_App_Callback+0xa8>)
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	021b      	lsls	r3, r3, #8
 80003b4:	b21a      	sxth	r2, r3
 80003b6:	4b09      	ldr	r3, [pc, #36]	; (80003dc <I2C_App_Callback+0xa0>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	b21b      	sxth	r3, r3
 80003bc:	4313      	orrs	r3, r2
 80003be:	b21b      	sxth	r3, r3
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <I2C_App_Callback+0xb4>)
 80003c4:	801a      	strh	r2, [r3, #0]
			boolFirstByteRead = 0; //because next reading will be the first byte to be read from ADS1115
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <I2C_App_Callback+0xa4>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	701a      	strb	r2, [r3, #0]
			flagADS1115 = ADS1115_NOT_STARTED;
 80003cc:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <I2C_App_Callback+0xac>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	701a      	strb	r2, [r3, #0]
}
 80003d2:	e7ff      	b.n	80003d4 <I2C_App_Callback+0x98>
 80003d4:	46c0      	nop			; (mov r8, r8)
 80003d6:	46bd      	mov	sp, r7
 80003d8:	b002      	add	sp, #8
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	2000009a 	.word	0x2000009a
 80003e0:	2000009c 	.word	0x2000009c
 80003e4:	2000009b 	.word	0x2000009b
 80003e8:	200000a3 	.word	0x200000a3
 80003ec:	20000000 	.word	0x20000000
 80003f0:	2000009e 	.word	0x2000009e

080003f4 <peripheral_Config_Ini>:
/**********************************************END IRQ********************************************************************/

/*****************************Configurations and initializations************************************************************/
void peripheral_Config_Ini(void){
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af02      	add	r7, sp, #8

	//local variables
	uint8_t param1, param2, param3, param4, param5;
	/**********************LEDS***********************************************/
	//LED0. PA0
	leds.pGPIO = GPIOA;
 80003fa:	4b8f      	ldr	r3, [pc, #572]	; (8000638 <peripheral_Config_Ini+0x244>)
 80003fc:	2290      	movs	r2, #144	; 0x90
 80003fe:	05d2      	lsls	r2, r2, #23
 8000400:	601a      	str	r2, [r3, #0]
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED0;
 8000402:	4b8d      	ldr	r3, [pc, #564]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000404:	2200      	movs	r2, #0
 8000406:	711a      	strb	r2, [r3, #4]
	leds.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT;
 8000408:	4b8b      	ldr	r3, [pc, #556]	; (8000638 <peripheral_Config_Ini+0x244>)
 800040a:	2201      	movs	r2, #1
 800040c:	715a      	strb	r2, [r3, #5]
	leds.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 800040e:	4b8a      	ldr	r3, [pc, #552]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000410:	2200      	movs	r2, #0
 8000412:	719a      	strb	r2, [r3, #6]
	leds.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_SLOWSPEED; //GPIO_MEDIUMSPEED
 8000414:	4b88      	ldr	r3, [pc, #544]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000416:	2200      	movs	r2, #0
 8000418:	71da      	strb	r2, [r3, #7]
	leds.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 800041a:	4b87      	ldr	r3, [pc, #540]	; (8000638 <peripheral_Config_Ini+0x244>)
 800041c:	2200      	movs	r2, #0
 800041e:	721a      	strb	r2, [r3, #8]
	//Initialization LED0
	GPIO_PinInit(&leds);
 8000420:	4b85      	ldr	r3, [pc, #532]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000422:	0018      	movs	r0, r3
 8000424:	f000 fa2e 	bl	8000884 <GPIO_PinInit>

	//LED1.PA1.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED1;
 8000428:	4b83      	ldr	r3, [pc, #524]	; (8000638 <peripheral_Config_Ini+0x244>)
 800042a:	2201      	movs	r2, #1
 800042c:	711a      	strb	r2, [r3, #4]
	//Initialization LED1
	GPIO_PinInit(&leds);
 800042e:	4b82      	ldr	r3, [pc, #520]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000430:	0018      	movs	r0, r3
 8000432:	f000 fa27 	bl	8000884 <GPIO_PinInit>

	//LED2.PA9.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED2;
 8000436:	4b80      	ldr	r3, [pc, #512]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000438:	2209      	movs	r2, #9
 800043a:	711a      	strb	r2, [r3, #4]
	//Initialization LED2
	GPIO_PinInit(&leds);
 800043c:	4b7e      	ldr	r3, [pc, #504]	; (8000638 <peripheral_Config_Ini+0x244>)
 800043e:	0018      	movs	r0, r3
 8000440:	f000 fa20 	bl	8000884 <GPIO_PinInit>

	//LED3.PA10.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED3;
 8000444:	4b7c      	ldr	r3, [pc, #496]	; (8000638 <peripheral_Config_Ini+0x244>)
 8000446:	220a      	movs	r2, #10
 8000448:	711a      	strb	r2, [r3, #4]
	//Initialization LED3
	GPIO_PinInit(&leds);
 800044a:	4b7b      	ldr	r3, [pc, #492]	; (8000638 <peripheral_Config_Ini+0x244>)
 800044c:	0018      	movs	r0, r3
 800044e:	f000 fa19 	bl	8000884 <GPIO_PinInit>

	//LEDs OFF
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 8000452:	2390      	movs	r3, #144	; 0x90
 8000454:	05db      	lsls	r3, r3, #23
 8000456:	2201      	movs	r2, #1
 8000458:	2100      	movs	r1, #0
 800045a:	0018      	movs	r0, r3
 800045c:	f000 fba0 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,0);
 8000460:	2390      	movs	r3, #144	; 0x90
 8000462:	05db      	lsls	r3, r3, #23
 8000464:	2200      	movs	r2, #0
 8000466:	2101      	movs	r1, #1
 8000468:	0018      	movs	r0, r3
 800046a:	f000 fb99 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,0);
 800046e:	2390      	movs	r3, #144	; 0x90
 8000470:	05db      	lsls	r3, r3, #23
 8000472:	2200      	movs	r2, #0
 8000474:	2109      	movs	r1, #9
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fb92 	bl	8000ba0 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 800047c:	2390      	movs	r3, #144	; 0x90
 800047e:	05db      	lsls	r3, r3, #23
 8000480:	2201      	movs	r2, #1
 8000482:	210a      	movs	r1, #10
 8000484:	0018      	movs	r0, r3
 8000486:	f000 fb8b 	bl	8000ba0 <GPIO_WritePin>

	/***************************************BUTTONS********************************/
	//BUTTON ON-OFF. PB3
	buttons.pGPIO = GPIOB;
 800048a:	4b6c      	ldr	r3, [pc, #432]	; (800063c <peripheral_Config_Ini+0x248>)
 800048c:	4a6c      	ldr	r2, [pc, #432]	; (8000640 <peripheral_Config_Ini+0x24c>)
 800048e:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_OFFON;
 8000490:	4b6a      	ldr	r3, [pc, #424]	; (800063c <peripheral_Config_Ini+0x248>)
 8000492:	2203      	movs	r2, #3
 8000494:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG; //interrupt falling edge
 8000496:	4b69      	ldr	r3, [pc, #420]	; (800063c <peripheral_Config_Ini+0x248>)
 8000498:	2204      	movs	r2, #4
 800049a:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP; //pull up (3.3 by default)
 800049c:	4b67      	ldr	r3, [pc, #412]	; (800063c <peripheral_Config_Ini+0x248>)
 800049e:	2201      	movs	r2, #1
 80004a0:	721a      	strb	r2, [r3, #8]
	//initialization button on-off
	GPIO_PinInit(&buttons);
 80004a2:	4b66      	ldr	r3, [pc, #408]	; (800063c <peripheral_Config_Ini+0x248>)
 80004a4:	0018      	movs	r0, r3
 80004a6:	f000 f9ed 	bl	8000884 <GPIO_PinInit>

	//EMERGENCY BUTTON. PB5
	buttons.pGPIO = GPIOB;
 80004aa:	4b64      	ldr	r3, [pc, #400]	; (800063c <peripheral_Config_Ini+0x248>)
 80004ac:	4a64      	ldr	r2, [pc, #400]	; (8000640 <peripheral_Config_Ini+0x24c>)
 80004ae:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_EMERGENCY;
 80004b0:	4b62      	ldr	r3, [pc, #392]	; (800063c <peripheral_Config_Ini+0x248>)
 80004b2:	2205      	movs	r2, #5
 80004b4:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG;
 80004b6:	4b61      	ldr	r3, [pc, #388]	; (800063c <peripheral_Config_Ini+0x248>)
 80004b8:	2204      	movs	r2, #4
 80004ba:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 80004bc:	4b5f      	ldr	r3, [pc, #380]	; (800063c <peripheral_Config_Ini+0x248>)
 80004be:	2201      	movs	r2, #1
 80004c0:	721a      	strb	r2, [r3, #8]
	//initialization emergency button
	GPIO_PinInit(&buttons);
 80004c2:	4b5e      	ldr	r3, [pc, #376]	; (800063c <peripheral_Config_Ini+0x248>)
 80004c4:	0018      	movs	r0, r3
 80004c6:	f000 f9dd 	bl	8000884 <GPIO_PinInit>

	/**************************************SPI***********************************/
	//GPIOs for SPI: SPI1 PA4:NSS PA5:SCK PA6:MISO PA7:MOSI. Alternate function AF0
	spiGPIOs.pGPIO = GPIOA;
 80004ca:	4b5e      	ldr	r3, [pc, #376]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004cc:	2290      	movs	r2, #144	; 0x90
 80004ce:	05d2      	lsls	r2, r2, #23
 80004d0:	601a      	str	r2, [r3, #0]
	spiGPIOs.GPIO_PinConfig.GPIO_PinMode = GPIO_ALTFUN;
 80004d2:	4b5c      	ldr	r3, [pc, #368]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004d4:	2202      	movs	r2, #2
 80004d6:	715a      	strb	r2, [r3, #5]
	spiGPIOs.GPIO_PinConfig.GPIO_PinAlterFunc = GPIO_AF0;
 80004d8:	4b5a      	ldr	r3, [pc, #360]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004da:	2200      	movs	r2, #0
 80004dc:	725a      	strb	r2, [r3, #9]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 80004de:	4b59      	ldr	r3, [pc, #356]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	719a      	strb	r2, [r3, #6]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_HIGHSPEED; //FAST SPEED
 80004e4:	4b57      	ldr	r3, [pc, #348]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004e6:	2203      	movs	r2, #3
 80004e8:	71da      	strb	r2, [r3, #7]
	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 80004ea:	4b56      	ldr	r3, [pc, #344]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	721a      	strb	r2, [r3, #8]
	//SCK
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_SCK;//SCK
 80004f0:	4b54      	ldr	r3, [pc, #336]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004f2:	2205      	movs	r2, #5
 80004f4:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 80004f6:	4b53      	ldr	r3, [pc, #332]	; (8000644 <peripheral_Config_Ini+0x250>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f000 f9c3 	bl	8000884 <GPIO_PinInit>

	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 80004fe:	4b51      	ldr	r3, [pc, #324]	; (8000644 <peripheral_Config_Ini+0x250>)
 8000500:	2201      	movs	r2, #1
 8000502:	721a      	strb	r2, [r3, #8]
	//NSS
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_NSS;//NSS
 8000504:	4b4f      	ldr	r3, [pc, #316]	; (8000644 <peripheral_Config_Ini+0x250>)
 8000506:	2204      	movs	r2, #4
 8000508:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 800050a:	4b4e      	ldr	r3, [pc, #312]	; (8000644 <peripheral_Config_Ini+0x250>)
 800050c:	0018      	movs	r0, r3
 800050e:	f000 f9b9 	bl	8000884 <GPIO_PinInit>
	//MISO
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MISO;//MISO
 8000512:	4b4c      	ldr	r3, [pc, #304]	; (8000644 <peripheral_Config_Ini+0x250>)
 8000514:	2206      	movs	r2, #6
 8000516:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000518:	4b4a      	ldr	r3, [pc, #296]	; (8000644 <peripheral_Config_Ini+0x250>)
 800051a:	0018      	movs	r0, r3
 800051c:	f000 f9b2 	bl	8000884 <GPIO_PinInit>
	//MOSI
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MOSI;//MOSI
 8000520:	4b48      	ldr	r3, [pc, #288]	; (8000644 <peripheral_Config_Ini+0x250>)
 8000522:	2207      	movs	r2, #7
 8000524:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000526:	4b47      	ldr	r3, [pc, #284]	; (8000644 <peripheral_Config_Ini+0x250>)
 8000528:	0018      	movs	r0, r3
 800052a:	f000 f9ab 	bl	8000884 <GPIO_PinInit>

	/*SPI handle configuration and initialization*/
	//SPI configuration
	spi1.pSPI = SPI1_I2S1;
 800052e:	4b46      	ldr	r3, [pc, #280]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000530:	4a46      	ldr	r2, [pc, #280]	; (800064c <peripheral_Config_Ini+0x258>)
 8000532:	601a      	str	r2, [r3, #0]
	spi1.SPI_Config.SPI_Mode = SPI_MASTER;
 8000534:	4b44      	ldr	r3, [pc, #272]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000536:	2201      	movs	r2, #1
 8000538:	711a      	strb	r2, [r3, #4]
	spi1.SPI_Config.SPI_Speed = SPI_SPEED_2;
 800053a:	4b43      	ldr	r3, [pc, #268]	; (8000648 <peripheral_Config_Ini+0x254>)
 800053c:	2200      	movs	r2, #0
 800053e:	715a      	strb	r2, [r3, #5]
	spi1.SPI_Config.SPI_CommType = SPI_FULLDUPLEX;
 8000540:	4b41      	ldr	r3, [pc, #260]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000542:	2201      	movs	r2, #1
 8000544:	719a      	strb	r2, [r3, #6]
	spi1.SPI_Config.SPI_DataSize = SPI_8BIT;
 8000546:	4b40      	ldr	r3, [pc, #256]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000548:	2207      	movs	r2, #7
 800054a:	71da      	strb	r2, [r3, #7]
	spi1.SPI_Config.SPI_SWslave = SPI_HW_MGMT;
 800054c:	4b3e      	ldr	r3, [pc, #248]	; (8000648 <peripheral_Config_Ini+0x254>)
 800054e:	2200      	movs	r2, #0
 8000550:	721a      	strb	r2, [r3, #8]
	spi1.SPI_Config.SPI_Pol = SPI_CLK_IDLE_0;
 8000552:	4b3d      	ldr	r3, [pc, #244]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000554:	2200      	movs	r2, #0
 8000556:	725a      	strb	r2, [r3, #9]
	spi1.SPI_Config.SPI_Phase = SPI_CLK_CAPT_FIRST;
 8000558:	4b3b      	ldr	r3, [pc, #236]	; (8000648 <peripheral_Config_Ini+0x254>)
 800055a:	2200      	movs	r2, #0
 800055c:	729a      	strb	r2, [r3, #10]

	//SPI initialization
	SPI_Init(&spi1);
 800055e:	4b3a      	ldr	r3, [pc, #232]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000560:	0018      	movs	r0, r3
 8000562:	f000 ff01 	bl	8001368 <SPI_Init>

	//Set SSOE to 1 to make NSS output enable
	SPI_SSOE(&spi1,ENABLE);
 8000566:	4b38      	ldr	r3, [pc, #224]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000568:	2101      	movs	r1, #1
 800056a:	0018      	movs	r0, r3
 800056c:	f000 ffc2 	bl	80014f4 <SPI_SSOE>

	//Enable SPI peripheral
	SPI_EnableDisable(&spi1,ENABLE);
 8000570:	4b35      	ldr	r3, [pc, #212]	; (8000648 <peripheral_Config_Ini+0x254>)
 8000572:	2101      	movs	r1, #1
 8000574:	0018      	movs	r0, r3
 8000576:	f000 ff9d 	bl	80014b4 <SPI_EnableDisable>

	/**********************************I2C*****************************************/
	//GPIOs for I2C: PB6(SCL), PB9(SDA).Alternate function AF1!
	i2cGPIOs.pGPIO = GPIOB;
 800057a:	4b35      	ldr	r3, [pc, #212]	; (8000650 <peripheral_Config_Ini+0x25c>)
 800057c:	4a30      	ldr	r2, [pc, #192]	; (8000640 <peripheral_Config_Ini+0x24c>)
 800057e:	601a      	str	r2, [r3, #0]
	i2cGPIOs.GPIO_PinConfig.GPIO_PinMode = GPIO_ALTFUN;
 8000580:	4b33      	ldr	r3, [pc, #204]	; (8000650 <peripheral_Config_Ini+0x25c>)
 8000582:	2202      	movs	r2, #2
 8000584:	715a      	strb	r2, [r3, #5]
	i2cGPIOs.GPIO_PinConfig.GPIO_PinAlterFunc = GPIO_AF1;
 8000586:	4b32      	ldr	r3, [pc, #200]	; (8000650 <peripheral_Config_Ini+0x25c>)
 8000588:	2201      	movs	r2, #1
 800058a:	725a      	strb	r2, [r3, #9]
	i2cGPIOs.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 800058c:	4b30      	ldr	r3, [pc, #192]	; (8000650 <peripheral_Config_Ini+0x25c>)
 800058e:	2200      	movs	r2, #0
 8000590:	719a      	strb	r2, [r3, #6]
	i2cGPIOs.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_HIGHSPEED; //FAST SPEED
 8000592:	4b2f      	ldr	r3, [pc, #188]	; (8000650 <peripheral_Config_Ini+0x25c>)
 8000594:	2203      	movs	r2, #3
 8000596:	71da      	strb	r2, [r3, #7]
	i2cGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP; //internal pull up
 8000598:	4b2d      	ldr	r3, [pc, #180]	; (8000650 <peripheral_Config_Ini+0x25c>)
 800059a:	2201      	movs	r2, #1
 800059c:	721a      	strb	r2, [r3, #8]
	//SCL
	i2cGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_I2C1_SCL;//SCL
 800059e:	4b2c      	ldr	r3, [pc, #176]	; (8000650 <peripheral_Config_Ini+0x25c>)
 80005a0:	2206      	movs	r2, #6
 80005a2:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&i2cGPIOs);
 80005a4:	4b2a      	ldr	r3, [pc, #168]	; (8000650 <peripheral_Config_Ini+0x25c>)
 80005a6:	0018      	movs	r0, r3
 80005a8:	f000 f96c 	bl	8000884 <GPIO_PinInit>
	//SDA
	i2cGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_I2C1_SDA;//SDA
 80005ac:	4b28      	ldr	r3, [pc, #160]	; (8000650 <peripheral_Config_Ini+0x25c>)
 80005ae:	2209      	movs	r2, #9
 80005b0:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&i2cGPIOs);
 80005b2:	4b27      	ldr	r3, [pc, #156]	; (8000650 <peripheral_Config_Ini+0x25c>)
 80005b4:	0018      	movs	r0, r3
 80005b6:	f000 f965 	bl	8000884 <GPIO_PinInit>

	/*I2C configuration*/
	i2c1.pI2C = I2C1;
 80005ba:	4b26      	ldr	r3, [pc, #152]	; (8000654 <peripheral_Config_Ini+0x260>)
 80005bc:	4a26      	ldr	r2, [pc, #152]	; (8000658 <peripheral_Config_Ini+0x264>)
 80005be:	601a      	str	r2, [r3, #0]
	//timing according to table for 100kHz I2C,8MHz clock
	param1 = 0x01;//PRESC
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	2201      	movs	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
	param2 = 0x04;//SCLDEL
 80005c6:	1dbb      	adds	r3, r7, #6
 80005c8:	2204      	movs	r2, #4
 80005ca:	701a      	strb	r2, [r3, #0]
	param3 = 0x02;//SDADEL
 80005cc:	1d7b      	adds	r3, r7, #5
 80005ce:	2202      	movs	r2, #2
 80005d0:	701a      	strb	r2, [r3, #0]
	param4 = 0x0F;//SCLH
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	220f      	movs	r2, #15
 80005d6:	701a      	strb	r2, [r3, #0]
	param5 = 0x13;//SCLL
 80005d8:	1cfb      	adds	r3, r7, #3
 80005da:	2213      	movs	r2, #19
 80005dc:	701a      	strb	r2, [r3, #0]
	I2C_Master_TimingR(&i2c1, param1, param2, param3, param4, param5);
 80005de:	1d7b      	adds	r3, r7, #5
 80005e0:	781c      	ldrb	r4, [r3, #0]
 80005e2:	1dbb      	adds	r3, r7, #6
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	1dfb      	adds	r3, r7, #7
 80005e8:	7819      	ldrb	r1, [r3, #0]
 80005ea:	481a      	ldr	r0, [pc, #104]	; (8000654 <peripheral_Config_Ini+0x260>)
 80005ec:	1cfb      	adds	r3, r7, #3
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	0023      	movs	r3, r4
 80005fa:	f000 fe25 	bl	8001248 <I2C_Master_TimingR>
	i2c1.I2C_Config.I2C_AddressMode = I2C_ADDRESS_MODE_7BIT;
 80005fe:	4b15      	ldr	r3, [pc, #84]	; (8000654 <peripheral_Config_Ini+0x260>)
 8000600:	2200      	movs	r2, #0
 8000602:	715a      	strb	r2, [r3, #5]
	i2c1.I2C_Comm_t.I2C_SlaveAddress = ADS1115_ADDRESS; //ADS1115 address
 8000604:	4b13      	ldr	r3, [pc, #76]	; (8000654 <peripheral_Config_Ini+0x260>)
 8000606:	2248      	movs	r2, #72	; 0x48
 8000608:	841a      	strh	r2, [r3, #32]
	i2c1.I2C_Comm_t.I2C_Nbytes = 1;
 800060a:	4b12      	ldr	r3, [pc, #72]	; (8000654 <peripheral_Config_Ini+0x260>)
 800060c:	2201      	movs	r2, #1
 800060e:	779a      	strb	r2, [r3, #30]
	i2c1.I2C_Comm_t.RX_length = 1;
 8000610:	4b10      	ldr	r3, [pc, #64]	; (8000654 <peripheral_Config_Ini+0x260>)
 8000612:	2201      	movs	r2, #1
 8000614:	615a      	str	r2, [r3, #20]
	i2c1.I2C_Comm_t.I2C_RepeatStart = 1;
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <peripheral_Config_Ini+0x260>)
 8000618:	2201      	movs	r2, #1
 800061a:	775a      	strb	r2, [r3, #29]

	//I2C initialization
	I2C_Init(&i2c1);
 800061c:	4b0d      	ldr	r3, [pc, #52]	; (8000654 <peripheral_Config_Ini+0x260>)
 800061e:	0018      	movs	r0, r3
 8000620:	f000 fb7e 	bl	8000d20 <I2C_Init>
	//Enable I2C peripheral
	I2C_EnableDisable(&i2c1,ENABLE);
 8000624:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <peripheral_Config_Ini+0x260>)
 8000626:	2101      	movs	r1, #1
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fb8b 	bl	8000d44 <I2C_EnableDisable>

}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b003      	add	sp, #12
 8000634:	bd90      	pop	{r4, r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	2000002c 	.word	0x2000002c
 800063c:	20000020 	.word	0x20000020
 8000640:	48000400 	.word	0x48000400
 8000644:	20000038 	.word	0x20000038
 8000648:	20000050 	.word	0x20000050
 800064c:	40013000 	.word	0x40013000
 8000650:	20000044 	.word	0x20000044
 8000654:	20000074 	.word	0x20000074
 8000658:	40005400 	.word	0x40005400

0800065c <configureADS1115>:
/*********************************CONFIGURE ADS1115**********************************************/
void configureADS1115(I2C_Handle_t *pI2Chandle){
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	//https://cdn-shop.adafruit.com/datasheets/ads1115.pdf
	if (flagADS1115 < ADS1115_1ST_DONE){
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <configureADS1115+0x68>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d814      	bhi.n	8000696 <configureADS1115+0x3a>
		//continuous mode
		//1-write to config reg. bit 8 mode(0:continuous;1:single-shot,default);bits 9-11:gain amplifier.bit 15 set to 1 starts single shot (in single-shot mode)
		//transmiter:address+0x01(points to config reg)+0b10000100(MSB:start shot+default gain+continuous)+0b10000011(LSB:default rate+no comparator)
		bytes_to_ADS1115_reg[0] = 0x01; //0x01(points to config reg)
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <configureADS1115+0x6c>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
		bytes_to_ADS1115_reg[1] = 0x84; //0b10000100 (MSB)
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <configureADS1115+0x6c>)
 8000674:	2284      	movs	r2, #132	; 0x84
 8000676:	705a      	strb	r2, [r3, #1]
		bytes_to_ADS1115_reg[2] = 0x83; //0b10000011 (LSB)
 8000678:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <configureADS1115+0x6c>)
 800067a:	2283      	movs	r2, #131	; 0x83
 800067c:	709a      	strb	r2, [r3, #2]
		pI2Chandle->I2C_Comm_t.TX_buffer = bytes_to_ADS1115_reg; //buffer pointing to bytes_to_ADS1115_reg
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a11      	ldr	r2, [pc, #68]	; (80006c8 <configureADS1115+0x6c>)
 8000682:	611a      	str	r2, [r3, #16]
		flagADS1115 = ADS1115_1ST_DURING;
 8000684:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <configureADS1115+0x68>)
 8000686:	2201      	movs	r2, #1
 8000688:	701a      	strb	r2, [r3, #0]
		I2C_Master_Transmitter(pI2Chandle, 3, 1);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2201      	movs	r2, #1
 800068e:	2103      	movs	r1, #3
 8000690:	0018      	movs	r0, r3
 8000692:	f000 fc35 	bl	8000f00 <I2C_Master_Transmitter>
	}


	if (flagADS1115 == ADS1115_1ST_DONE){
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <configureADS1115+0x68>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b02      	cmp	r3, #2
 800069c:	d10e      	bne.n	80006bc <configureADS1115+0x60>
		//2-select the conversion register by writing to pointer reg(0x00:conversion reg;0x01:config reg)
		//transmitter:address+0x00(points to conversion register)
		bytes_to_ADS1115_reg[0] = 0x00; //0x00(points to conversion register)
 800069e:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <configureADS1115+0x6c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
		pI2Chandle->I2C_Comm_t.TX_buffer = bytes_to_ADS1115_reg; //buffer pointing to bytes_to_ADS1115_reg
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a08      	ldr	r2, [pc, #32]	; (80006c8 <configureADS1115+0x6c>)
 80006a8:	611a      	str	r2, [r3, #16]
		flagADS1115 = ADS1115_2ND_DURING;
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <configureADS1115+0x68>)
 80006ac:	2203      	movs	r2, #3
 80006ae:	701a      	strb	r2, [r3, #0]
		I2C_Master_Transmitter(pI2Chandle, 1, 1);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2201      	movs	r2, #1
 80006b4:	2101      	movs	r1, #1
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fc22 	bl	8000f00 <I2C_Master_Transmitter>
	}

}
 80006bc:	46c0      	nop			; (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b002      	add	sp, #8
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	200000a3 	.word	0x200000a3
 80006c8:	200000a0 	.word	0x200000a0

080006cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006cc:	480d      	ldr	r0, [pc, #52]	; (8000704 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006d0:	e000      	b.n	80006d4 <Reset_Handler+0x8>
 80006d2:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	480c      	ldr	r0, [pc, #48]	; (8000708 <LoopForever+0x6>)
  ldr r1, =_edata
 80006d6:	490d      	ldr	r1, [pc, #52]	; (800070c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006d8:	4a0d      	ldr	r2, [pc, #52]	; (8000710 <LoopForever+0xe>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ec:	4c0a      	ldr	r4, [pc, #40]	; (8000718 <LoopForever+0x16>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006fa:	f001 f837 	bl	800176c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006fe:	f7ff fd17 	bl	8000130 <main>

08000702 <LoopForever>:

LoopForever:
    b LoopForever
 8000702:	e7fe      	b.n	8000702 <LoopForever>
  ldr   r0, =_estack
 8000704:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800070c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000710:	080017e4 	.word	0x080017e4
  ldr r2, =_sbss
 8000714:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000718:	200000a4 	.word	0x200000a4

0800071c <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800071c:	e7fe      	b.n	800071c <ADC_COMP_IRQHandler>
	...

08000720 <GPIO_ClockControl>:
 *      Author: danim
 */

#include "gpio.h"
/*********GPIO clock control***************/
void GPIO_ClockControl(GPIO_RegStruct_t *pGPIO, uint8_t EnableDisable){
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	000a      	movs	r2, r1
 800072a:	1cfb      	adds	r3, r7, #3
 800072c:	701a      	strb	r2, [r3, #0]

	if (EnableDisable == ENABLE) {
 800072e:	1cfb      	adds	r3, r7, #3
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b01      	cmp	r3, #1
 8000734:	d148      	bne.n	80007c8 <GPIO_ClockControl+0xa8>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	2390      	movs	r3, #144	; 0x90
 800073a:	05db      	lsls	r3, r3, #23
 800073c:	429a      	cmp	r2, r3
 800073e:	d107      	bne.n	8000750 <GPIO_ClockControl+0x30>
			GPIOA_EnableClock();
 8000740:	4b44      	ldr	r3, [pc, #272]	; (8000854 <GPIO_ClockControl+0x134>)
 8000742:	695a      	ldr	r2, [r3, #20]
 8000744:	4b43      	ldr	r3, [pc, #268]	; (8000854 <GPIO_ClockControl+0x134>)
 8000746:	2180      	movs	r1, #128	; 0x80
 8000748:	0289      	lsls	r1, r1, #10
 800074a:	430a      	orrs	r2, r1
 800074c:	615a      	str	r2, [r3, #20]
		}
		else if (pGPIO==GPIOF){
			GPIOF_DisableClock();
		}
	}
}
 800074e:	e07d      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a41      	ldr	r2, [pc, #260]	; (8000858 <GPIO_ClockControl+0x138>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d107      	bne.n	8000768 <GPIO_ClockControl+0x48>
			GPIOB_EnableClock();
 8000758:	4b3e      	ldr	r3, [pc, #248]	; (8000854 <GPIO_ClockControl+0x134>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	4b3d      	ldr	r3, [pc, #244]	; (8000854 <GPIO_ClockControl+0x134>)
 800075e:	2180      	movs	r1, #128	; 0x80
 8000760:	02c9      	lsls	r1, r1, #11
 8000762:	430a      	orrs	r2, r1
 8000764:	615a      	str	r2, [r3, #20]
}
 8000766:	e071      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a3c      	ldr	r2, [pc, #240]	; (800085c <GPIO_ClockControl+0x13c>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d107      	bne.n	8000780 <GPIO_ClockControl+0x60>
			GPIOC_EnableClock();
 8000770:	4b38      	ldr	r3, [pc, #224]	; (8000854 <GPIO_ClockControl+0x134>)
 8000772:	695a      	ldr	r2, [r3, #20]
 8000774:	4b37      	ldr	r3, [pc, #220]	; (8000854 <GPIO_ClockControl+0x134>)
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	0309      	lsls	r1, r1, #12
 800077a:	430a      	orrs	r2, r1
 800077c:	615a      	str	r2, [r3, #20]
}
 800077e:	e065      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a37      	ldr	r2, [pc, #220]	; (8000860 <GPIO_ClockControl+0x140>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d107      	bne.n	8000798 <GPIO_ClockControl+0x78>
			GPIOD_EnableClock();
 8000788:	4b32      	ldr	r3, [pc, #200]	; (8000854 <GPIO_ClockControl+0x134>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	4b31      	ldr	r3, [pc, #196]	; (8000854 <GPIO_ClockControl+0x134>)
 800078e:	2180      	movs	r1, #128	; 0x80
 8000790:	0349      	lsls	r1, r1, #13
 8000792:	430a      	orrs	r2, r1
 8000794:	615a      	str	r2, [r3, #20]
}
 8000796:	e059      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a32      	ldr	r2, [pc, #200]	; (8000864 <GPIO_ClockControl+0x144>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d107      	bne.n	80007b0 <GPIO_ClockControl+0x90>
			GPIOE_EnableClock();
 80007a0:	4b2c      	ldr	r3, [pc, #176]	; (8000854 <GPIO_ClockControl+0x134>)
 80007a2:	695a      	ldr	r2, [r3, #20]
 80007a4:	4b2b      	ldr	r3, [pc, #172]	; (8000854 <GPIO_ClockControl+0x134>)
 80007a6:	2180      	movs	r1, #128	; 0x80
 80007a8:	0389      	lsls	r1, r1, #14
 80007aa:	430a      	orrs	r2, r1
 80007ac:	615a      	str	r2, [r3, #20]
}
 80007ae:	e04d      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	4a2d      	ldr	r2, [pc, #180]	; (8000868 <GPIO_ClockControl+0x148>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d149      	bne.n	800084c <GPIO_ClockControl+0x12c>
			GPIOF_EnableClock();
 80007b8:	4b26      	ldr	r3, [pc, #152]	; (8000854 <GPIO_ClockControl+0x134>)
 80007ba:	695a      	ldr	r2, [r3, #20]
 80007bc:	4b25      	ldr	r3, [pc, #148]	; (8000854 <GPIO_ClockControl+0x134>)
 80007be:	2180      	movs	r1, #128	; 0x80
 80007c0:	03c9      	lsls	r1, r1, #15
 80007c2:	430a      	orrs	r2, r1
 80007c4:	615a      	str	r2, [r3, #20]
}
 80007c6:	e041      	b.n	800084c <GPIO_ClockControl+0x12c>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	2390      	movs	r3, #144	; 0x90
 80007cc:	05db      	lsls	r3, r3, #23
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d106      	bne.n	80007e0 <GPIO_ClockControl+0xc0>
			GPIOA_DisableClock();
 80007d2:	4b20      	ldr	r3, [pc, #128]	; (8000854 <GPIO_ClockControl+0x134>)
 80007d4:	695a      	ldr	r2, [r3, #20]
 80007d6:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <GPIO_ClockControl+0x134>)
 80007d8:	4924      	ldr	r1, [pc, #144]	; (800086c <GPIO_ClockControl+0x14c>)
 80007da:	400a      	ands	r2, r1
 80007dc:	615a      	str	r2, [r3, #20]
}
 80007de:	e035      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	4a1d      	ldr	r2, [pc, #116]	; (8000858 <GPIO_ClockControl+0x138>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d106      	bne.n	80007f6 <GPIO_ClockControl+0xd6>
			GPIOB_DisableClock();
 80007e8:	4b1a      	ldr	r3, [pc, #104]	; (8000854 <GPIO_ClockControl+0x134>)
 80007ea:	695a      	ldr	r2, [r3, #20]
 80007ec:	4b19      	ldr	r3, [pc, #100]	; (8000854 <GPIO_ClockControl+0x134>)
 80007ee:	4920      	ldr	r1, [pc, #128]	; (8000870 <GPIO_ClockControl+0x150>)
 80007f0:	400a      	ands	r2, r1
 80007f2:	615a      	str	r2, [r3, #20]
}
 80007f4:	e02a      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4a18      	ldr	r2, [pc, #96]	; (800085c <GPIO_ClockControl+0x13c>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d106      	bne.n	800080c <GPIO_ClockControl+0xec>
			GPIOC_DisableClock();
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <GPIO_ClockControl+0x134>)
 8000800:	695a      	ldr	r2, [r3, #20]
 8000802:	4b14      	ldr	r3, [pc, #80]	; (8000854 <GPIO_ClockControl+0x134>)
 8000804:	491b      	ldr	r1, [pc, #108]	; (8000874 <GPIO_ClockControl+0x154>)
 8000806:	400a      	ands	r2, r1
 8000808:	615a      	str	r2, [r3, #20]
}
 800080a:	e01f      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4a14      	ldr	r2, [pc, #80]	; (8000860 <GPIO_ClockControl+0x140>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d106      	bne.n	8000822 <GPIO_ClockControl+0x102>
			GPIOD_DisableClock();
 8000814:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <GPIO_ClockControl+0x134>)
 8000816:	695a      	ldr	r2, [r3, #20]
 8000818:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <GPIO_ClockControl+0x134>)
 800081a:	4917      	ldr	r1, [pc, #92]	; (8000878 <GPIO_ClockControl+0x158>)
 800081c:	400a      	ands	r2, r1
 800081e:	615a      	str	r2, [r3, #20]
}
 8000820:	e014      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a0f      	ldr	r2, [pc, #60]	; (8000864 <GPIO_ClockControl+0x144>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d106      	bne.n	8000838 <GPIO_ClockControl+0x118>
			GPIOE_DisableClock();
 800082a:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <GPIO_ClockControl+0x134>)
 800082c:	695a      	ldr	r2, [r3, #20]
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <GPIO_ClockControl+0x134>)
 8000830:	4912      	ldr	r1, [pc, #72]	; (800087c <GPIO_ClockControl+0x15c>)
 8000832:	400a      	ands	r2, r1
 8000834:	615a      	str	r2, [r3, #20]
}
 8000836:	e009      	b.n	800084c <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4a0b      	ldr	r2, [pc, #44]	; (8000868 <GPIO_ClockControl+0x148>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d105      	bne.n	800084c <GPIO_ClockControl+0x12c>
			GPIOF_DisableClock();
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <GPIO_ClockControl+0x134>)
 8000842:	695a      	ldr	r2, [r3, #20]
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <GPIO_ClockControl+0x134>)
 8000846:	490e      	ldr	r1, [pc, #56]	; (8000880 <GPIO_ClockControl+0x160>)
 8000848:	400a      	ands	r2, r1
 800084a:	615a      	str	r2, [r3, #20]
}
 800084c:	46c0      	nop			; (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	b002      	add	sp, #8
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40021000 	.word	0x40021000
 8000858:	48000400 	.word	0x48000400
 800085c:	48000800 	.word	0x48000800
 8000860:	48000c00 	.word	0x48000c00
 8000864:	48001000 	.word	0x48001000
 8000868:	48001400 	.word	0x48001400
 800086c:	fffdffff 	.word	0xfffdffff
 8000870:	fffbffff 	.word	0xfffbffff
 8000874:	fff7ffff 	.word	0xfff7ffff
 8000878:	ffefffff 	.word	0xffefffff
 800087c:	ffdfffff 	.word	0xffdfffff
 8000880:	ffbfffff 	.word	0xffbfffff

08000884 <GPIO_PinInit>:
/*********GPIO pin initialization*************/
void GPIO_PinInit(GPIO_PinHandle_t *GPIO_PinHandle){
 8000884:	b5b0      	push	{r4, r5, r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	//local variables used for temporary values in operations
	uint8_t temp1;
	uint8_t temp2;

	//enable GPIO port clock
	GPIO_ClockControl(GPIO_PinHandle->pGPIO,ENABLE);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2101      	movs	r1, #1
 8000892:	0018      	movs	r0, r3
 8000894:	f7ff ff44 	bl	8000720 <GPIO_ClockControl>

	//configure MODE: if not interrupt, mode is input/output/analog/alternate function
	if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)<=GPIO_ANA){
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	795b      	ldrb	r3, [r3, #5]
 800089c:	2b03      	cmp	r3, #3
 800089e:	d81f      	bhi.n	80008e0 <GPIO_PinInit+0x5c>
		// first,reset the 2 bits related to pin.ex:pin number 1 is for MODER bits 2 and 3. 3<<2*pin is 3<<2 aka 1100b.so MODER&=(~1100)=x..x00xx
		GPIO_PinHandle->pGPIO->MODER &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber))); //I guess I can use 3 instead of 0x3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	2103      	movs	r1, #3
 80008ae:	4099      	lsls	r1, r3
 80008b0:	000b      	movs	r3, r1
 80008b2:	43db      	mvns	r3, r3
 80008b4:	0019      	movs	r1, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	400a      	ands	r2, r1
 80008bc:	601a      	str	r2, [r3, #0]
		//now set
		GPIO_PinHandle->pGPIO->MODER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	795b      	ldrb	r3, [r3, #5]
 80008c8:	0019      	movs	r1, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	791b      	ldrb	r3, [r3, #4]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	4099      	lsls	r1, r3
 80008d2:	000b      	movs	r3, r1
 80008d4:	0019      	movs	r1, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	430a      	orrs	r2, r1
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	e0af      	b.n	8000a40 <GPIO_PinInit+0x1bc>
	}
	else{ //interrupts
		//Configure the edge trigger (EXTI FTSR and RTSR). EXTI line "y" is for pins "y"; example, EXTI15 is for GPIOA15..GPIOF15
		if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALL_TRIG){
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	795b      	ldrb	r3, [r3, #5]
 80008e4:	2b04      	cmp	r3, #4
 80008e6:	d117      	bne.n	8000918 <GPIO_PinInit+0x94>
			//set falling edge trigger
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008e8:	4ba5      	ldr	r3, [pc, #660]	; (8000b80 <GPIO_PinInit+0x2fc>)
 80008ea:	68da      	ldr	r2, [r3, #12]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	791b      	ldrb	r3, [r3, #4]
 80008f0:	0019      	movs	r1, r3
 80008f2:	2301      	movs	r3, #1
 80008f4:	408b      	lsls	r3, r1
 80008f6:	0019      	movs	r1, r3
 80008f8:	4ba1      	ldr	r3, [pc, #644]	; (8000b80 <GPIO_PinInit+0x2fc>)
 80008fa:	430a      	orrs	r2, r1
 80008fc:	60da      	str	r2, [r3, #12]
			//clear rising edge trigger!
			EXTI->RTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008fe:	4ba0      	ldr	r3, [pc, #640]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000900:	689a      	ldr	r2, [r3, #8]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	0019      	movs	r1, r3
 8000908:	2301      	movs	r3, #1
 800090a:	408b      	lsls	r3, r1
 800090c:	43db      	mvns	r3, r3
 800090e:	0019      	movs	r1, r3
 8000910:	4b9b      	ldr	r3, [pc, #620]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000912:	400a      	ands	r2, r1
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	e035      	b.n	8000984 <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_RISE_TRIG){
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	795b      	ldrb	r3, [r3, #5]
 800091c:	2b05      	cmp	r3, #5
 800091e:	d117      	bne.n	8000950 <GPIO_PinInit+0xcc>
			//set rising edge trigger
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000920:	4b97      	ldr	r3, [pc, #604]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000922:	689a      	ldr	r2, [r3, #8]
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	791b      	ldrb	r3, [r3, #4]
 8000928:	0019      	movs	r1, r3
 800092a:	2301      	movs	r3, #1
 800092c:	408b      	lsls	r3, r1
 800092e:	0019      	movs	r1, r3
 8000930:	4b93      	ldr	r3, [pc, #588]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000932:	430a      	orrs	r2, r1
 8000934:	609a      	str	r2, [r3, #8]
			//clear falling edge trigger!
			EXTI->FTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000936:	4b92      	ldr	r3, [pc, #584]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000938:	68da      	ldr	r2, [r3, #12]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	791b      	ldrb	r3, [r3, #4]
 800093e:	0019      	movs	r1, r3
 8000940:	2301      	movs	r3, #1
 8000942:	408b      	lsls	r3, r1
 8000944:	43db      	mvns	r3, r3
 8000946:	0019      	movs	r1, r3
 8000948:	4b8d      	ldr	r3, [pc, #564]	; (8000b80 <GPIO_PinInit+0x2fc>)
 800094a:	400a      	ands	r2, r1
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	e019      	b.n	8000984 <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALLRISE_TRIG){
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	795b      	ldrb	r3, [r3, #5]
 8000954:	2b06      	cmp	r3, #6
 8000956:	d115      	bne.n	8000984 <GPIO_PinInit+0x100>
			//set both falling and rising edge triggers
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000958:	4b89      	ldr	r3, [pc, #548]	; (8000b80 <GPIO_PinInit+0x2fc>)
 800095a:	68da      	ldr	r2, [r3, #12]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	791b      	ldrb	r3, [r3, #4]
 8000960:	0019      	movs	r1, r3
 8000962:	2301      	movs	r3, #1
 8000964:	408b      	lsls	r3, r1
 8000966:	0019      	movs	r1, r3
 8000968:	4b85      	ldr	r3, [pc, #532]	; (8000b80 <GPIO_PinInit+0x2fc>)
 800096a:	430a      	orrs	r2, r1
 800096c:	60da      	str	r2, [r3, #12]
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800096e:	4b84      	ldr	r3, [pc, #528]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000970:	689a      	ldr	r2, [r3, #8]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	791b      	ldrb	r3, [r3, #4]
 8000976:	0019      	movs	r1, r3
 8000978:	2301      	movs	r3, #1
 800097a:	408b      	lsls	r3, r1
 800097c:	0019      	movs	r1, r3
 800097e:	4b80      	ldr	r3, [pc, #512]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000980:	430a      	orrs	r2, r1
 8000982:	609a      	str	r2, [r3, #8]
		}

		//EXTICR: select the GPIO for the interruption on corresponding EXTI line through EXTICR registers (every allows just one, so it's a decision)
		//EXTICR0:for GPIO pins 0-3. Blocks of 4 bits to select A-F.EXTICR1: for GPIO pins 4-7. Blocks of 4 bits to select A-F. And so on
		//if GPIOD10-->EXTICR3 (block1,that is,from bit4) because EXTICR1 is for pins 0-3, CR2 pins 4-7 and so on. GPIOD--> 010
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber/4; //to know which EXTICR
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	791a      	ldrb	r2, [r3, #4]
 8000988:	200f      	movs	r0, #15
 800098a:	183b      	adds	r3, r7, r0
 800098c:	0892      	lsrs	r2, r2, #2
 800098e:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber%4;//to know the block within EXTICR
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	791a      	ldrb	r2, [r3, #4]
 8000994:	230e      	movs	r3, #14
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	2103      	movs	r1, #3
 800099a:	400a      	ands	r2, r1
 800099c:	701a      	strb	r2, [r3, #0]
		//enable SYSCFG clock and configure the correspondingEXTICR
		SYSCFG_EnableClock();
 800099e:	4b79      	ldr	r3, [pc, #484]	; (8000b84 <GPIO_PinInit+0x300>)
 80009a0:	699a      	ldr	r2, [r3, #24]
 80009a2:	4b78      	ldr	r3, [pc, #480]	; (8000b84 <GPIO_PinInit+0x300>)
 80009a4:	2101      	movs	r1, #1
 80009a6:	430a      	orrs	r2, r1
 80009a8:	619a      	str	r2, [r3, #24]
		SYSCFG->EXTICR[temp1] |= ((GPIO_PORT_TO_NUMBER(GPIO_PinHandle->pGPIO))<< (4*temp2) );
 80009aa:	4a77      	ldr	r2, [pc, #476]	; (8000b88 <GPIO_PinInit+0x304>)
 80009ac:	183b      	adds	r3, r7, r0
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	3302      	adds	r3, #2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	589a      	ldr	r2, [r3, r2]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6819      	ldr	r1, [r3, #0]
 80009ba:	2390      	movs	r3, #144	; 0x90
 80009bc:	05db      	lsls	r3, r3, #23
 80009be:	4299      	cmp	r1, r3
 80009c0:	d024      	beq.n	8000a0c <GPIO_PinInit+0x188>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4971      	ldr	r1, [pc, #452]	; (8000b8c <GPIO_PinInit+0x308>)
 80009c8:	428b      	cmp	r3, r1
 80009ca:	d01d      	beq.n	8000a08 <GPIO_PinInit+0x184>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	496f      	ldr	r1, [pc, #444]	; (8000b90 <GPIO_PinInit+0x30c>)
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d016      	beq.n	8000a04 <GPIO_PinInit+0x180>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	496e      	ldr	r1, [pc, #440]	; (8000b94 <GPIO_PinInit+0x310>)
 80009dc:	428b      	cmp	r3, r1
 80009de:	d00f      	beq.n	8000a00 <GPIO_PinInit+0x17c>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	496c      	ldr	r1, [pc, #432]	; (8000b98 <GPIO_PinInit+0x314>)
 80009e6:	428b      	cmp	r3, r1
 80009e8:	d008      	beq.n	80009fc <GPIO_PinInit+0x178>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	496b      	ldr	r1, [pc, #428]	; (8000b9c <GPIO_PinInit+0x318>)
 80009f0:	428b      	cmp	r3, r1
 80009f2:	d101      	bne.n	80009f8 <GPIO_PinInit+0x174>
 80009f4:	2305      	movs	r3, #5
 80009f6:	e00a      	b.n	8000a0e <GPIO_PinInit+0x18a>
 80009f8:	2300      	movs	r3, #0
 80009fa:	e008      	b.n	8000a0e <GPIO_PinInit+0x18a>
 80009fc:	2304      	movs	r3, #4
 80009fe:	e006      	b.n	8000a0e <GPIO_PinInit+0x18a>
 8000a00:	2303      	movs	r3, #3
 8000a02:	e004      	b.n	8000a0e <GPIO_PinInit+0x18a>
 8000a04:	2302      	movs	r3, #2
 8000a06:	e002      	b.n	8000a0e <GPIO_PinInit+0x18a>
 8000a08:	2301      	movs	r3, #1
 8000a0a:	e000      	b.n	8000a0e <GPIO_PinInit+0x18a>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	210e      	movs	r1, #14
 8000a10:	1879      	adds	r1, r7, r1
 8000a12:	7809      	ldrb	r1, [r1, #0]
 8000a14:	0089      	lsls	r1, r1, #2
 8000a16:	408b      	lsls	r3, r1
 8000a18:	0018      	movs	r0, r3
 8000a1a:	495b      	ldr	r1, [pc, #364]	; (8000b88 <GPIO_PinInit+0x304>)
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	4302      	orrs	r2, r0
 8000a24:	3302      	adds	r3, #2
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	505a      	str	r2, [r3, r1]

		//ENABLE EXTI interrupt by means of interrupt mask register
		EXTI->IMR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a2a:	4b55      	ldr	r3, [pc, #340]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	791b      	ldrb	r3, [r3, #4]
 8000a32:	0019      	movs	r1, r3
 8000a34:	2301      	movs	r3, #1
 8000a36:	408b      	lsls	r3, r1
 8000a38:	0019      	movs	r1, r3
 8000a3a:	4b51      	ldr	r3, [pc, #324]	; (8000b80 <GPIO_PinInit+0x2fc>)
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	601a      	str	r2, [r3, #0]
		/*Check specific functions for the configuration on processor side: NVIC (nested vector interrupt controller)*/
	}

	//OUTPUT TYPE. TBD:don't do if !=output mode?
	// first,reset the related bit
	GPIO_PinHandle->pGPIO->OTYPER &= (~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	685a      	ldr	r2, [r3, #4]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	791b      	ldrb	r3, [r3, #4]
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	408b      	lsls	r3, r1
 8000a50:	43db      	mvns	r3, r3
 8000a52:	0019      	movs	r1, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	400a      	ands	r2, r1
 8000a5a:	605a      	str	r2, [r3, #4]
	//now set
	GPIO_PinHandle->pGPIO->OTYPER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutType<<(GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	685a      	ldr	r2, [r3, #4]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	799b      	ldrb	r3, [r3, #6]
 8000a66:	0019      	movs	r1, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	791b      	ldrb	r3, [r3, #4]
 8000a6c:	4099      	lsls	r1, r3
 8000a6e:	000b      	movs	r3, r1
 8000a70:	0019      	movs	r1, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	430a      	orrs	r2, r1
 8000a78:	605a      	str	r2, [r3, #4]

	//OUTPUT SPEED. TBD:don't do if !=output mode?
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->OSPEEDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	689a      	ldr	r2, [r3, #8]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	791b      	ldrb	r3, [r3, #4]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	2103      	movs	r1, #3
 8000a88:	4099      	lsls	r1, r3
 8000a8a:	000b      	movs	r3, r1
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	0019      	movs	r1, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	400a      	ands	r2, r1
 8000a96:	609a      	str	r2, [r3, #8]
	//now set
	GPIO_PinHandle->pGPIO->OSPEEDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutSpeed<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	689a      	ldr	r2, [r3, #8]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	79db      	ldrb	r3, [r3, #7]
 8000aa2:	0019      	movs	r1, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	791b      	ldrb	r3, [r3, #4]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4099      	lsls	r1, r3
 8000aac:	000b      	movs	r3, r1
 8000aae:	0019      	movs	r1, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	609a      	str	r2, [r3, #8]

	//PULL UP/DOWN
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->PUPDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	68da      	ldr	r2, [r3, #12]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	791b      	ldrb	r3, [r3, #4]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	2103      	movs	r1, #3
 8000ac6:	4099      	lsls	r1, r3
 8000ac8:	000b      	movs	r3, r1
 8000aca:	43db      	mvns	r3, r3
 8000acc:	0019      	movs	r1, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	60da      	str	r2, [r3, #12]
	//now set
	GPIO_PinHandle->pGPIO->PUPDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinPullUpDown<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	68da      	ldr	r2, [r3, #12]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	7a1b      	ldrb	r3, [r3, #8]
 8000ae0:	0019      	movs	r1, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	791b      	ldrb	r3, [r3, #4]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	4099      	lsls	r1, r3
 8000aea:	000b      	movs	r3, r1
 8000aec:	0019      	movs	r1, r3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	430a      	orrs	r2, r1
 8000af4:	60da      	str	r2, [r3, #12]

	//ALTERNATE FUNCTION
	if (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_ALTFUN){
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	795b      	ldrb	r3, [r3, #5]
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	d13b      	bne.n	8000b76 <GPIO_PinInit+0x2f2>
		//as there are 2 registers, low is for pins 0-7 and high for 8-15.in our struct,AFR[2].We need to know where to actuate
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber / 8 ; //ex: pin 7-->reg 0,byte=7(last);pin12 --> reg1, byte=4
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	791a      	ldrb	r2, [r3, #4]
 8000b02:	240f      	movs	r4, #15
 8000b04:	193b      	adds	r3, r7, r4
 8000b06:	08d2      	lsrs	r2, r2, #3
 8000b08:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	791a      	ldrb	r2, [r3, #4]
 8000b0e:	250e      	movs	r5, #14
 8000b10:	197b      	adds	r3, r7, r5
 8000b12:	2107      	movs	r1, #7
 8000b14:	400a      	ands	r2, r1
 8000b16:	701a      	strb	r2, [r3, #0]
		// first,reset the related bits. in this case, 4. ~1111 is ~0x0F
		GPIO_PinHandle->pGPIO->AFR[temp1] &= (~(0xF<<(4*temp2)));
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	193a      	adds	r2, r7, r4
 8000b1e:	7812      	ldrb	r2, [r2, #0]
 8000b20:	3208      	adds	r2, #8
 8000b22:	0092      	lsls	r2, r2, #2
 8000b24:	58d1      	ldr	r1, [r2, r3]
 8000b26:	197b      	adds	r3, r7, r5
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	220f      	movs	r2, #15
 8000b2e:	409a      	lsls	r2, r3
 8000b30:	0013      	movs	r3, r2
 8000b32:	43db      	mvns	r3, r3
 8000b34:	0018      	movs	r0, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	193a      	adds	r2, r7, r4
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	4001      	ands	r1, r0
 8000b40:	3208      	adds	r2, #8
 8000b42:	0092      	lsls	r2, r2, #2
 8000b44:	50d1      	str	r1, [r2, r3]
		//now set
		GPIO_PinHandle->pGPIO->AFR[temp1] |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinAlterFunc<<(4*temp2));
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	193a      	adds	r2, r7, r4
 8000b4c:	7812      	ldrb	r2, [r2, #0]
 8000b4e:	3208      	adds	r2, #8
 8000b50:	0092      	lsls	r2, r2, #2
 8000b52:	58d1      	ldr	r1, [r2, r3]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	7a5b      	ldrb	r3, [r3, #9]
 8000b58:	001a      	movs	r2, r3
 8000b5a:	197b      	adds	r3, r7, r5
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	409a      	lsls	r2, r3
 8000b62:	0013      	movs	r3, r2
 8000b64:	0018      	movs	r0, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	193a      	adds	r2, r7, r4
 8000b6c:	7812      	ldrb	r2, [r2, #0]
 8000b6e:	4301      	orrs	r1, r0
 8000b70:	3208      	adds	r2, #8
 8000b72:	0092      	lsls	r2, r2, #2
 8000b74:	50d1      	str	r1, [r2, r3]
	}
}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	b004      	add	sp, #16
 8000b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	40010400 	.word	0x40010400
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40010000 	.word	0x40010000
 8000b8c:	48000400 	.word	0x48000400
 8000b90:	48000800 	.word	0x48000800
 8000b94:	48000c00 	.word	0x48000c00
 8000b98:	48001000 	.word	0x48001000
 8000b9c:	48001400 	.word	0x48001400

08000ba0 <GPIO_WritePin>:
uint16_t GPIO_ReadPort(GPIO_RegStruct_t *pGPIO){
	return (uint16_t)pGPIO->IDR;
}

/**************************Write to output (pin or port)************************/
void GPIO_WritePin(GPIO_RegStruct_t *pGPIO, uint8_t pin, uint8_t output){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	0008      	movs	r0, r1
 8000baa:	0011      	movs	r1, r2
 8000bac:	1cfb      	adds	r3, r7, #3
 8000bae:	1c02      	adds	r2, r0, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	1cbb      	adds	r3, r7, #2
 8000bb4:	1c0a      	adds	r2, r1, #0
 8000bb6:	701a      	strb	r2, [r3, #0]
	//do not do first clear the related bit and then set.we don't want to modify the output
	//I prefer to do an if statement than using intermediate variables to clear and set
	if (output==1){
 8000bb8:	1cbb      	adds	r3, r7, #2
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d10a      	bne.n	8000bd6 <GPIO_WritePin+0x36>
		pGPIO->ODR |= (1<<pin);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	695b      	ldr	r3, [r3, #20]
 8000bc4:	1cfa      	adds	r2, r7, #3
 8000bc6:	7812      	ldrb	r2, [r2, #0]
 8000bc8:	2101      	movs	r1, #1
 8000bca:	4091      	lsls	r1, r2
 8000bcc:	000a      	movs	r2, r1
 8000bce:	431a      	orrs	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	615a      	str	r2, [r3, #20]
	}
	else { //0
		pGPIO->ODR &= (~(1<<pin));
	}

}
 8000bd4:	e00a      	b.n	8000bec <GPIO_WritePin+0x4c>
		pGPIO->ODR &= (~(1<<pin));
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	1cfa      	adds	r2, r7, #3
 8000bdc:	7812      	ldrb	r2, [r2, #0]
 8000bde:	2101      	movs	r1, #1
 8000be0:	4091      	lsls	r1, r2
 8000be2:	000a      	movs	r2, r1
 8000be4:	43d2      	mvns	r2, r2
 8000be6:	401a      	ands	r2, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	615a      	str	r2, [r3, #20]
}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b002      	add	sp, #8
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <GPIO_IRQ_EnableDisable>:
	pGPIO->ODR ^= (1<<pin); //^ is XOR. 1^0=0;0^1=1;1^1=0;0^0=0. So x^1 = !x
}

/*************************NVIC functions for IRQ*****************************************/
/*Enable or disable an IRQ*/
void GPIO_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	0002      	movs	r2, r0
 8000bfc:	1dfb      	adds	r3, r7, #7
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	1dbb      	adds	r3, r7, #6
 8000c02:	1c0a      	adds	r2, r1, #0
 8000c04:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000c06:	1dbb      	adds	r3, r7, #6
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d10b      	bne.n	8000c26 <GPIO_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <GPIO_IRQ_EnableDisable+0x50>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2101      	movs	r1, #1
 8000c18:	4099      	lsls	r1, r3
 8000c1a:	000b      	movs	r3, r1
 8000c1c:	0019      	movs	r1, r3
 8000c1e:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <GPIO_IRQ_EnableDisable+0x50>)
 8000c20:	430a      	orrs	r2, r1
 8000c22:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}

}
 8000c24:	e00a      	b.n	8000c3c <GPIO_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000c26:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <GPIO_IRQ_EnableDisable+0x54>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2101      	movs	r1, #1
 8000c30:	4099      	lsls	r1, r3
 8000c32:	000b      	movs	r3, r1
 8000c34:	0019      	movs	r1, r3
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <GPIO_IRQ_EnableDisable+0x54>)
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	601a      	str	r2, [r3, #0]
}
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b002      	add	sp, #8
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	e000e100 	.word	0xe000e100
 8000c48:	e000e180 	.word	0xe000e180

08000c4c <GPIO_IRQ_Handling>:
	//Clear the block and set. Better if I use intermediate variables instead of modifying many times the IPR
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}
void GPIO_IRQ_Handling(uint8_t pin){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	0002      	movs	r2, r0
 8000c54:	1dfb      	adds	r3, r7, #7
 8000c56:	701a      	strb	r2, [r3, #0]
	/*ISRs (handlers) are actually application specific and implement/override(weak) handlers defined in startup*/
	/*GPIO_IRQ_Handling will be called inside the ISR handler.*/
	//Clear the pending register of the EXTI(interrupt handling depends upon the peripheral).PR of processor is automatically cleared (I think)
	if ((EXTI->PR) & (1<<pin)){ //if PR[pin]==1
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <GPIO_IRQ_Handling+0x3c>)
 8000c5a:	695b      	ldr	r3, [r3, #20]
 8000c5c:	1dfa      	adds	r2, r7, #7
 8000c5e:	7812      	ldrb	r2, [r2, #0]
 8000c60:	2101      	movs	r1, #1
 8000c62:	4091      	lsls	r1, r2
 8000c64:	000a      	movs	r2, r1
 8000c66:	4013      	ands	r3, r2
 8000c68:	d00a      	beq.n	8000c80 <GPIO_IRQ_Handling+0x34>
		(EXTI->PR) |= (1<<pin); //write 1 to clear the pending register
 8000c6a:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <GPIO_IRQ_Handling+0x3c>)
 8000c6c:	695a      	ldr	r2, [r3, #20]
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2101      	movs	r1, #1
 8000c74:	4099      	lsls	r1, r3
 8000c76:	000b      	movs	r3, r1
 8000c78:	0019      	movs	r1, r3
 8000c7a:	4b03      	ldr	r3, [pc, #12]	; (8000c88 <GPIO_IRQ_Handling+0x3c>)
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	615a      	str	r2, [r3, #20]
	}

}
 8000c80:	46c0      	nop			; (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b002      	add	sp, #8
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40010400 	.word	0x40010400

08000c8c <I2C_ClockControl>:
static void I2C_TCR_handler(I2C_Handle_t *pI2Chandle); //when NBYTES>255

static void I2C_SlaveAddress(I2C_Handle_t *pI2Chandle); //set slave address

/*Enable or disable I2C peripheral clock*/
void I2C_ClockControl(I2C_Handle_t *pI2Chandle, uint8_t EnableDisable){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	000a      	movs	r2, r1
 8000c96:	1cfb      	adds	r3, r7, #3
 8000c98:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE) {
 8000c9a:	1cfb      	adds	r3, r7, #3
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d119      	bne.n	8000cd6 <I2C_ClockControl+0x4a>
		if (pI2Chandle->pI2C == I2C1){
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a19      	ldr	r2, [pc, #100]	; (8000d0c <I2C_ClockControl+0x80>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d107      	bne.n	8000cbc <I2C_ClockControl+0x30>
			I2C1_EnableClock();
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <I2C_ClockControl+0x84>)
 8000cae:	69da      	ldr	r2, [r3, #28]
 8000cb0:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <I2C_ClockControl+0x84>)
 8000cb2:	2180      	movs	r1, #128	; 0x80
 8000cb4:	0389      	lsls	r1, r1, #14
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	61da      	str	r2, [r3, #28]
		}
		else if (pI2Chandle->pI2C == I2C2){
			I2C2_DisableClock();
		}
	}
}
 8000cba:	e023      	b.n	8000d04 <I2C_ClockControl+0x78>
		else if (pI2Chandle->pI2C == I2C2){
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <I2C_ClockControl+0x88>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d11e      	bne.n	8000d04 <I2C_ClockControl+0x78>
			I2C2_EnableClock();
 8000cc6:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <I2C_ClockControl+0x84>)
 8000cc8:	69da      	ldr	r2, [r3, #28]
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <I2C_ClockControl+0x84>)
 8000ccc:	2180      	movs	r1, #128	; 0x80
 8000cce:	03c9      	lsls	r1, r1, #15
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	61da      	str	r2, [r3, #28]
}
 8000cd4:	e016      	b.n	8000d04 <I2C_ClockControl+0x78>
		if (pI2Chandle->pI2C == I2C1){
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a0c      	ldr	r2, [pc, #48]	; (8000d0c <I2C_ClockControl+0x80>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d106      	bne.n	8000cee <I2C_ClockControl+0x62>
			I2C1_DisableClock();
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <I2C_ClockControl+0x84>)
 8000ce2:	69da      	ldr	r2, [r3, #28]
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <I2C_ClockControl+0x84>)
 8000ce6:	490c      	ldr	r1, [pc, #48]	; (8000d18 <I2C_ClockControl+0x8c>)
 8000ce8:	400a      	ands	r2, r1
 8000cea:	61da      	str	r2, [r3, #28]
}
 8000cec:	e00a      	b.n	8000d04 <I2C_ClockControl+0x78>
		else if (pI2Chandle->pI2C == I2C2){
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a08      	ldr	r2, [pc, #32]	; (8000d14 <I2C_ClockControl+0x88>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d105      	bne.n	8000d04 <I2C_ClockControl+0x78>
			I2C2_DisableClock();
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <I2C_ClockControl+0x84>)
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <I2C_ClockControl+0x84>)
 8000cfe:	4907      	ldr	r1, [pc, #28]	; (8000d1c <I2C_ClockControl+0x90>)
 8000d00:	400a      	ands	r2, r1
 8000d02:	61da      	str	r2, [r3, #28]
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b002      	add	sp, #8
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40005400 	.word	0x40005400
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40005800 	.word	0x40005800
 8000d18:	ffdfffff 	.word	0xffdfffff
 8000d1c:	ffbfffff 	.word	0xffbfffff

08000d20 <I2C_Init>:

/*Initialization, which enables clock but not the peripheral yet(this is done by I2C_EnableDisable)*/
void I2C_Init(I2C_Handle_t *pI2Chandle){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	//enable I2C peripheral clock
	I2C_ClockControl(pI2Chandle,ENABLE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f7ff ffad 	bl	8000c8c <I2C_ClockControl>
	/*Configure TIMINGR. Use I2C_Timing_Config_Tool_Vx.y.z.xls or check out values in 26.4.11
	 * I2C_TIMINGR register configuration examples.
	 * This includes clock speed, I2C mode (standard,fast...)
	 * In case of knowing PRESC,SCLDEL,SDADEL,SCLH and SCLL: use my I2C_Master_TimingR
	 */
	pI2Chandle->pI2C->I2C_TIMINGR = pI2Chandle->I2C_Config.I2C_Timing;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	6892      	ldr	r2, [r2, #8]
 8000d3a:	611a      	str	r2, [r3, #16]

	/*//TX buffer as a dynamic array
	pI2Chandle->I2C_Comm_t.TX_buffer = malloc(pI2Chandle->I2C_Comm_t.TX_length);*/
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <I2C_EnableDisable>:

/*I2C control: enable/disable */
void I2C_EnableDisable(I2C_Handle_t *pI2Chandle, uint8_t EnableDisable){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	000a      	movs	r2, r1
 8000d4e:	1cfb      	adds	r3, r7, #3
 8000d50:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE){
 8000d52:	1cfb      	adds	r3, r7, #3
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d10b      	bne.n	8000d72 <I2C_EnableDisable+0x2e>
		pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_PE);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2101      	movs	r1, #1
 8000d66:	430a      	orrs	r2, r1
 8000d68:	601a      	str	r2, [r3, #0]
		pI2Chandle->I2C_Comm_t.communication_state = I2C_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	771a      	strb	r2, [r3, #28]
	}
	else { //0
		pI2Chandle->pI2C->I2C_CR1 &= ~(1<<I2C_CR1_PE);
	}
}
 8000d70:	e007      	b.n	8000d82 <I2C_EnableDisable+0x3e>
		pI2Chandle->pI2C->I2C_CR1 &= ~(1<<I2C_CR1_PE);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	438a      	bics	r2, r1
 8000d80:	601a      	str	r2, [r3, #0]
}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <I2C_IRQ_EnableDisable>:
	}
	pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_PE);
}

/*IRQ Configuration and ISR handling*/
void I2C_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){ //IRQ_I2C1(combined with eXTI line23)/IRQ_I2C2
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	0002      	movs	r2, r0
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	1dbb      	adds	r3, r7, #6
 8000d9a:	1c0a      	adds	r2, r1, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000d9e:	1dbb      	adds	r3, r7, #6
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d10b      	bne.n	8000dbe <I2C_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000da6:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <I2C_IRQ_EnableDisable+0x50>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2101      	movs	r1, #1
 8000db0:	4099      	lsls	r1, r3
 8000db2:	000b      	movs	r3, r1
 8000db4:	0019      	movs	r1, r3
 8000db6:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <I2C_IRQ_EnableDisable+0x50>)
 8000db8:	430a      	orrs	r2, r1
 8000dba:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}
}
 8000dbc:	e00a      	b.n	8000dd4 <I2C_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <I2C_IRQ_EnableDisable+0x54>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	4099      	lsls	r1, r3
 8000dca:	000b      	movs	r3, r1
 8000dcc:	0019      	movs	r1, r3
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <I2C_IRQ_EnableDisable+0x54>)
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]
}
 8000dd4:	46c0      	nop			; (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	e000e100 	.word	0xe000e100
 8000de0:	e000e180 	.word	0xe000e180

08000de4 <I2C_IRQ_Handling>:

void I2C_IRQ_Priority(uint8_t IRQ_Number, uint32_t IRQ_Priority){
	//if required, reuse the same function in spi (better a common function in stm32f091rct6.h?)
}

void I2C_IRQ_Handling(I2C_Handle_t *pI2Chandle){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	//Call the handler related to the interrupt if register is true as long as it is enabled
	//TXIS: Transmit Interrupt Status
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_TXIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_TXIS)) ){
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2202      	movs	r2, #2
 8000df4:	4013      	ands	r3, r2
 8000df6:	d009      	beq.n	8000e0c <I2C_IRQ_Handling+0x28>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	2202      	movs	r2, #2
 8000e00:	4013      	ands	r3, r2
 8000e02:	d003      	beq.n	8000e0c <I2C_IRQ_Handling+0x28>
		I2C_TXIS_handler(pI2Chandle);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	0018      	movs	r0, r3
 8000e08:	f000 f968 	bl	80010dc <I2C_TXIS_handler>
	}
	//RXNE: Receive data register not empty
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_RXIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_RXNE)) ){
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2204      	movs	r2, #4
 8000e14:	4013      	ands	r3, r2
 8000e16:	d009      	beq.n	8000e2c <I2C_IRQ_Handling+0x48>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	2204      	movs	r2, #4
 8000e20:	4013      	ands	r3, r2
 8000e22:	d003      	beq.n	8000e2c <I2C_IRQ_Handling+0x48>
		I2C_RXNE_handler(pI2Chandle);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	0018      	movs	r0, r3
 8000e28:	f000 f97b 	bl	8001122 <I2C_RXNE_handler>
	}
	//BERR: bus error
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_ERRIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_BERR)) ){
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2280      	movs	r2, #128	; 0x80
 8000e34:	4013      	ands	r3, r2
 8000e36:	d00a      	beq.n	8000e4e <I2C_IRQ_Handling+0x6a>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	699a      	ldr	r2, [r3, #24]
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4013      	ands	r3, r2
 8000e44:	d003      	beq.n	8000e4e <I2C_IRQ_Handling+0x6a>
		I2C_BERR_handler(pI2Chandle);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f000 f993 	bl	8001174 <I2C_BERR_handler>
	}
	//TC: Transfer complete interrupt
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_TCIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_TC)) ){
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2240      	movs	r2, #64	; 0x40
 8000e56:	4013      	ands	r3, r2
 8000e58:	d009      	beq.n	8000e6e <I2C_IRQ_Handling+0x8a>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	2240      	movs	r2, #64	; 0x40
 8000e62:	4013      	ands	r3, r2
 8000e64:	d003      	beq.n	8000e6e <I2C_IRQ_Handling+0x8a>
		I2C_TC_handler(pI2Chandle);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f000 f9c5 	bl	80011f8 <I2C_TC_handler>
	}
	//TCR: Transfer complete reload (enabled by TCIE too)
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_TCIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_TCR)) ){
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2240      	movs	r2, #64	; 0x40
 8000e76:	4013      	ands	r3, r2
 8000e78:	d009      	beq.n	8000e8e <I2C_IRQ_Handling+0xaa>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	4013      	ands	r3, r2
 8000e84:	d003      	beq.n	8000e8e <I2C_IRQ_Handling+0xaa>
		I2C_TCR_handler(pI2Chandle);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f000 f9c9 	bl	8001220 <I2C_TCR_handler>
	}
	//STOP: Stop detection Interrupt
	if ( (pI2Chandle->pI2C->I2C_CR1 & (1<<I2C_CR1_STOPIE)) && (pI2Chandle->pI2C->I2C_ISR & (1<<I2C_ISR_STOPF)) ){
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2220      	movs	r2, #32
 8000e96:	4013      	ands	r3, r2
 8000e98:	d009      	beq.n	8000eae <I2C_IRQ_Handling+0xca>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d003      	beq.n	8000eae <I2C_IRQ_Handling+0xca>
		I2C_STOP_handler(pI2Chandle);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f000 f97e 	bl	80011aa <I2C_STOP_handler>
	}
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <I2C_SlaveAddress>:

static void I2C_SlaveAddress(I2C_Handle_t *pI2Chandle){
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
	//slave address (7-bit or 10-bit)
	if (pI2Chandle->I2C_Config.I2C_AddressMode == I2C_ADDRESS_MODE_7BIT){ //7-bit
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	795b      	ldrb	r3, [r3, #5]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10d      	bne.n	8000ee2 <I2C_SlaveAddress+0x2c>
		//mask to 7 bits, move 1 bit to left (7-bits, so from b1 to b7) and set
		pI2Chandle->pI2C->I2C_CR2 |= ((pI2Chandle->I2C_Comm_t.I2C_SlaveAddress & 0x7F)<<1);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	6859      	ldr	r1, [r3, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	8c1b      	ldrh	r3, [r3, #32]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	001a      	movs	r2, r3
 8000ed4:	23ff      	movs	r3, #255	; 0xff
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	430a      	orrs	r2, r1
 8000ede:	605a      	str	r2, [r3, #4]
	}
	else { //10-bit
		//mask to 10 bits and set
		pI2Chandle->pI2C->I2C_CR2 |= (pI2Chandle->I2C_Comm_t.I2C_SlaveAddress & 0x3FF);
	}
}
 8000ee0:	e00a      	b.n	8000ef8 <I2C_SlaveAddress+0x42>
		pI2Chandle->pI2C->I2C_CR2 |= (pI2Chandle->I2C_Comm_t.I2C_SlaveAddress & 0x3FF);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	6859      	ldr	r1, [r3, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	8c1b      	ldrh	r3, [r3, #32]
 8000eec:	059b      	lsls	r3, r3, #22
 8000eee:	0d9a      	lsrs	r2, r3, #22
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	605a      	str	r2, [r3, #4]
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b002      	add	sp, #8
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <I2C_Master_Transmitter>:

void I2C_Master_Transmitter(I2C_Handle_t *pI2Chandle, uint8_t exp_bytes, uint8_t autoend){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	0008      	movs	r0, r1
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	1cfb      	adds	r3, r7, #3
 8000f0e:	1c02      	adds	r2, r0, #0
 8000f10:	701a      	strb	r2, [r3, #0]
 8000f12:	1cbb      	adds	r3, r7, #2
 8000f14:	1c0a      	adds	r2, r1, #0
 8000f16:	701a      	strb	r2, [r3, #0]
	//TX state busy + configure transmission(including interrupts) + start&address
	if (pI2Chandle->I2C_Comm_t.communication_state != (I2C_DURING_TX || I2C_DURING_RX)){
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	7f1b      	ldrb	r3, [r3, #28]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d05f      	beq.n	8000fe0 <I2C_Master_Transmitter+0xe0>
		//start transmission (start+slave address) if I2C_READY,I2C_RESTART_STOP or I2C_RELOAD
		//transfer direction: master requests a write transfer (0)
		pI2Chandle->pI2C->I2C_CR2 &= (0<<I2C_CR2_RDWRN);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	605a      	str	r2, [r3, #4]
		//slave address (7-bit or 10-bit)
		I2C_SlaveAddress(pI2Chandle);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff ffc0 	bl	8000eb6 <I2C_SlaveAddress>
		//enable TXIE,necessary for TXIS
		pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_TXIE);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2102      	movs	r1, #2
 8000f42:	430a      	orrs	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]
		pI2Chandle->I2C_Comm_t.I2C_Nbytes = exp_bytes;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	1cfa      	adds	r2, r7, #3
 8000f4a:	7812      	ldrb	r2, [r2, #0]
 8000f4c:	779a      	strb	r2, [r3, #30]
			pI2Chandle->I2C_Comm_t.TX_length = 255;
			pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_RELOAD);
			pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_TCIE); //TCIE is for both TC and TCR
		}
		else{
			pI2Chandle->pI2C->I2C_CR2 |= (exp_bytes<<I2C_CR2_NBYTES); //write NBYTES --> this would clear TCR by the way
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	685a      	ldr	r2, [r3, #4]
 8000f54:	1cfb      	adds	r3, r7, #3
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	041b      	lsls	r3, r3, #16
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	430a      	orrs	r2, r1
 8000f62:	605a      	str	r2, [r3, #4]
			pI2Chandle->I2C_Comm_t.TX_length = exp_bytes;
 8000f64:	1cfb      	adds	r3, r7, #3
 8000f66:	781a      	ldrb	r2, [r3, #0]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	60da      	str	r2, [r3, #12]
			pI2Chandle->pI2C->I2C_CR2 &= ~(1<<I2C_CR2_RELOAD); //disable RELOAD
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	491c      	ldr	r1, [pc, #112]	; (8000fe8 <I2C_Master_Transmitter+0xe8>)
 8000f78:	400a      	ands	r2, r1
 8000f7a:	605a      	str	r2, [r3, #4]
			 *0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.
			 *1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are
			 *transferred.
			 *Note: This bit has no effect in slave mode or when the RELOAD bit is set.
			 */
			if (autoend){ //automatic end mode
 8000f7c:	1cbb      	adds	r3, r7, #2
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d011      	beq.n	8000fa8 <I2C_Master_Transmitter+0xa8>
				pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_AUTOEND);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2180      	movs	r1, #128	; 0x80
 8000f90:	0489      	lsls	r1, r1, #18
 8000f92:	430a      	orrs	r2, r1
 8000f94:	605a      	str	r2, [r3, #4]
				pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_TCIE); //to enable TC (TCIE is for both TC and TCR)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2140      	movs	r1, #64	; 0x40
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	e00f      	b.n	8000fc8 <I2C_Master_Transmitter+0xc8>
			}
			else{ //software end mode
				pI2Chandle->pI2C->I2C_CR2 &= ~(1<<I2C_CR2_AUTOEND);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	490e      	ldr	r1, [pc, #56]	; (8000fec <I2C_Master_Transmitter+0xec>)
 8000fb4:	400a      	ands	r2, r1
 8000fb6:	605a      	str	r2, [r3, #4]
				pI2Chandle->pI2C->I2C_CR1 &= ~(1<<I2C_CR1_TCIE); //to disable TC
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2140      	movs	r1, #64	; 0x40
 8000fc4:	438a      	bics	r2, r1
 8000fc6:	601a      	str	r2, [r3, #0]
		}
		else if (pI2Chandle->I2C_Comm_t.communication_state == (I2C_READY || I2C_RESTART_STOP)){
			//do something extra?
		}
		*/
		pI2Chandle->I2C_Comm_t.communication_state = I2C_DURING_TX;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	771a      	strb	r2, [r3, #28]
		//start + address. this would clear TC if it had been set (RESTART_STOP)
		//This bit is set by SW and cleared by HW after Start followed by address sequence is sent
		pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_START);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2180      	movs	r1, #128	; 0x80
 8000fda:	0189      	lsls	r1, r1, #6
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	605a      	str	r2, [r3, #4]
		//I2C_App_Callback(pI2Chandle, I2C_TX_STARTED);
	}

}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b002      	add	sp, #8
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	feffffff 	.word	0xfeffffff
 8000fec:	fdffffff 	.word	0xfdffffff

08000ff0 <I2C_Master_Receiver>:

void I2C_Master_Receiver(I2C_Handle_t *pI2Chandle, uint8_t exp_bytes, uint8_t autoend){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	0008      	movs	r0, r1
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	1cfb      	adds	r3, r7, #3
 8000ffe:	1c02      	adds	r2, r0, #0
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	1cbb      	adds	r3, r7, #2
 8001004:	1c0a      	adds	r2, r1, #0
 8001006:	701a      	strb	r2, [r3, #0]
	//RX state busy + configure reception(including interrupts) + start&address
	if (pI2Chandle->I2C_Comm_t.communication_state != (I2C_DURING_TX || I2C_DURING_RX)){
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7f1b      	ldrb	r3, [r3, #28]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d05d      	beq.n	80010cc <I2C_Master_Receiver+0xdc>
		//start transmission (start+slave address) if I2C_READY,I2C_RESTART_STOP or I2C_RELOAD
		//transfer direction: master requests a read transfer (1)
		pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_RDWRN);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2180      	movs	r1, #128	; 0x80
 800101c:	00c9      	lsls	r1, r1, #3
 800101e:	430a      	orrs	r2, r1
 8001020:	605a      	str	r2, [r3, #4]
		//slave address (7-bit or 10-bit)
		I2C_SlaveAddress(pI2Chandle);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff ff46 	bl	8000eb6 <I2C_SlaveAddress>
		//enable RXIE,necessary for RXNE
		pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_RXIE);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2104      	movs	r1, #4
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
			pI2Chandle->I2C_Comm_t.RX_length = 255;
			pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_RELOAD);
			pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_TCIE); //TCIE is for both TC and TCR
		}
		else{
			pI2Chandle->pI2C->I2C_CR2 |= (exp_bytes<<I2C_CR2_NBYTES); //write NBYTES --> this would clear TCR by the way
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	1cfb      	adds	r3, r7, #3
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	041b      	lsls	r3, r3, #16
 8001046:	0019      	movs	r1, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	430a      	orrs	r2, r1
 800104e:	605a      	str	r2, [r3, #4]
			pI2Chandle->I2C_Comm_t.RX_length = exp_bytes;
 8001050:	1cfb      	adds	r3, r7, #3
 8001052:	781a      	ldrb	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	615a      	str	r2, [r3, #20]
			pI2Chandle->pI2C->I2C_CR2 &= ~(1<<I2C_CR2_RELOAD); //disable RELOAD
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	685a      	ldr	r2, [r3, #4]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	491c      	ldr	r1, [pc, #112]	; (80010d4 <I2C_Master_Receiver+0xe4>)
 8001064:	400a      	ands	r2, r1
 8001066:	605a      	str	r2, [r3, #4]
			 *0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.
			 *1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are
			 *transferred.
			 *Note: This bit has no effect in slave mode or when the RELOAD bit is set.
			 */
			if (autoend){ //automatic end mode
 8001068:	1cbb      	adds	r3, r7, #2
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d011      	beq.n	8001094 <I2C_Master_Receiver+0xa4>
				pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_AUTOEND);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	685a      	ldr	r2, [r3, #4]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2180      	movs	r1, #128	; 0x80
 800107c:	0489      	lsls	r1, r1, #18
 800107e:	430a      	orrs	r2, r1
 8001080:	605a      	str	r2, [r3, #4]
				pI2Chandle->pI2C->I2C_CR1 |= (1<<I2C_CR1_TCIE); //to enable TC (TCIE is for both TC and TCR)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2140      	movs	r1, #64	; 0x40
 800108e:	430a      	orrs	r2, r1
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	e00f      	b.n	80010b4 <I2C_Master_Receiver+0xc4>
			}
			else{ //software end mode
				pI2Chandle->pI2C->I2C_CR2 &= ~(1<<I2C_CR2_AUTOEND);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	490e      	ldr	r1, [pc, #56]	; (80010d8 <I2C_Master_Receiver+0xe8>)
 80010a0:	400a      	ands	r2, r1
 80010a2:	605a      	str	r2, [r3, #4]
				pI2Chandle->pI2C->I2C_CR1 &= ~(1<<I2C_CR1_TCIE); //to disable TC
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2140      	movs	r1, #64	; 0x40
 80010b0:	438a      	bics	r2, r1
 80010b2:	601a      	str	r2, [r3, #0]
		}
		else if (pI2Chandle->I2C_Comm_t.communication_state == (I2C_READY || I2C_RESTART_STOP)){
			//something extra?
		}
		*/
		pI2Chandle->I2C_Comm_t.communication_state = I2C_DURING_RX;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2202      	movs	r2, #2
 80010b8:	771a      	strb	r2, [r3, #28]
		//start + address. this would clear TC if it had been set (RESTART_STOP)
		//This bit is set by SW and cleared by HW after Start followed by address sequence is sent
		pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_START);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2180      	movs	r1, #128	; 0x80
 80010c6:	0189      	lsls	r1, r1, #6
 80010c8:	430a      	orrs	r2, r1
 80010ca:	605a      	str	r2, [r3, #4]
		//I2C_App_Callback(pI2Chandle, I2C_RX_STARTED);
	}
}
 80010cc:	46c0      	nop			; (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b002      	add	sp, #8
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	feffffff 	.word	0xfeffffff
 80010d8:	fdffffff 	.word	0xfdffffff

080010dc <I2C_TXIS_handler>:
		//bit set by SW, cleared by HW when a STOP condition is detected.Writing 0 has no effect
		pI2Chandle->pI2C->I2C_CR2 |= (1<<I2C_CR2_STOP);
	}
}

static void I2C_TXIS_handler(I2C_Handle_t *pI2Chandle){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	/*TXIS set by hardware when I2C_TXDR register empty and the data to be
	*transmitted must be written in I2C_TXDR. It is cleared when the next data to be
	*sent is written in I2C_TXDR register*/
	if (pI2Chandle->I2C_Comm_t.TX_length >=1){
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d016      	beq.n	800111a <I2C_TXIS_handler+0x3e>
		pI2Chandle->pI2C->I2C_TXDR = *(pI2Chandle->I2C_Comm_t.TX_buffer);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	781a      	ldrb	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	629a      	str	r2, [r3, #40]	; 0x28
		pI2Chandle->I2C_Comm_t.TX_buffer++;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	611a      	str	r2, [r3, #16]
		pI2Chandle->I2C_Comm_t.TX_length--;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	1e5a      	subs	r2, r3, #1
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	60da      	str	r2, [r3, #12]
		/*if last byte to be send,wait until STOP or TC/TCR,depending on AUTOEND(these interrupts are handled)
		*state=WAITING_END (STOP or TC/TCR flag)
		*if NBYTES>255, I2C_RELOAD*/
		if (pI2Chandle->I2C_Comm_t.TX_length == 0){
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d102      	bne.n	800111a <I2C_TXIS_handler+0x3e>
			pI2Chandle->I2C_Comm_t.communication_state = I2C_WAITING_END;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2203      	movs	r2, #3
 8001118:	771a      	strb	r2, [r3, #28]
		}
	}

}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	46bd      	mov	sp, r7
 800111e:	b002      	add	sp, #8
 8001120:	bd80      	pop	{r7, pc}

08001122 <I2C_RXNE_handler>:

static void I2C_RXNE_handler(I2C_Handle_t *pI2Chandle){
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
	/*RXNE is set by hardware when received data is copied into I2C_RXDR register, and
	*is ready to be read. It is cleared when I2C_RXDR is read*/
	if (pI2Chandle->I2C_Comm_t.RX_length >=1){
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d017      	beq.n	8001162 <I2C_RXNE_handler+0x40>
		*(pI2Chandle->I2C_Comm_t.RX_buffer) = pI2Chandle->pI2C->I2C_RXDR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	701a      	strb	r2, [r3, #0]
		pI2Chandle->I2C_Comm_t.RX_buffer++;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	619a      	str	r2, [r3, #24]
		pI2Chandle->I2C_Comm_t.RX_length--;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	1e5a      	subs	r2, r3, #1
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	615a      	str	r2, [r3, #20]
		/*if last byte to be send,wait until STOP or TC/TCR,depending on AUTOEND(these interrupts are handled)
		*state=WAITING_END (STOP or TC/TCR flag)
		*if NBYTES>255, I2C_RELOAD*/
		if (pI2Chandle->I2C_Comm_t.RX_length == 0){
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d102      	bne.n	8001162 <I2C_RXNE_handler+0x40>
			pI2Chandle->I2C_Comm_t.communication_state = I2C_WAITING_END;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2203      	movs	r2, #3
 8001160:	771a      	strb	r2, [r3, #28]
		}
	}

	//inform the main application of a new read value, through callback
	I2C_App_Callback(pI2Chandle, I2C_NEW_READING);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2104      	movs	r1, #4
 8001166:	0018      	movs	r0, r3
 8001168:	f7ff f8e8 	bl	800033c <I2C_App_Callback>
}
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	b002      	add	sp, #8
 8001172:	bd80      	pop	{r7, pc}

08001174 <I2C_BERR_handler>:

static void I2C_BERR_handler(I2C_Handle_t *pI2Chandle){
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	/*BERR is set by hardware when a misplaced Start or STOP is detected whereas
	*the peripheral is involved in the transfer. The flag is not set during address phase in slave
	*mode. It is cleared by software by setting BERRCF bit*/
	pI2Chandle->pI2C->I2C_ICR |= (1<<I2C_ICR_BERRCF);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	69da      	ldr	r2, [r3, #28]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2180      	movs	r1, #128	; 0x80
 8001188:	0049      	lsls	r1, r1, #1
 800118a:	430a      	orrs	r2, r1
 800118c:	61da      	str	r2, [r3, #28]
	//Disable I2C
	I2C_EnableDisable(pI2Chandle,DISABLE);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2100      	movs	r1, #0
 8001192:	0018      	movs	r0, r3
 8001194:	f7ff fdd6 	bl	8000d44 <I2C_EnableDisable>
	//inform the main application through callback
	I2C_App_Callback(pI2Chandle, I2C_BERR_ERROR);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2103      	movs	r1, #3
 800119c:	0018      	movs	r0, r3
 800119e:	f7ff f8cd 	bl	800033c <I2C_App_Callback>
}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b002      	add	sp, #8
 80011a8:	bd80      	pop	{r7, pc}

080011aa <I2C_STOP_handler>:

static void I2C_STOP_handler(I2C_Handle_t *pI2Chandle){
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
	/*This flag is set by hardware when a STOP condition is detected on the bus and the
	*peripheral is involved in this transfer. It is cleared by software by setting the STOPCF bit.*/
	//if I2C_WAITING_END --> I2C_READY. Close transmission/reception,buffer pointing to NULL
	if (pI2Chandle->I2C_Comm_t.communication_state == I2C_WAITING_END){
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7f1b      	ldrb	r3, [r3, #28]
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d11a      	bne.n	80011f0 <I2C_STOP_handler+0x46>
		pI2Chandle->I2C_Comm_t.communication_state = I2C_READY;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	771a      	strb	r2, [r3, #28]
		pI2Chandle->I2C_Comm_t.RX_buffer = NULL; //null pointer
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	619a      	str	r2, [r3, #24]
		pI2Chandle->I2C_Comm_t.TX_buffer = NULL; //null pointer
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
		pI2Chandle->pI2C->I2C_ICR |= (1<<I2C_ICR_STOPCF);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	69da      	ldr	r2, [r3, #28]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2120      	movs	r1, #32
 80011d8:	430a      	orrs	r2, r1
 80011da:	61da      	str	r2, [r3, #28]
		I2C_EnableDisable(pI2Chandle,DISABLE); //Disable I2C
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2100      	movs	r1, #0
 80011e0:	0018      	movs	r0, r3
 80011e2:	f7ff fdaf 	bl	8000d44 <I2C_EnableDisable>
		I2C_App_Callback(pI2Chandle, I2C_FINISHED);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2102      	movs	r1, #2
 80011ea:	0018      	movs	r0, r3
 80011ec:	f7ff f8a6 	bl	800033c <I2C_App_Callback>
	}

}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b002      	add	sp, #8
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <I2C_TC_handler>:

static void I2C_TC_handler(I2C_Handle_t *pI2Chandle){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	/*TC(transfer complete) is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been
	*transferred. It is cleared by software when START bit or STOP bit is set.*/
	//if I2C_WAITING_END --> I2C_RESTART_STOP
	if (pI2Chandle->I2C_Comm_t.communication_state == I2C_WAITING_END){
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7f1b      	ldrb	r3, [r3, #28]
 8001204:	2b03      	cmp	r3, #3
 8001206:	d107      	bne.n	8001218 <I2C_TC_handler+0x20>
		pI2Chandle->I2C_Comm_t.communication_state = I2C_RESTART_STOP;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2204      	movs	r2, #4
 800120c:	771a      	strb	r2, [r3, #28]
		I2C_App_Callback(pI2Chandle, I2C_TC);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2105      	movs	r1, #5
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff f892 	bl	800033c <I2C_App_Callback>
	}
}
 8001218:	46c0      	nop			; (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	b002      	add	sp, #8
 800121e:	bd80      	pop	{r7, pc}

08001220 <I2C_TCR_handler>:

static void I2C_TCR_handler(I2C_Handle_t *pI2Chandle){ //when NBYTES>255
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	/*TCR(transfer complete reload) is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is
	*cleared by software when NBYTES is written to a non-zero value.*/
	//if I2C_WAITING_END --> I2C_RELOAD
	if (pI2Chandle->I2C_Comm_t.communication_state == I2C_WAITING_END){
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7f1b      	ldrb	r3, [r3, #28]
 800122c:	2b03      	cmp	r3, #3
 800122e:	d107      	bne.n	8001240 <I2C_TCR_handler+0x20>
		pI2Chandle->I2C_Comm_t.communication_state = I2C_RELOAD;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2205      	movs	r2, #5
 8001234:	771a      	strb	r2, [r3, #28]
		I2C_App_Callback(pI2Chandle, I2C_TCR);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2106      	movs	r1, #6
 800123a:	0018      	movs	r0, r3
 800123c:	f7ff f87e 	bl	800033c <I2C_App_Callback>
	}
}
 8001240:	46c0      	nop			; (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}

08001248 <I2C_Master_TimingR>:
__attribute__((weak)) void I2C_App_Callback(I2C_Handle_t *pI2Chandle,uint8_t Event){
	//This function will be implemented in every particular application. Thus, the weak attribute
}

/*TIMINGR calculation*/
void I2C_Master_TimingR(I2C_Handle_t *pI2Chandle, uint8_t presc, uint8_t scldel, uint8_t sdadel, uint8_t sclh, uint8_t scll){
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	000c      	movs	r4, r1
 8001252:	0010      	movs	r0, r2
 8001254:	0019      	movs	r1, r3
 8001256:	1cfb      	adds	r3, r7, #3
 8001258:	1c22      	adds	r2, r4, #0
 800125a:	701a      	strb	r2, [r3, #0]
 800125c:	1cbb      	adds	r3, r7, #2
 800125e:	1c02      	adds	r2, r0, #0
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	1c7b      	adds	r3, r7, #1
 8001264:	1c0a      	adds	r2, r1, #0
 8001266:	701a      	strb	r2, [r3, #0]
	pI2Chandle->I2C_Config.I2C_Timing |= ((presc & 0x0F) << 28);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	1cfa      	adds	r2, r7, #3
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	0712      	lsls	r2, r2, #28
 8001272:	431a      	orrs	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	609a      	str	r2, [r3, #8]
	pI2Chandle->I2C_Config.I2C_Timing |= ((scldel & 0x0F) << 20);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	1cbb      	adds	r3, r7, #2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	051b      	lsls	r3, r3, #20
 8001282:	0019      	movs	r1, r3
 8001284:	23f0      	movs	r3, #240	; 0xf0
 8001286:	041b      	lsls	r3, r3, #16
 8001288:	400b      	ands	r3, r1
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	609a      	str	r2, [r3, #8]
	pI2Chandle->I2C_Config.I2C_Timing |= ((sdadel & 0x0F) << 16);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	1c7b      	adds	r3, r7, #1
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	041b      	lsls	r3, r3, #16
 800129a:	0019      	movs	r1, r3
 800129c:	23f0      	movs	r3, #240	; 0xf0
 800129e:	031b      	lsls	r3, r3, #12
 80012a0:	400b      	ands	r3, r1
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	609a      	str	r2, [r3, #8]
	pI2Chandle->I2C_Config.I2C_Timing |= (sclh << 8);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	2318      	movs	r3, #24
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	609a      	str	r2, [r3, #8]
	pI2Chandle->I2C_Config.I2C_Timing |= scll;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	231c      	movs	r3, #28
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	609a      	str	r2, [r3, #8]
}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b003      	add	sp, #12
 80012d0:	bd90      	pop	{r4, r7, pc}
	...

080012d4 <SPI_ClockControl>:
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle);

/*Enable or disable SPI peripheral clock*/
void SPI_ClockControl(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	000a      	movs	r2, r1
 80012de:	1cfb      	adds	r3, r7, #3
 80012e0:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE) {
 80012e2:	1cfb      	adds	r3, r7, #3
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d119      	bne.n	800131e <SPI_ClockControl+0x4a>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a19      	ldr	r2, [pc, #100]	; (8001354 <SPI_ClockControl+0x80>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d107      	bne.n	8001304 <SPI_ClockControl+0x30>
			SPI1_I2S1_EnableClock();
 80012f4:	4b18      	ldr	r3, [pc, #96]	; (8001358 <SPI_ClockControl+0x84>)
 80012f6:	699a      	ldr	r2, [r3, #24]
 80012f8:	4b17      	ldr	r3, [pc, #92]	; (8001358 <SPI_ClockControl+0x84>)
 80012fa:	2180      	movs	r1, #128	; 0x80
 80012fc:	0149      	lsls	r1, r1, #5
 80012fe:	430a      	orrs	r2, r1
 8001300:	619a      	str	r2, [r3, #24]
		}
		else if (pSPIhandle->pSPI == SPI2){
			SPI2_DisableClock();
		}
	}
}
 8001302:	e023      	b.n	800134c <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a14      	ldr	r2, [pc, #80]	; (800135c <SPI_ClockControl+0x88>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d11e      	bne.n	800134c <SPI_ClockControl+0x78>
			SPI2_EnableClock();
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <SPI_ClockControl+0x84>)
 8001310:	69da      	ldr	r2, [r3, #28]
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <SPI_ClockControl+0x84>)
 8001314:	2180      	movs	r1, #128	; 0x80
 8001316:	01c9      	lsls	r1, r1, #7
 8001318:	430a      	orrs	r2, r1
 800131a:	61da      	str	r2, [r3, #28]
}
 800131c:	e016      	b.n	800134c <SPI_ClockControl+0x78>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a0c      	ldr	r2, [pc, #48]	; (8001354 <SPI_ClockControl+0x80>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d106      	bne.n	8001336 <SPI_ClockControl+0x62>
			SPI1_I2S1_DisableClock();
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <SPI_ClockControl+0x84>)
 800132a:	699a      	ldr	r2, [r3, #24]
 800132c:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <SPI_ClockControl+0x84>)
 800132e:	490c      	ldr	r1, [pc, #48]	; (8001360 <SPI_ClockControl+0x8c>)
 8001330:	400a      	ands	r2, r1
 8001332:	619a      	str	r2, [r3, #24]
}
 8001334:	e00a      	b.n	800134c <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a08      	ldr	r2, [pc, #32]	; (800135c <SPI_ClockControl+0x88>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d105      	bne.n	800134c <SPI_ClockControl+0x78>
			SPI2_DisableClock();
 8001340:	4b05      	ldr	r3, [pc, #20]	; (8001358 <SPI_ClockControl+0x84>)
 8001342:	69da      	ldr	r2, [r3, #28]
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <SPI_ClockControl+0x84>)
 8001346:	4907      	ldr	r1, [pc, #28]	; (8001364 <SPI_ClockControl+0x90>)
 8001348:	400a      	ands	r2, r1
 800134a:	61da      	str	r2, [r3, #28]
}
 800134c:	46c0      	nop			; (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b002      	add	sp, #8
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40013000 	.word	0x40013000
 8001358:	40021000 	.word	0x40021000
 800135c:	40003800 	.word	0x40003800
 8001360:	ffffefff 	.word	0xffffefff
 8001364:	ffffbfff 	.word	0xffffbfff

08001368 <SPI_Init>:

/*SPI initialization, which does not mean to enable SPI (which is done through SPI_EnableDisable) */
void SPI_Init(SPI_Handle_t *pSPIhandle){
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

	SPI_ClockControl(pSPIhandle,ENABLE); //enable SPI peripheral clock
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2101      	movs	r1, #1
 8001374:	0018      	movs	r0, r3
 8001376:	f7ff ffad 	bl	80012d4 <SPI_ClockControl>
	/*Configure CR1*/
	//first,CR1 can be reset completely as it is not related to other parts (it might be reset with memset in the app,too)
	pSPIhandle->pSPI->SPI_CR1 = 0;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]

	//master/slave
	pSPIhandle->pSPI->SPI_CR1 |= ((pSPIhandle->SPI_Config.SPI_Mode)<<SPI_CR1_MSTR); //bit MSTR set
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	791b      	ldrb	r3, [r3, #4]
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	0019      	movs	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	430a      	orrs	r2, r1
 8001396:	601a      	str	r2, [r3, #0]

	//mode: full duplex/half duplex/simplex.Bits:BIDIMODE (full/half)+BIDIOE (output enabled)+RXONLY(1 if BIDIOE disabled)
	if (pSPIhandle->SPI_Config.SPI_Mode == SPI_FULLDUPLEX){
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d108      	bne.n	80013b2 <SPI_Init+0x4a>
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE); //not necessary to set 0 because SPI_CR1 had been initialized to 0,but makes code clearer
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	493f      	ldr	r1, [pc, #252]	; (80014a8 <SPI_Init+0x140>)
 80013ac:	400a      	ands	r2, r1
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	e02a      	b.n	8001408 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_HALFDUPLEX){
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	791b      	ldrb	r3, [r3, #4]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d109      	bne.n	80013ce <SPI_Init+0x66>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_BIDIMODE);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2180      	movs	r1, #128	; 0x80
 80013c6:	0209      	lsls	r1, r1, #8
 80013c8:	430a      	orrs	r2, r1
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	e01c      	b.n	8001408 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_CR1_RXONLY){
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	791b      	ldrb	r3, [r3, #4]
 80013d2:	2b0a      	cmp	r3, #10
 80013d4:	d118      	bne.n	8001408 <SPI_Init+0xa0>
		//acc to datasheet, Keep BIDIMODE bit clear when receive only mode is active.
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4931      	ldr	r1, [pc, #196]	; (80014a8 <SPI_Init+0x140>)
 80013e2:	400a      	ands	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIOE);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	492e      	ldr	r1, [pc, #184]	; (80014ac <SPI_Init+0x144>)
 80013f2:	400a      	ands	r2, r1
 80013f4:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_RXONLY);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2180      	movs	r1, #128	; 0x80
 8001402:	00c9      	lsls	r1, r1, #3
 8001404:	430a      	orrs	r2, r1
 8001406:	601a      	str	r2, [r3, #0]
	}
	//simplex TX is actually full duplex

	//Phase
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Phase<<SPI_CR1_CPHA);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7a9b      	ldrb	r3, [r3, #10]
 8001412:	0019      	movs	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	430a      	orrs	r2, r1
 800141a:	601a      	str	r2, [r3, #0]

	//Polarity
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Pol<<SPI_CR1_CPOL);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	7a5b      	ldrb	r3, [r3, #9]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	0019      	movs	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]

	//software slave management
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_SWslave<<SPI_CR1_SSM);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	7a1b      	ldrb	r3, [r3, #8]
 800143c:	025b      	lsls	r3, r3, #9
 800143e:	0019      	movs	r1, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

	//Speed (baudrate)
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Speed<<SPI_CR1_BR);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	795b      	ldrb	r3, [r3, #5]
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	0019      	movs	r1, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]

	/*CR2. Not reset the whole CR2 to 0 as its bits can be modified from other parts of the code (enable interrupts)*/
	//Size --> this is in CR2!! First reset the data size (bits8-11) and then set it
	pSPIhandle->pSPI->SPI_CR2 &= (~(15<<SPI_CR2_DS)); //I had put pSPIhandle->pSPI->SPI_CR2 &= (~(7<<SPI_CR2_DS)). Why 7?
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4911      	ldr	r1, [pc, #68]	; (80014b0 <SPI_Init+0x148>)
 800146a:	400a      	ands	r2, r1
 800146c:	605a      	str	r2, [r3, #4]
	pSPIhandle->pSPI->SPI_CR2 |= (pSPIhandle->SPI_Config.SPI_DataSize <<SPI_CR2_DS);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	79db      	ldrb	r3, [r3, #7]
 8001478:	021b      	lsls	r3, r3, #8
 800147a:	0019      	movs	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	430a      	orrs	r2, r1
 8001482:	605a      	str	r2, [r3, #4]

	//to avoid data packing, set FIFO threshold reception to 1/4 (8-bit). Read data packing section
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	79db      	ldrb	r3, [r3, #7]
 8001488:	2b07      	cmp	r3, #7
 800148a:	d108      	bne.n	800149e <SPI_Init+0x136>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_FRXTH);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	685a      	ldr	r2, [r3, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2180      	movs	r1, #128	; 0x80
 8001498:	0149      	lsls	r1, r1, #5
 800149a:	430a      	orrs	r2, r1
 800149c:	605a      	str	r2, [r3, #4]
	}
}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b002      	add	sp, #8
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	ffff7fff 	.word	0xffff7fff
 80014ac:	ffffbfff 	.word	0xffffbfff
 80014b0:	fffff0ff 	.word	0xfffff0ff

080014b4 <SPI_EnableDisable>:

/*SPI control: enable/disable --> bit 6 CR1 */
void SPI_EnableDisable(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	000a      	movs	r2, r1
 80014be:	1cfb      	adds	r3, r7, #3
 80014c0:	701a      	strb	r2, [r3, #0]
	//instead of reset and set bit 6, I prefer to directly set the value
	if (EnableDisable == ENABLE){
 80014c2:	1cfb      	adds	r3, r7, #3
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d108      	bne.n	80014dc <SPI_EnableDisable+0x28>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_SPE);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2140      	movs	r1, #64	; 0x40
 80014d6:	430a      	orrs	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
	}
}
 80014da:	e007      	b.n	80014ec <SPI_EnableDisable+0x38>
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	438a      	bics	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b002      	add	sp, #8
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <SPI_SSOE>:
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SSI));
	}
}

/*SSOE: SS output enable*/
void SPI_SSOE(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	000a      	movs	r2, r1
 80014fe:	1cfb      	adds	r3, r7, #3
 8001500:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE){
 8001502:	1cfb      	adds	r3, r7, #3
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d108      	bne.n	800151c <SPI_SSOE+0x28>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_SSOE);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2104      	movs	r1, #4
 8001516:	430a      	orrs	r2, r1
 8001518:	605a      	str	r2, [r3, #4]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
	}
}
 800151a:	e007      	b.n	800152c <SPI_SSOE+0x38>
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2104      	movs	r1, #4
 8001528:	438a      	bics	r2, r1
 800152a:	605a      	str	r2, [r3, #4]
}
 800152c:	46c0      	nop			; (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	b002      	add	sp, #8
 8001532:	bd80      	pop	{r7, pc}

08001534 <SPI_IRQ_EnableDisable>:

}


/*IRQ Configuration and ISR handling*/
void SPI_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	0002      	movs	r2, r0
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	701a      	strb	r2, [r3, #0]
 8001540:	1dbb      	adds	r3, r7, #6
 8001542:	1c0a      	adds	r2, r1, #0
 8001544:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8001546:	1dbb      	adds	r3, r7, #6
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d10b      	bne.n	8001566 <SPI_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 800154e:	4b0d      	ldr	r3, [pc, #52]	; (8001584 <SPI_IRQ_EnableDisable+0x50>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	1dfb      	adds	r3, r7, #7
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2101      	movs	r1, #1
 8001558:	4099      	lsls	r1, r3
 800155a:	000b      	movs	r3, r1
 800155c:	0019      	movs	r1, r3
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <SPI_IRQ_EnableDisable+0x50>)
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}
}
 8001564:	e00a      	b.n	800157c <SPI_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <SPI_IRQ_EnableDisable+0x54>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2101      	movs	r1, #1
 8001570:	4099      	lsls	r1, r3
 8001572:	000b      	movs	r3, r1
 8001574:	0019      	movs	r1, r3
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <SPI_IRQ_EnableDisable+0x54>)
 8001578:	430a      	orrs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
}
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b002      	add	sp, #8
 8001582:	bd80      	pop	{r7, pc}
 8001584:	e000e100 	.word	0xe000e100
 8001588:	e000e180 	.word	0xe000e180

0800158c <SPI_IRQ_Handling>:
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}

void SPI_IRQ_Handling(SPI_Handle_t *pSPIhandle){
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	//to handle the possible interrupts related to SPI:TXE,RXNE,MODF,OVR,FRE,CRCERR
	//Call the handler related to the interrupt if register is true as long as it is enabled
	//TXE TX empty (enable control:TXEIE).if set, TX buffer empty so it can be loaded.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_TXEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_TXE)) ){ //could use SPI_GetFlagStatus
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2280      	movs	r2, #128	; 0x80
 800159c:	4013      	ands	r3, r2
 800159e:	d009      	beq.n	80015b4 <SPI_IRQ_Handling+0x28>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2202      	movs	r2, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	d003      	beq.n	80015b4 <SPI_IRQ_Handling+0x28>
		SPI_TXE_handler(pSPIhandle);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f824 	bl	80015fc <SPI_TXE_handler>
	}

	//RXNE RX not empty (enable control:RXNEIE). if set, RX not empty so it has data to be read.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_RXNEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_RXNE)) ){ //could use SPI_GetFlagStatus
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2240      	movs	r2, #64	; 0x40
 80015bc:	4013      	ands	r3, r2
 80015be:	d009      	beq.n	80015d4 <SPI_IRQ_Handling+0x48>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2201      	movs	r2, #1
 80015c8:	4013      	ands	r3, r2
 80015ca:	d003      	beq.n	80015d4 <SPI_IRQ_Handling+0x48>
		SPI_RXNE_handler(pSPIhandle);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 f85d 	bl	800168e <SPI_RXNE_handler>
	MODF bit is set when the SS pin goes high during transmission.*/
	//To be implemented if someday I use multimaster

	/*OVR. Overrun. (enable control:ERRIE)occurs when data is received by a master or slave and the RXFIFO has not enough space to store
	 this received data.*/
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_ERRIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_OVR)) ){ //could use SPI_GetFlagStatus
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2220      	movs	r2, #32
 80015dc:	4013      	ands	r3, r2
 80015de:	d009      	beq.n	80015f4 <SPI_IRQ_Handling+0x68>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2240      	movs	r2, #64	; 0x40
 80015e8:	4013      	ands	r3, r2
 80015ea:	d003      	beq.n	80015f4 <SPI_IRQ_Handling+0x68>
		SPI_OVR_handler(pSPIhandle);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f898 	bl	8001724 <SPI_OVR_handler>
	//FRE. TI frame format error.
	//To be implemented when I use TI mode (it seems that TI and Motorola modes are related to SSPFSSOUT output, which many devices don't use).

	//CRCERR
	//To be implemented
}
 80015f4:	46c0      	nop			; (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b002      	add	sp, #8
 80015fa:	bd80      	pop	{r7, pc}

080015fc <SPI_TXE_handler>:

/*interrupt handlers*/
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	/*When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master.*/
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	79db      	ldrb	r3, [r3, #7]
 8001608:	2b07      	cmp	r3, #7
 800160a:	d111      	bne.n	8001630 <SPI_TXE_handler+0x34>
		/*this sends 2 bytes <--pSPIhandle->pSPI->SPI_DR = *(pSPIhandle->SPI_Comm.TX_buffer);*/
		//data packing happens. it transmits 16-bit unless we cast into uint8_t
		*((uint8_t*)&pSPIhandle->pSPI->SPI_DR) = *(pSPIhandle->SPI_Comm.TX_buffer);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	330c      	adds	r3, #12
 8001616:	7812      	ldrb	r2, [r2, #0]
 8001618:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.TX_buffer++;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length--;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	1e5a      	subs	r2, r3, #1
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	e013      	b.n	8001658 <SPI_TXE_handler+0x5c>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	79db      	ldrb	r3, [r3, #7]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d10f      	bne.n	8001658 <SPI_TXE_handler+0x5c>
		//TX_buffer is defined as 8-bit.additional treatment is necessary
		pSPIhandle->pSPI->SPI_DR = *((uint16_t*)(pSPIhandle->SPI_Comm.TX_buffer));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	691b      	ldr	r3, [r3, #16]
 800163c:	881a      	ldrh	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	60da      	str	r2, [r3, #12]
		pSPIhandle->SPI_Comm.TX_buffer+=2;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	691b      	ldr	r3, [r3, #16]
 8001648:	1c9a      	adds	r2, r3, #2
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length-=2;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	1e9a      	subs	r2, r3, #2
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	60da      	str	r2, [r3, #12]
	}
	//(I don't use else because DS allows more lengths)

	//Close transmission when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.TX_length == 0){
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d112      	bne.n	8001686 <SPI_TXE_handler+0x8a>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_TXEIE)); //disable the TX interrupt.It will be enabled by SPI_Send in the next sending
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2180      	movs	r1, #128	; 0x80
 800166c:	438a      	bics	r2, r1
 800166e:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.TX_buffer = NULL; //null pointer
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_state = SPI_READY; //important for loops in main!
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	751a      	strb	r2, [r3, #20]
		SPI_App_Callback(pSPIhandle,SPI_TX_FINISHED); //Inform the main application
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2101      	movs	r1, #1
 8001680:	0018      	movs	r0, r3
 8001682:	f000 f868 	bl	8001756 <SPI_App_Callback>
	}
}
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	46bd      	mov	sp, r7
 800168a:	b002      	add	sp, #8
 800168c:	bd80      	pop	{r7, pc}

0800168e <SPI_RXNE_handler>:

static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle){
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	79db      	ldrb	r3, [r3, #7]
 800169a:	2b07      	cmp	r3, #7
 800169c:	d111      	bne.n	80016c2 <SPI_RXNE_handler+0x34>
		*(pSPIhandle->SPI_Comm.RX_buffer) = ((uint8_t)pSPIhandle->pSPI->SPI_DR) ;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68da      	ldr	r2, [r3, #12]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer++;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length--;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	1e5a      	subs	r2, r3, #1
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	619a      	str	r2, [r3, #24]
 80016c0:	e014      	b.n	80016ec <SPI_RXNE_handler+0x5e>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	79db      	ldrb	r3, [r3, #7]
 80016c6:	2b0f      	cmp	r3, #15
 80016c8:	d110      	bne.n	80016ec <SPI_RXNE_handler+0x5e>
		//RX_buffer is defined as 8-bit.additional treatment is necessary
		*((uint16_t*)pSPIhandle->SPI_Comm.RX_buffer) = ((uint16_t)pSPIhandle->pSPI->SPI_DR) ;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68da      	ldr	r2, [r3, #12]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	b292      	uxth	r2, r2
 80016d6:	801a      	strh	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer+=2;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	1c9a      	adds	r2, r3, #2
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length-=2;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	1e9a      	subs	r2, r3, #2
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	619a      	str	r2, [r3, #24]
	}
	//(I don't use else because DS allows more lengths)

	//Close reception when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.RX_length == 0){
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d113      	bne.n	800171c <SPI_RXNE_handler+0x8e>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_RXNEIE)); //disable the RX interrupt.It will be enabled by SPI_Receive in the next sending
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2140      	movs	r1, #64	; 0x40
 8001700:	438a      	bics	r2, r1
 8001702:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.RX_buffer = NULL; //null pointer
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_state = SPI_READY; //important for loops in main!
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2220      	movs	r2, #32
 800170e:	2100      	movs	r1, #0
 8001710:	5499      	strb	r1, [r3, r2]
		SPI_App_Callback(pSPIhandle,SPI_RX_FINISHED); //Inform the main application
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2102      	movs	r1, #2
 8001716:	0018      	movs	r0, r3
 8001718:	f000 f81d 	bl	8001756 <SPI_App_Callback>
	}
}
 800171c:	46c0      	nop			; (mov r8, r8)
 800171e:	46bd      	mov	sp, r7
 8001720:	b002      	add	sp, #8
 8001722:	bd80      	pop	{r7, pc}

08001724 <SPI_OVR_handler>:

static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle){
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	//Clearing OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register
	//if the error happens during transmission,as this error is related to RXFIFO,we won't clear it here. If so, the app will do it
	if (pSPIhandle->SPI_Comm.TX_state != SPI_DURING_TX){ //clear
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	7d1b      	ldrb	r3, [r3, #20]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d007      	beq.n	8001744 <SPI_OVR_handler+0x20>
		uint32_t reading; //maybe with uint8_t enough to read DR and SR?
		reading = pSPIhandle->pSPI->SPI_DR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	60fb      	str	r3, [r7, #12]
		reading = pSPIhandle->pSPI->SPI_SR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	60fb      	str	r3, [r7, #12]
	}
	//inform the main application
	SPI_App_Callback(pSPIhandle,SPI_OVR_EVENT);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2103      	movs	r1, #3
 8001748:	0018      	movs	r0, r3
 800174a:	f000 f804 	bl	8001756 <SPI_App_Callback>
}
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	46bd      	mov	sp, r7
 8001752:	b004      	add	sp, #16
 8001754:	bd80      	pop	{r7, pc}

08001756 <SPI_App_Callback>:
		pSPIhandle->pSPI->SPI_CR2 |= (1 << SPI_CR2_RXNEIE);//enable the RX interrupt to start reception
	}
}

/*Callback to application */
__attribute__((weak)) void SPI_App_Callback(SPI_Handle_t *pSPIhandle,uint8_t Event){
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	000a      	movs	r2, r1
 8001760:	1cfb      	adds	r3, r7, #3
 8001762:	701a      	strb	r2, [r3, #0]
	//This function will be implemented in every particular application. Thus, the weak attribute
}
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	b002      	add	sp, #8
 800176a:	bd80      	pop	{r7, pc}

0800176c <__libc_init_array>:
 800176c:	b570      	push	{r4, r5, r6, lr}
 800176e:	2600      	movs	r6, #0
 8001770:	4d0c      	ldr	r5, [pc, #48]	; (80017a4 <__libc_init_array+0x38>)
 8001772:	4c0d      	ldr	r4, [pc, #52]	; (80017a8 <__libc_init_array+0x3c>)
 8001774:	1b64      	subs	r4, r4, r5
 8001776:	10a4      	asrs	r4, r4, #2
 8001778:	42a6      	cmp	r6, r4
 800177a:	d109      	bne.n	8001790 <__libc_init_array+0x24>
 800177c:	2600      	movs	r6, #0
 800177e:	f000 f821 	bl	80017c4 <_init>
 8001782:	4d0a      	ldr	r5, [pc, #40]	; (80017ac <__libc_init_array+0x40>)
 8001784:	4c0a      	ldr	r4, [pc, #40]	; (80017b0 <__libc_init_array+0x44>)
 8001786:	1b64      	subs	r4, r4, r5
 8001788:	10a4      	asrs	r4, r4, #2
 800178a:	42a6      	cmp	r6, r4
 800178c:	d105      	bne.n	800179a <__libc_init_array+0x2e>
 800178e:	bd70      	pop	{r4, r5, r6, pc}
 8001790:	00b3      	lsls	r3, r6, #2
 8001792:	58eb      	ldr	r3, [r5, r3]
 8001794:	4798      	blx	r3
 8001796:	3601      	adds	r6, #1
 8001798:	e7ee      	b.n	8001778 <__libc_init_array+0xc>
 800179a:	00b3      	lsls	r3, r6, #2
 800179c:	58eb      	ldr	r3, [r5, r3]
 800179e:	4798      	blx	r3
 80017a0:	3601      	adds	r6, #1
 80017a2:	e7f2      	b.n	800178a <__libc_init_array+0x1e>
 80017a4:	080017dc 	.word	0x080017dc
 80017a8:	080017dc 	.word	0x080017dc
 80017ac:	080017dc 	.word	0x080017dc
 80017b0:	080017e0 	.word	0x080017e0

080017b4 <memset>:
 80017b4:	0003      	movs	r3, r0
 80017b6:	1882      	adds	r2, r0, r2
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d100      	bne.n	80017be <memset+0xa>
 80017bc:	4770      	bx	lr
 80017be:	7019      	strb	r1, [r3, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	e7f9      	b.n	80017b8 <memset+0x4>

080017c4 <_init>:
 80017c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017ca:	bc08      	pop	{r3}
 80017cc:	469e      	mov	lr, r3
 80017ce:	4770      	bx	lr

080017d0 <_fini>:
 80017d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017d6:	bc08      	pop	{r3}
 80017d8:	469e      	mov	lr, r3
 80017da:	4770      	bx	lr
