ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_GPIO_EXTI_Callback
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_GPIO_EXTI_Callback:
  28              	.LVL0:
  29              	.LFB956:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "rtc.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "usb.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 2


  30:Core/Src/main.c **** #include <stdlib.h>
  31:Core/Src/main.c **** #include <string.h>
  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** GPIO_InitTypeDef myGPIO_InitStruct = {0};
  53:Core/Src/main.c **** uint32_t previousTimeInms = 0;
  54:Core/Src/main.c **** uint32_t currentTimeInms = 0;
  55:Core/Src/main.c **** uint8_t keyPressed = 0;
  56:Core/Src/main.c **** RTC_TimeTypeDef sTime;
  57:Core/Src/main.c **** RTC_DateTypeDef sDate;
  58:Core/Src/main.c **** RTC_AlarmTypeDef sAlarm = {0};
  59:Core/Src/main.c **** int state = 0b00000000;
  60:Core/Src/main.c **** int i = 0;
  61:Core/Src/main.c **** int alarmFlag = 0;
  62:Core/Src/main.c **** /* USER CODE END PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  65:Core/Src/main.c **** void SystemClock_Config(void);
  66:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  67:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  68:Core/Src/main.c **** void send_to_lcd (char data, int rs);
  69:Core/Src/main.c **** void lcd_send_cmd (char cmd);
  70:Core/Src/main.c **** void lcd_send_data (char data);
  71:Core/Src/main.c **** void lcd_put_cur(int row, int col);
  72:Core/Src/main.c **** void lcd_init (void);
  73:Core/Src/main.c **** void lcd_send_string (char *str);
  74:Core/Src/main.c **** void lcd_clear (void);
  75:Core/Src/main.c **** void delay (uint16_t us);
  76:Core/Src/main.c **** int convertASCIItoInt(char one, char two);
  77:Core/Src/main.c **** /* USER CODE END PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  80:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END 0 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /**
  85:Core/Src/main.c ****   * @brief  The application entry point.
  86:Core/Src/main.c ****   * @retval int
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 3


  87:Core/Src/main.c ****   */
  88:Core/Src/main.c **** int main(void)
  89:Core/Src/main.c **** {
  90:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  91:Core/Src/main.c ****   char msg[32];
  92:Core/Src/main.c ****   char input[4];
  93:Core/Src/main.c ****   /* USER CODE END 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  98:Core/Src/main.c ****   HAL_Init();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Configure the system clock */
 105:Core/Src/main.c ****   SystemClock_Config();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /* Configure the peripherals common clocks */
 108:Core/Src/main.c ****   PeriphCommonClock_Config();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Initialize all configured peripherals */
 115:Core/Src/main.c ****   MX_GPIO_Init();
 116:Core/Src/main.c ****   MX_USART1_UART_Init();
 117:Core/Src/main.c ****   MX_USB_PCD_Init();
 118:Core/Src/main.c ****   MX_RTC_Init();
 119:Core/Src/main.c ****   MX_TIM1_Init();
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 121:Core/Src/main.c ****   HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 1);
 122:Core/Src/main.c ****   HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 123:Core/Src/main.c ****   HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 124:Core/Src/main.c ****   HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   lcd_init();
 127:Core/Src/main.c ****   HAL_Delay(1); 
 128:Core/Src/main.c ****   
 129:Core/Src/main.c ****   HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE END 2 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* Infinite loop */
 134:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 135:Core/Src/main.c ****   while (1)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     /* USER CODE END WHILE */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 140:Core/Src/main.c ****     
 141:Core/Src/main.c ****     //Enter Current Time State
 142:Core/Src/main.c ****     while(state == 0b00000000){
 143:Core/Src/main.c ****       if(i == 0){
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 4


 144:Core/Src/main.c ****         lcd_clear();
 145:Core/Src/main.c ****         HAL_Delay(1); 
 146:Core/Src/main.c ****         sprintf(msg, "Enter Current");
 147:Core/Src/main.c ****         lcd_send_string(msg);  
 148:Core/Src/main.c ****         lcd_put_cur(1, 0);
 149:Core/Src/main.c ****         HAL_Delay(1); 
 150:Core/Src/main.c ****         sprintf(msg, "24hr:  Hr  Min");
 151:Core/Src/main.c ****         lcd_send_string(msg); 
 152:Core/Src/main.c ****         HAL_Delay(1);
 153:Core/Src/main.c ****         i++;     
 154:Core/Src/main.c ****       }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****       if (keyPressed){
 157:Core/Src/main.c ****         if(i<3)
 158:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 159:Core/Src/main.c ****         else
 160:Core/Src/main.c ****           lcd_put_cur(1, 6+i);
 161:Core/Src/main.c ****         HAL_Delay(1);
 162:Core/Src/main.c ****         sprintf(msg, "%c", keyPressed);
 163:Core/Src/main.c ****         lcd_send_string(msg);
 164:Core/Src/main.c ****         HAL_Delay(1);
 165:Core/Src/main.c ****         input[i-1] = keyPressed;
 166:Core/Src/main.c ****         keyPressed = 0;
 167:Core/Src/main.c ****         i++;
 168:Core/Src/main.c ****       }
 169:Core/Src/main.c ****       if(i == 5){
 170:Core/Src/main.c ****         state = 0b00000001; // Next State is Check Current Time State
 171:Core/Src/main.c ****         i = 0;
 172:Core/Src/main.c ****       }
 173:Core/Src/main.c ****     }
 174:Core/Src/main.c ****     // Check Current Time State
 175:Core/Src/main.c ****     while(state == 0b00000001){
 176:Core/Src/main.c ****       if(i == 0){
 177:Core/Src/main.c ****         lcd_clear();
 178:Core/Src/main.c ****         HAL_Delay(1); 
 179:Core/Src/main.c ****         sprintf(msg, "Time: %c%cHr %c%cMin",input[0],input[1],input[2],input[3]);
 180:Core/Src/main.c ****         lcd_send_string(msg);  
 181:Core/Src/main.c ****         lcd_put_cur(1, 0);
 182:Core/Src/main.c ****         HAL_Delay(1); 
 183:Core/Src/main.c ****         sprintf(msg, "Correct? Y-1 N-2");
 184:Core/Src/main.c ****         lcd_send_string(msg); 
 185:Core/Src/main.c ****         i++;     
 186:Core/Src/main.c ****       }  
 187:Core/Src/main.c ****       if (keyPressed){
 188:Core/Src/main.c ****         if (keyPressed == 49){
 189:Core/Src/main.c ****           sTime.Hours = convertASCIItoInt(input[0], input[1]);
 190:Core/Src/main.c ****           sTime.Minutes = convertASCIItoInt(input[2], input[3]);
 191:Core/Src/main.c ****           sTime.Seconds = 0;
 192:Core/Src/main.c ****           HAL_RTC_SetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 193:Core/Src/main.c ****           state = 0b00000010; // Next State is Display Current Time State
 194:Core/Src/main.c ****           i = 0;
 195:Core/Src/main.c ****         }
 196:Core/Src/main.c ****         else if(keyPressed == 50){
 197:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
 198:Core/Src/main.c ****           i = 0;
 199:Core/Src/main.c ****         }
 200:Core/Src/main.c **** 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 5


 201:Core/Src/main.c ****         keyPressed = 0;
 202:Core/Src/main.c ****       }
 203:Core/Src/main.c ****     }
 204:Core/Src/main.c ****     // Display Current Time State
 205:Core/Src/main.c ****     while(state == 0b00000010){
 206:Core/Src/main.c ****       if(i == 0){
 207:Core/Src/main.c ****         lcd_clear();
 208:Core/Src/main.c ****         HAL_Delay(1); 
 209:Core/Src/main.c ****         lcd_put_cur(1, 0);
 210:Core/Src/main.c ****         HAL_Delay(1); 
 211:Core/Src/main.c ****         sprintf(msg, "Set Alm-1 Time-2" );
 212:Core/Src/main.c ****         lcd_send_string(msg);  
 213:Core/Src/main.c ****         i++;     
 214:Core/Src/main.c ****       }  
 215:Core/Src/main.c ****       // Refresh Time Periodically for the Display
 216:Core/Src/main.c ****       lcd_put_cur(0, 0);
 217:Core/Src/main.c ****       HAL_Delay(1);
 218:Core/Src/main.c ****       HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 219:Core/Src/main.c ****       HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 220:Core/Src/main.c ****       HAL_RTC_GetAlarm(&hrtc,&sAlarm,RTC_ALARM_A,RTC_FORMAT_BIN);
 221:Core/Src/main.c ****       if(alarmFlag == 1)
 222:Core/Src/main.c ****         sprintf(msg,"Time:%02d.%02d.%02d %s",sTime.Hours,sTime.Minutes,sTime.Seconds, "ON");
 223:Core/Src/main.c ****       else
 224:Core/Src/main.c ****         sprintf(msg,"Time:%02d.%02d.%02d %s",sTime.Hours,sTime.Minutes,sTime.Seconds, "  ");
 225:Core/Src/main.c ****       lcd_send_string(msg); 
 226:Core/Src/main.c ****       HAL_Delay(1);
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****       if (keyPressed){
 229:Core/Src/main.c ****         if (keyPressed == 49){
 230:Core/Src/main.c ****           state = 0b00000100; // Next State is Alarm Set State
 231:Core/Src/main.c ****           i = 0;
 232:Core/Src/main.c ****         }
 233:Core/Src/main.c ****         else if(keyPressed == 50){
 234:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
 235:Core/Src/main.c ****           i = 0;
 236:Core/Src/main.c ****         }
 237:Core/Src/main.c ****         keyPressed = 0;
 238:Core/Src/main.c ****       }
 239:Core/Src/main.c ****     }    
 240:Core/Src/main.c ****     // Alarm Set State
 241:Core/Src/main.c ****     while(state == 0b00000100){
 242:Core/Src/main.c ****       if(i == 0){
 243:Core/Src/main.c ****         lcd_clear();
 244:Core/Src/main.c ****         HAL_Delay(1); 
 245:Core/Src/main.c ****         sprintf(msg, "Enter Alarm Time");
 246:Core/Src/main.c ****         lcd_send_string(msg);  
 247:Core/Src/main.c ****         lcd_put_cur(1, 0);
 248:Core/Src/main.c ****         HAL_Delay(1); 
 249:Core/Src/main.c ****         sprintf(msg, "24hr:  Hr  Min");
 250:Core/Src/main.c ****         lcd_send_string(msg); 
 251:Core/Src/main.c ****         i++;     
 252:Core/Src/main.c ****       }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****       if (keyPressed){
 255:Core/Src/main.c ****         if(i<3)
 256:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 257:Core/Src/main.c ****         else
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 6


 258:Core/Src/main.c ****           lcd_put_cur(1, 6+i);
 259:Core/Src/main.c ****         HAL_Delay(1);
 260:Core/Src/main.c ****         sprintf(msg, "%c", keyPressed);
 261:Core/Src/main.c ****         lcd_send_string(msg);
 262:Core/Src/main.c ****         HAL_Delay(1);
 263:Core/Src/main.c ****         input[i-1] = keyPressed;
 264:Core/Src/main.c ****         keyPressed = 0;
 265:Core/Src/main.c ****         i++;
 266:Core/Src/main.c ****       }
 267:Core/Src/main.c ****       if(i == 5){
 268:Core/Src/main.c ****         state = 0b00001000; // Next State is Check Alarm Check State
 269:Core/Src/main.c ****         i = 0;
 270:Core/Src/main.c ****       }
 271:Core/Src/main.c ****     }
 272:Core/Src/main.c ****     // Alarm Check State
 273:Core/Src/main.c ****     while(state == 0b00001000){
 274:Core/Src/main.c ****       if(i == 0){
 275:Core/Src/main.c ****         lcd_clear();
 276:Core/Src/main.c ****         HAL_Delay(1); 
 277:Core/Src/main.c ****         sprintf(msg, "Time: %c%cHr %c%cMin",input[0],input[1],input[2],input[3]);
 278:Core/Src/main.c ****         lcd_send_string(msg);  
 279:Core/Src/main.c ****         lcd_put_cur(1, 0);
 280:Core/Src/main.c ****         HAL_Delay(1); 
 281:Core/Src/main.c ****         sprintf(msg, "Correct? Y-1 N-2");
 282:Core/Src/main.c ****         lcd_send_string(msg); 
 283:Core/Src/main.c ****         i++;     
 284:Core/Src/main.c ****       }  
 285:Core/Src/main.c ****       if (keyPressed){
 286:Core/Src/main.c ****         if (keyPressed == 49){
 287:Core/Src/main.c ****           sAlarm.AlarmTime.Hours = convertASCIItoInt(input[0], input[1]);
 288:Core/Src/main.c ****           sAlarm.AlarmTime.Minutes = convertASCIItoInt(input[2], input[3]);
 289:Core/Src/main.c ****           sAlarm.Alarm = RTC_ALARM_A;
 290:Core/Src/main.c ****           HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 291:Core/Src/main.c ****           HAL_RTC_SetAlarm_IT(&hrtc,&sAlarm,RTC_FORMAT_BIN);
 292:Core/Src/main.c ****           //HAL_RTC_
 293:Core/Src/main.c ****           state = 0b00000010; // Next State is Display Current Time State
 294:Core/Src/main.c ****           i = 0;
 295:Core/Src/main.c ****           alarmFlag = 1;
 296:Core/Src/main.c ****         }
 297:Core/Src/main.c ****         else if(keyPressed == 50){
 298:Core/Src/main.c ****           state = 0b00000100; // Next State is Enter Alarm Time State
 299:Core/Src/main.c ****           i = 0;
 300:Core/Src/main.c ****         }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****         keyPressed = 0;
 303:Core/Src/main.c ****       }
 304:Core/Src/main.c ****     }
 305:Core/Src/main.c ****     // Alarm State
 306:Core/Src/main.c ****     while(state == 0b00010000){
 307:Core/Src/main.c ****       if(i == 0){
 308:Core/Src/main.c ****         lcd_clear();
 309:Core/Src/main.c ****         HAL_Delay(1); 
 310:Core/Src/main.c ****         sprintf(msg, "Press Any Button" );
 311:Core/Src/main.c ****         lcd_send_string(msg);  
 312:Core/Src/main.c ****         HAL_Delay(1); 
 313:Core/Src/main.c ****         lcd_put_cur(1, 0);
 314:Core/Src/main.c ****         HAL_Delay(1); 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 7


 315:Core/Src/main.c ****         sprintf(msg, "to Disable" );
 316:Core/Src/main.c ****         lcd_send_string(msg);  
 317:Core/Src/main.c ****         HAL_Delay(1); 
 318:Core/Src/main.c ****         i++;     
 319:Core/Src/main.c ****       } 
 320:Core/Src/main.c ****       HAL_GPIO_WritePin(buzzer_GPIO_Port,buzzer_Pin, 1); // Turn on Buzzer
 321:Core/Src/main.c ****       
 322:Core/Src/main.c ****       if (keyPressed){
 323:Core/Src/main.c ****         state = 0b00000010; // Next State is Display Current Time State
 324:Core/Src/main.c ****         keyPressed = 0;
 325:Core/Src/main.c ****         HAL_GPIO_WritePin(buzzer_GPIO_Port,buzzer_Pin, 0); // Turn off Buzzer
 326:Core/Src/main.c ****         i = 0;
 327:Core/Src/main.c ****       }
 328:Core/Src/main.c ****     }
 329:Core/Src/main.c ****     
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE END 3 */
 332:Core/Src/main.c **** }
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** /**
 335:Core/Src/main.c ****   * @brief System Clock Configuration
 336:Core/Src/main.c ****   * @retval None
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c **** void SystemClock_Config(void)
 339:Core/Src/main.c **** {
 340:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /** Macro to configure the PLL multiplication factor
 344:Core/Src/main.c ****   */
 345:Core/Src/main.c ****   __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /** Configure LSE Drive Capability
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 354:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 357:Core/Src/main.c ****   */
 358:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 361:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 362:Core/Src/main.c ****   */
 363:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 364:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 365:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_MSI;
 366:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 367:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 368:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 369:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 370:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 371:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 8


 372:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 373:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 374:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 375:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 383:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 384:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 385:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 386:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 387:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 388:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 389:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 390:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /** Enable MSI Auto calibration
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 400:Core/Src/main.c **** }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /**
 403:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 404:Core/Src/main.c ****   * @retval None
 405:Core/Src/main.c ****   */
 406:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 407:Core/Src/main.c **** {
 408:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /** Initializes the peripherals clock
 411:Core/Src/main.c ****   */
 412:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 413:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 414:Core/Src/main.c ****   PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****     Error_Handler();
 419:Core/Src/main.c ****   }
 420:Core/Src/main.c ****   /* USER CODE BEGIN Smps */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END Smps */
 423:Core/Src/main.c **** }
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 426:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 427:Core/Src/main.c **** {
  30              		.loc 1 427 1 view -0
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 9


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 427 1 is_stmt 0 view .LVU1
  35 0000 38B5     		push	{r3, r4, r5, lr}
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 3, -16
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
 428:Core/Src/main.c ****   currentTimeInms = HAL_GetTick();
  42              		.loc 1 428 3 is_stmt 1 view .LVU2
  43              		.loc 1 428 21 is_stmt 0 view .LVU3
  44 0004 FFF7FEFF 		bl	HAL_GetTick
  45              	.LVL1:
  46              		.loc 1 428 19 view .LVU4
  47 0008 CD4B     		ldr	r3, .L37
  48 000a 1860     		str	r0, [r3]
 429:Core/Src/main.c ****   if (currentTimeInms - previousTimeInms > 100) {
  49              		.loc 1 429 3 is_stmt 1 view .LVU5
  50              		.loc 1 429 23 is_stmt 0 view .LVU6
  51 000c CD4B     		ldr	r3, .L37+4
  52 000e 1B68     		ldr	r3, [r3]
  53 0010 C01A     		subs	r0, r0, r3
  54              		.loc 1 429 6 view .LVU7
  55 0012 6428     		cmp	r0, #100
  56 0014 00D8     		bhi	.L20
  57              	.L1:
 430:Core/Src/main.c ****     myGPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 431:Core/Src/main.c ****     myGPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 432:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
 433:Core/Src/main.c ****     myGPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 434:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &myGPIO_InitStruct);
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****     HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 1);
 437:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
 438:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
 439:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****     if(GPIO_Pin == C1_Pin && HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))
 442:Core/Src/main.c ****     {
 443:Core/Src/main.c ****       keyPressed = 49; //ASCII value of 1
 444:Core/Src/main.c ****     }
 445:Core/Src/main.c ****     else if(GPIO_Pin == C2_Pin && HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))
 446:Core/Src/main.c ****     {
 447:Core/Src/main.c ****       keyPressed = 50; //ASCII value of 2
 448:Core/Src/main.c ****     }
 449:Core/Src/main.c ****     else if(GPIO_Pin == C3_Pin && HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))
 450:Core/Src/main.c ****     {
 451:Core/Src/main.c ****       keyPressed = 51; //ASCII value of 3
 452:Core/Src/main.c ****     }
 453:Core/Src/main.c ****     else if(GPIO_Pin == C4_Pin && HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))
 454:Core/Src/main.c ****     {
 455:Core/Src/main.c ****       keyPressed = 65; //ASCII value of A
 456:Core/Src/main.c ****     }
 457:Core/Src/main.c **** 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 10


 458:Core/Src/main.c ****     HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 0);
 459:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 460:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
 461:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****     if(GPIO_Pin == C1_Pin && HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))
 464:Core/Src/main.c ****     {
 465:Core/Src/main.c ****       keyPressed = 52; //ASCII value of 4
 466:Core/Src/main.c ****     }
 467:Core/Src/main.c ****     else if(GPIO_Pin == C2_Pin && HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))
 468:Core/Src/main.c ****     {
 469:Core/Src/main.c ****       keyPressed = 53; //ASCII value of 5
 470:Core/Src/main.c ****     }
 471:Core/Src/main.c ****     else if(GPIO_Pin == C3_Pin && HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))
 472:Core/Src/main.c ****     {
 473:Core/Src/main.c ****       keyPressed = 54; //ASCII value of 6
 474:Core/Src/main.c ****     }
 475:Core/Src/main.c ****     else if(GPIO_Pin == C4_Pin && HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))
 476:Core/Src/main.c ****     {
 477:Core/Src/main.c ****       keyPressed = 66; //ASCII value of B
 478:Core/Src/main.c ****     }
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****     HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 0);
 481:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
 482:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 483:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****     if(GPIO_Pin == C1_Pin && HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))
 486:Core/Src/main.c ****     {
 487:Core/Src/main.c ****       keyPressed = 55; //ASCII value of 7
 488:Core/Src/main.c ****     }
 489:Core/Src/main.c ****     else if(GPIO_Pin == C2_Pin && HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))
 490:Core/Src/main.c ****     {
 491:Core/Src/main.c ****       keyPressed = 56; //ASCII value of 8
 492:Core/Src/main.c ****     }
 493:Core/Src/main.c ****     else if(GPIO_Pin == C3_Pin && HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))
 494:Core/Src/main.c ****     {
 495:Core/Src/main.c ****       keyPressed = 57; //ASCII value of 9
 496:Core/Src/main.c ****     }
 497:Core/Src/main.c ****     else if(GPIO_Pin == C4_Pin && HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))
 498:Core/Src/main.c ****     {
 499:Core/Src/main.c ****       keyPressed = 67; //ASCII value of C
 500:Core/Src/main.c ****     }
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****     HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 0);
 503:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
 504:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
 505:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****     if(GPIO_Pin == C1_Pin && HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))
 508:Core/Src/main.c ****     {
 509:Core/Src/main.c ****       keyPressed = 42; //ASCII value of *
 510:Core/Src/main.c ****     }
 511:Core/Src/main.c ****     else if(GPIO_Pin == C2_Pin && HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))
 512:Core/Src/main.c ****     {
 513:Core/Src/main.c ****       keyPressed = 48; //ASCII value of 0
 514:Core/Src/main.c ****     }
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 11


 515:Core/Src/main.c ****     else if(GPIO_Pin == C3_Pin && HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))
 516:Core/Src/main.c ****     {
 517:Core/Src/main.c ****       keyPressed = 35; //ASCII value of #
 518:Core/Src/main.c ****     }
 519:Core/Src/main.c ****     else if(GPIO_Pin == C4_Pin && HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))
 520:Core/Src/main.c ****     {
 521:Core/Src/main.c ****       keyPressed = 68; //ASCII value of D
 522:Core/Src/main.c ****     }
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****     HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, 1);
 525:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 526:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 527:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****     /*Configure GPIO pins : PB6 PB7 PB8 PB9 back to EXTI*/
 530:Core/Src/main.c ****     myGPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 531:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
 532:Core/Src/main.c ****     HAL_GPIO_Init(C1_GPIO_Port, &myGPIO_InitStruct);
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****     previousTimeInms = currentTimeInms;
 535:Core/Src/main.c ****   }
 536:Core/Src/main.c **** }
  58              		.loc 1 536 1 view .LVU8
  59 0016 38BD     		pop	{r3, r4, r5, pc}
  60              	.L20:
 430:Core/Src/main.c ****     myGPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
  61              		.loc 1 430 5 is_stmt 1 view .LVU9
 430:Core/Src/main.c ****     myGPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
  62              		.loc 1 430 27 is_stmt 0 view .LVU10
  63 0018 CB49     		ldr	r1, .L37+8
  64 001a 4FF47073 		mov	r3, #960
  65 001e 0B60     		str	r3, [r1]
 431:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
  66              		.loc 1 431 5 is_stmt 1 view .LVU11
 431:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
  67              		.loc 1 431 28 is_stmt 0 view .LVU12
  68 0020 0025     		movs	r5, #0
  69 0022 4D60     		str	r5, [r1, #4]
 432:Core/Src/main.c ****     myGPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  70              		.loc 1 432 5 is_stmt 1 view .LVU13
 432:Core/Src/main.c ****     myGPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  71              		.loc 1 432 28 is_stmt 0 view .LVU14
  72 0024 0223     		movs	r3, #2
  73 0026 8B60     		str	r3, [r1, #8]
 433:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &myGPIO_InitStruct);
  74              		.loc 1 433 5 is_stmt 1 view .LVU15
 433:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &myGPIO_InitStruct);
  75              		.loc 1 433 29 is_stmt 0 view .LVU16
  76 0028 CD60     		str	r5, [r1, #12]
 434:Core/Src/main.c **** 
  77              		.loc 1 434 5 is_stmt 1 view .LVU17
  78 002a 4FF09040 		mov	r0, #1207959552
  79 002e FFF7FEFF 		bl	HAL_GPIO_Init
  80              	.LVL2:
 436:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
  81              		.loc 1 436 5 view .LVU18
  82 0032 0122     		movs	r2, #1
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 12


  83 0034 0421     		movs	r1, #4
  84 0036 4FF09040 		mov	r0, #1207959552
  85 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
  86              	.LVL3:
 437:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
  87              		.loc 1 437 5 view .LVU19
  88 003e 2A46     		mov	r2, r5
  89 0040 0821     		movs	r1, #8
  90 0042 4FF09040 		mov	r0, #1207959552
  91 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
  92              	.LVL4:
 438:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
  93              		.loc 1 438 5 view .LVU20
  94 004a 2A46     		mov	r2, r5
  95 004c 1021     		movs	r1, #16
  96 004e 4FF09040 		mov	r0, #1207959552
  97 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
  98              	.LVL5:
 439:Core/Src/main.c **** 
  99              		.loc 1 439 5 view .LVU21
 100 0056 2A46     		mov	r2, r5
 101 0058 2021     		movs	r1, #32
 102 005a 4FF09040 		mov	r0, #1207959552
 103 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL6:
 441:Core/Src/main.c ****     {
 105              		.loc 1 441 5 view .LVU22
 441:Core/Src/main.c ****     {
 106              		.loc 1 441 7 is_stmt 0 view .LVU23
 107 0062 402C     		cmp	r4, #64
 108 0064 00F0A480 		beq	.L21
 109              	.L3:
 445:Core/Src/main.c ****     {
 110              		.loc 1 445 10 is_stmt 1 view .LVU24
 445:Core/Src/main.c ****     {
 111              		.loc 1 445 12 is_stmt 0 view .LVU25
 112 0068 802C     		cmp	r4, #128
 113 006a 00F0AD80 		beq	.L22
 114              	.L5:
 449:Core/Src/main.c ****     {
 115              		.loc 1 449 10 is_stmt 1 view .LVU26
 449:Core/Src/main.c ****     {
 116              		.loc 1 449 12 is_stmt 0 view .LVU27
 117 006e B4F5807F 		cmp	r4, #256
 118 0072 00F0B580 		beq	.L23
 119              	.L6:
 453:Core/Src/main.c ****     {
 120              		.loc 1 453 10 is_stmt 1 view .LVU28
 453:Core/Src/main.c ****     {
 121              		.loc 1 453 12 is_stmt 0 view .LVU29
 122 0076 B4F5007F 		cmp	r4, #512
 123 007a 00F0BE80 		beq	.L24
 124              	.L4:
 458:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 125              		.loc 1 458 5 is_stmt 1 view .LVU30
 126 007e 0022     		movs	r2, #0
 127 0080 0421     		movs	r1, #4
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 13


 128 0082 4FF09040 		mov	r0, #1207959552
 129 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 130              	.LVL7:
 459:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
 131              		.loc 1 459 5 view .LVU31
 132 008a 0122     		movs	r2, #1
 133 008c 0821     		movs	r1, #8
 134 008e 4FF09040 		mov	r0, #1207959552
 135 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 136              	.LVL8:
 460:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
 137              		.loc 1 460 5 view .LVU32
 138 0096 0022     		movs	r2, #0
 139 0098 1021     		movs	r1, #16
 140 009a 4FF09040 		mov	r0, #1207959552
 141 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 142              	.LVL9:
 461:Core/Src/main.c **** 
 143              		.loc 1 461 5 view .LVU33
 144 00a2 0022     		movs	r2, #0
 145 00a4 2021     		movs	r1, #32
 146 00a6 4FF09040 		mov	r0, #1207959552
 147 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL10:
 463:Core/Src/main.c ****     {
 149              		.loc 1 463 5 view .LVU34
 463:Core/Src/main.c ****     {
 150              		.loc 1 463 7 is_stmt 0 view .LVU35
 151 00ae 402C     		cmp	r4, #64
 152 00b0 00F0B080 		beq	.L25
 153              	.L7:
 467:Core/Src/main.c ****     {
 154              		.loc 1 467 10 is_stmt 1 view .LVU36
 467:Core/Src/main.c ****     {
 155              		.loc 1 467 12 is_stmt 0 view .LVU37
 156 00b4 802C     		cmp	r4, #128
 157 00b6 00F0B980 		beq	.L26
 158              	.L9:
 471:Core/Src/main.c ****     {
 159              		.loc 1 471 10 is_stmt 1 view .LVU38
 471:Core/Src/main.c ****     {
 160              		.loc 1 471 12 is_stmt 0 view .LVU39
 161 00ba B4F5807F 		cmp	r4, #256
 162 00be 00F0C180 		beq	.L27
 163              	.L10:
 475:Core/Src/main.c ****     {
 164              		.loc 1 475 10 is_stmt 1 view .LVU40
 475:Core/Src/main.c ****     {
 165              		.loc 1 475 12 is_stmt 0 view .LVU41
 166 00c2 B4F5007F 		cmp	r4, #512
 167 00c6 00F0CA80 		beq	.L28
 168              	.L8:
 480:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
 169              		.loc 1 480 5 is_stmt 1 view .LVU42
 170 00ca 0022     		movs	r2, #0
 171 00cc 0421     		movs	r1, #4
 172 00ce 4FF09040 		mov	r0, #1207959552
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 14


 173 00d2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL11:
 481:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 175              		.loc 1 481 5 view .LVU43
 176 00d6 0022     		movs	r2, #0
 177 00d8 0821     		movs	r1, #8
 178 00da 4FF09040 		mov	r0, #1207959552
 179 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL12:
 482:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 0);
 181              		.loc 1 482 5 view .LVU44
 182 00e2 0122     		movs	r2, #1
 183 00e4 1021     		movs	r1, #16
 184 00e6 4FF09040 		mov	r0, #1207959552
 185 00ea FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL13:
 483:Core/Src/main.c **** 
 187              		.loc 1 483 5 view .LVU45
 188 00ee 0022     		movs	r2, #0
 189 00f0 2021     		movs	r1, #32
 190 00f2 4FF09040 		mov	r0, #1207959552
 191 00f6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 192              	.LVL14:
 485:Core/Src/main.c ****     {
 193              		.loc 1 485 5 view .LVU46
 485:Core/Src/main.c ****     {
 194              		.loc 1 485 7 is_stmt 0 view .LVU47
 195 00fa 402C     		cmp	r4, #64
 196 00fc 00F0BC80 		beq	.L29
 197              	.L11:
 489:Core/Src/main.c ****     {
 198              		.loc 1 489 10 is_stmt 1 view .LVU48
 489:Core/Src/main.c ****     {
 199              		.loc 1 489 12 is_stmt 0 view .LVU49
 200 0100 802C     		cmp	r4, #128
 201 0102 00F0C580 		beq	.L30
 202              	.L13:
 493:Core/Src/main.c ****     {
 203              		.loc 1 493 10 is_stmt 1 view .LVU50
 493:Core/Src/main.c ****     {
 204              		.loc 1 493 12 is_stmt 0 view .LVU51
 205 0106 B4F5807F 		cmp	r4, #256
 206 010a 00F0CD80 		beq	.L31
 207              	.L14:
 497:Core/Src/main.c ****     {
 208              		.loc 1 497 10 is_stmt 1 view .LVU52
 497:Core/Src/main.c ****     {
 209              		.loc 1 497 12 is_stmt 0 view .LVU53
 210 010e B4F5007F 		cmp	r4, #512
 211 0112 00F0D680 		beq	.L32
 212              	.L12:
 502:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 0);
 213              		.loc 1 502 5 is_stmt 1 view .LVU54
 214 0116 0022     		movs	r2, #0
 215 0118 0421     		movs	r1, #4
 216 011a 4FF09040 		mov	r0, #1207959552
 217 011e FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 15


 218              	.LVL15:
 503:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 0);
 219              		.loc 1 503 5 view .LVU55
 220 0122 0022     		movs	r2, #0
 221 0124 0821     		movs	r1, #8
 222 0126 4FF09040 		mov	r0, #1207959552
 223 012a FFF7FEFF 		bl	HAL_GPIO_WritePin
 224              	.LVL16:
 504:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 225              		.loc 1 504 5 view .LVU56
 226 012e 0022     		movs	r2, #0
 227 0130 1021     		movs	r1, #16
 228 0132 4FF09040 		mov	r0, #1207959552
 229 0136 FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL17:
 505:Core/Src/main.c **** 
 231              		.loc 1 505 5 view .LVU57
 232 013a 0122     		movs	r2, #1
 233 013c 2021     		movs	r1, #32
 234 013e 4FF09040 		mov	r0, #1207959552
 235 0142 FFF7FEFF 		bl	HAL_GPIO_WritePin
 236              	.LVL18:
 507:Core/Src/main.c ****     {
 237              		.loc 1 507 5 view .LVU58
 507:Core/Src/main.c ****     {
 238              		.loc 1 507 7 is_stmt 0 view .LVU59
 239 0146 402C     		cmp	r4, #64
 240 0148 00F0C880 		beq	.L33
 241              	.L15:
 511:Core/Src/main.c ****     {
 242              		.loc 1 511 10 is_stmt 1 view .LVU60
 511:Core/Src/main.c ****     {
 243              		.loc 1 511 12 is_stmt 0 view .LVU61
 244 014c 802C     		cmp	r4, #128
 245 014e 00F0D180 		beq	.L34
 246              	.L17:
 515:Core/Src/main.c ****     {
 247              		.loc 1 515 10 is_stmt 1 view .LVU62
 515:Core/Src/main.c ****     {
 248              		.loc 1 515 12 is_stmt 0 view .LVU63
 249 0152 B4F5807F 		cmp	r4, #256
 250 0156 00F0D980 		beq	.L35
 251              	.L18:
 519:Core/Src/main.c ****     {
 252              		.loc 1 519 10 is_stmt 1 view .LVU64
 519:Core/Src/main.c ****     {
 253              		.loc 1 519 12 is_stmt 0 view .LVU65
 254 015a B4F5007F 		cmp	r4, #512
 255 015e 00F0E280 		beq	.L36
 256              	.L16:
 524:Core/Src/main.c ****     HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 257              		.loc 1 524 5 is_stmt 1 view .LVU66
 258 0162 0122     		movs	r2, #1
 259 0164 0421     		movs	r1, #4
 260 0166 4FF09040 		mov	r0, #1207959552
 261 016a FFF7FEFF 		bl	HAL_GPIO_WritePin
 262              	.LVL19:
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 16


 525:Core/Src/main.c ****     HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 263              		.loc 1 525 5 view .LVU67
 264 016e 0122     		movs	r2, #1
 265 0170 0821     		movs	r1, #8
 266 0172 4FF09040 		mov	r0, #1207959552
 267 0176 FFF7FEFF 		bl	HAL_GPIO_WritePin
 268              	.LVL20:
 526:Core/Src/main.c ****     HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 269              		.loc 1 526 5 view .LVU68
 270 017a 0122     		movs	r2, #1
 271 017c 1021     		movs	r1, #16
 272 017e 4FF09040 		mov	r0, #1207959552
 273 0182 FFF7FEFF 		bl	HAL_GPIO_WritePin
 274              	.LVL21:
 527:Core/Src/main.c **** 
 275              		.loc 1 527 5 view .LVU69
 276 0186 0122     		movs	r2, #1
 277 0188 2021     		movs	r1, #32
 278 018a 4FF09040 		mov	r0, #1207959552
 279 018e FFF7FEFF 		bl	HAL_GPIO_WritePin
 280              	.LVL22:
 530:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
 281              		.loc 1 530 5 view .LVU70
 530:Core/Src/main.c ****     myGPIO_InitStruct.Pull = GPIO_PULLDOWN;
 282              		.loc 1 530 28 is_stmt 0 view .LVU71
 283 0192 6D49     		ldr	r1, .L37+8
 284 0194 4FF48813 		mov	r3, #1114112
 285 0198 4B60     		str	r3, [r1, #4]
 531:Core/Src/main.c ****     HAL_GPIO_Init(C1_GPIO_Port, &myGPIO_InitStruct);
 286              		.loc 1 531 5 is_stmt 1 view .LVU72
 531:Core/Src/main.c ****     HAL_GPIO_Init(C1_GPIO_Port, &myGPIO_InitStruct);
 287              		.loc 1 531 28 is_stmt 0 view .LVU73
 288 019a 0223     		movs	r3, #2
 289 019c 8B60     		str	r3, [r1, #8]
 532:Core/Src/main.c **** 
 290              		.loc 1 532 5 is_stmt 1 view .LVU74
 291 019e 4FF09040 		mov	r0, #1207959552
 292 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL23:
 534:Core/Src/main.c ****   }
 294              		.loc 1 534 5 view .LVU75
 534:Core/Src/main.c ****   }
 295              		.loc 1 534 22 is_stmt 0 view .LVU76
 296 01a6 664B     		ldr	r3, .L37
 297 01a8 1A68     		ldr	r2, [r3]
 298 01aa 664B     		ldr	r3, .L37+4
 299 01ac 1A60     		str	r2, [r3]
 300              		.loc 1 536 1 view .LVU77
 301 01ae 32E7     		b	.L1
 302              	.L21:
 441:Core/Src/main.c ****     {
 303              		.loc 1 441 30 discriminator 1 view .LVU78
 304 01b0 4021     		movs	r1, #64
 305 01b2 4FF09040 		mov	r0, #1207959552
 306 01b6 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 307              	.LVL24:
 441:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 17


 308              		.loc 1 441 27 discriminator 1 view .LVU79
 309 01ba 0028     		cmp	r0, #0
 310 01bc 3FF454AF 		beq	.L3
 443:Core/Src/main.c ****     }
 311              		.loc 1 443 7 is_stmt 1 view .LVU80
 443:Core/Src/main.c ****     }
 312              		.loc 1 443 18 is_stmt 0 view .LVU81
 313 01c0 624B     		ldr	r3, .L37+12
 314 01c2 3122     		movs	r2, #49
 315 01c4 1A70     		strb	r2, [r3]
 316 01c6 5AE7     		b	.L4
 317              	.L22:
 445:Core/Src/main.c ****     {
 318              		.loc 1 445 35 discriminator 1 view .LVU82
 319 01c8 8021     		movs	r1, #128
 320 01ca 4FF09040 		mov	r0, #1207959552
 321 01ce FFF7FEFF 		bl	HAL_GPIO_ReadPin
 322              	.LVL25:
 445:Core/Src/main.c ****     {
 323              		.loc 1 445 32 discriminator 1 view .LVU83
 324 01d2 0028     		cmp	r0, #0
 325 01d4 3FF44BAF 		beq	.L5
 447:Core/Src/main.c ****     }
 326              		.loc 1 447 7 is_stmt 1 view .LVU84
 447:Core/Src/main.c ****     }
 327              		.loc 1 447 18 is_stmt 0 view .LVU85
 328 01d8 5C4B     		ldr	r3, .L37+12
 329 01da 3222     		movs	r2, #50
 330 01dc 1A70     		strb	r2, [r3]
 331 01de 4EE7     		b	.L4
 332              	.L23:
 449:Core/Src/main.c ****     {
 333              		.loc 1 449 35 discriminator 1 view .LVU86
 334 01e0 4FF48071 		mov	r1, #256
 335 01e4 4FF09040 		mov	r0, #1207959552
 336 01e8 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 337              	.LVL26:
 449:Core/Src/main.c ****     {
 338              		.loc 1 449 32 discriminator 1 view .LVU87
 339 01ec 0028     		cmp	r0, #0
 340 01ee 3FF442AF 		beq	.L6
 451:Core/Src/main.c ****     }
 341              		.loc 1 451 7 is_stmt 1 view .LVU88
 451:Core/Src/main.c ****     }
 342              		.loc 1 451 18 is_stmt 0 view .LVU89
 343 01f2 564B     		ldr	r3, .L37+12
 344 01f4 3322     		movs	r2, #51
 345 01f6 1A70     		strb	r2, [r3]
 346 01f8 41E7     		b	.L4
 347              	.L24:
 453:Core/Src/main.c ****     {
 348              		.loc 1 453 35 discriminator 1 view .LVU90
 349 01fa 4FF40071 		mov	r1, #512
 350 01fe 4FF09040 		mov	r0, #1207959552
 351 0202 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 352              	.LVL27:
 453:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 18


 353              		.loc 1 453 32 discriminator 1 view .LVU91
 354 0206 0028     		cmp	r0, #0
 355 0208 3FF439AF 		beq	.L4
 455:Core/Src/main.c ****     }
 356              		.loc 1 455 7 is_stmt 1 view .LVU92
 455:Core/Src/main.c ****     }
 357              		.loc 1 455 18 is_stmt 0 view .LVU93
 358 020c 4F4B     		ldr	r3, .L37+12
 359 020e 4122     		movs	r2, #65
 360 0210 1A70     		strb	r2, [r3]
 361 0212 34E7     		b	.L4
 362              	.L25:
 463:Core/Src/main.c ****     {
 363              		.loc 1 463 30 discriminator 1 view .LVU94
 364 0214 4021     		movs	r1, #64
 365 0216 4FF09040 		mov	r0, #1207959552
 366 021a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 367              	.LVL28:
 463:Core/Src/main.c ****     {
 368              		.loc 1 463 27 discriminator 1 view .LVU95
 369 021e 0028     		cmp	r0, #0
 370 0220 3FF448AF 		beq	.L7
 465:Core/Src/main.c ****     }
 371              		.loc 1 465 7 is_stmt 1 view .LVU96
 465:Core/Src/main.c ****     }
 372              		.loc 1 465 18 is_stmt 0 view .LVU97
 373 0224 494B     		ldr	r3, .L37+12
 374 0226 3422     		movs	r2, #52
 375 0228 1A70     		strb	r2, [r3]
 376 022a 4EE7     		b	.L8
 377              	.L26:
 467:Core/Src/main.c ****     {
 378              		.loc 1 467 35 discriminator 1 view .LVU98
 379 022c 8021     		movs	r1, #128
 380 022e 4FF09040 		mov	r0, #1207959552
 381 0232 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 382              	.LVL29:
 467:Core/Src/main.c ****     {
 383              		.loc 1 467 32 discriminator 1 view .LVU99
 384 0236 0028     		cmp	r0, #0
 385 0238 3FF43FAF 		beq	.L9
 469:Core/Src/main.c ****     }
 386              		.loc 1 469 7 is_stmt 1 view .LVU100
 469:Core/Src/main.c ****     }
 387              		.loc 1 469 18 is_stmt 0 view .LVU101
 388 023c 434B     		ldr	r3, .L37+12
 389 023e 3522     		movs	r2, #53
 390 0240 1A70     		strb	r2, [r3]
 391 0242 42E7     		b	.L8
 392              	.L27:
 471:Core/Src/main.c ****     {
 393              		.loc 1 471 35 discriminator 1 view .LVU102
 394 0244 4FF48071 		mov	r1, #256
 395 0248 4FF09040 		mov	r0, #1207959552
 396 024c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 397              	.LVL30:
 471:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 19


 398              		.loc 1 471 32 discriminator 1 view .LVU103
 399 0250 0028     		cmp	r0, #0
 400 0252 3FF436AF 		beq	.L10
 473:Core/Src/main.c ****     }
 401              		.loc 1 473 7 is_stmt 1 view .LVU104
 473:Core/Src/main.c ****     }
 402              		.loc 1 473 18 is_stmt 0 view .LVU105
 403 0256 3D4B     		ldr	r3, .L37+12
 404 0258 3622     		movs	r2, #54
 405 025a 1A70     		strb	r2, [r3]
 406 025c 35E7     		b	.L8
 407              	.L28:
 475:Core/Src/main.c ****     {
 408              		.loc 1 475 35 discriminator 1 view .LVU106
 409 025e 4FF40071 		mov	r1, #512
 410 0262 4FF09040 		mov	r0, #1207959552
 411 0266 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 412              	.LVL31:
 475:Core/Src/main.c ****     {
 413              		.loc 1 475 32 discriminator 1 view .LVU107
 414 026a 0028     		cmp	r0, #0
 415 026c 3FF42DAF 		beq	.L8
 477:Core/Src/main.c ****     }
 416              		.loc 1 477 7 is_stmt 1 view .LVU108
 477:Core/Src/main.c ****     }
 417              		.loc 1 477 18 is_stmt 0 view .LVU109
 418 0270 364B     		ldr	r3, .L37+12
 419 0272 4222     		movs	r2, #66
 420 0274 1A70     		strb	r2, [r3]
 421 0276 28E7     		b	.L8
 422              	.L29:
 485:Core/Src/main.c ****     {
 423              		.loc 1 485 30 discriminator 1 view .LVU110
 424 0278 4021     		movs	r1, #64
 425 027a 4FF09040 		mov	r0, #1207959552
 426 027e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 427              	.LVL32:
 485:Core/Src/main.c ****     {
 428              		.loc 1 485 27 discriminator 1 view .LVU111
 429 0282 0028     		cmp	r0, #0
 430 0284 3FF43CAF 		beq	.L11
 487:Core/Src/main.c ****     }
 431              		.loc 1 487 7 is_stmt 1 view .LVU112
 487:Core/Src/main.c ****     }
 432              		.loc 1 487 18 is_stmt 0 view .LVU113
 433 0288 304B     		ldr	r3, .L37+12
 434 028a 3722     		movs	r2, #55
 435 028c 1A70     		strb	r2, [r3]
 436 028e 42E7     		b	.L12
 437              	.L30:
 489:Core/Src/main.c ****     {
 438              		.loc 1 489 35 discriminator 1 view .LVU114
 439 0290 8021     		movs	r1, #128
 440 0292 4FF09040 		mov	r0, #1207959552
 441 0296 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 442              	.LVL33:
 489:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 20


 443              		.loc 1 489 32 discriminator 1 view .LVU115
 444 029a 0028     		cmp	r0, #0
 445 029c 3FF433AF 		beq	.L13
 491:Core/Src/main.c ****     }
 446              		.loc 1 491 7 is_stmt 1 view .LVU116
 491:Core/Src/main.c ****     }
 447              		.loc 1 491 18 is_stmt 0 view .LVU117
 448 02a0 2A4B     		ldr	r3, .L37+12
 449 02a2 3822     		movs	r2, #56
 450 02a4 1A70     		strb	r2, [r3]
 451 02a6 36E7     		b	.L12
 452              	.L31:
 493:Core/Src/main.c ****     {
 453              		.loc 1 493 35 discriminator 1 view .LVU118
 454 02a8 4FF48071 		mov	r1, #256
 455 02ac 4FF09040 		mov	r0, #1207959552
 456 02b0 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 457              	.LVL34:
 493:Core/Src/main.c ****     {
 458              		.loc 1 493 32 discriminator 1 view .LVU119
 459 02b4 0028     		cmp	r0, #0
 460 02b6 3FF42AAF 		beq	.L14
 495:Core/Src/main.c ****     }
 461              		.loc 1 495 7 is_stmt 1 view .LVU120
 495:Core/Src/main.c ****     }
 462              		.loc 1 495 18 is_stmt 0 view .LVU121
 463 02ba 244B     		ldr	r3, .L37+12
 464 02bc 3922     		movs	r2, #57
 465 02be 1A70     		strb	r2, [r3]
 466 02c0 29E7     		b	.L12
 467              	.L32:
 497:Core/Src/main.c ****     {
 468              		.loc 1 497 35 discriminator 1 view .LVU122
 469 02c2 4FF40071 		mov	r1, #512
 470 02c6 4FF09040 		mov	r0, #1207959552
 471 02ca FFF7FEFF 		bl	HAL_GPIO_ReadPin
 472              	.LVL35:
 497:Core/Src/main.c ****     {
 473              		.loc 1 497 32 discriminator 1 view .LVU123
 474 02ce 0028     		cmp	r0, #0
 475 02d0 3FF421AF 		beq	.L12
 499:Core/Src/main.c ****     }
 476              		.loc 1 499 7 is_stmt 1 view .LVU124
 499:Core/Src/main.c ****     }
 477              		.loc 1 499 18 is_stmt 0 view .LVU125
 478 02d4 1D4B     		ldr	r3, .L37+12
 479 02d6 4322     		movs	r2, #67
 480 02d8 1A70     		strb	r2, [r3]
 481 02da 1CE7     		b	.L12
 482              	.L33:
 507:Core/Src/main.c ****     {
 483              		.loc 1 507 30 discriminator 1 view .LVU126
 484 02dc 4021     		movs	r1, #64
 485 02de 4FF09040 		mov	r0, #1207959552
 486 02e2 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 487              	.LVL36:
 507:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 21


 488              		.loc 1 507 27 discriminator 1 view .LVU127
 489 02e6 0028     		cmp	r0, #0
 490 02e8 3FF430AF 		beq	.L15
 509:Core/Src/main.c ****     }
 491              		.loc 1 509 7 is_stmt 1 view .LVU128
 509:Core/Src/main.c ****     }
 492              		.loc 1 509 18 is_stmt 0 view .LVU129
 493 02ec 174B     		ldr	r3, .L37+12
 494 02ee 2A22     		movs	r2, #42
 495 02f0 1A70     		strb	r2, [r3]
 496 02f2 36E7     		b	.L16
 497              	.L34:
 511:Core/Src/main.c ****     {
 498              		.loc 1 511 35 discriminator 1 view .LVU130
 499 02f4 8021     		movs	r1, #128
 500 02f6 4FF09040 		mov	r0, #1207959552
 501 02fa FFF7FEFF 		bl	HAL_GPIO_ReadPin
 502              	.LVL37:
 511:Core/Src/main.c ****     {
 503              		.loc 1 511 32 discriminator 1 view .LVU131
 504 02fe 0028     		cmp	r0, #0
 505 0300 3FF427AF 		beq	.L17
 513:Core/Src/main.c ****     }
 506              		.loc 1 513 7 is_stmt 1 view .LVU132
 513:Core/Src/main.c ****     }
 507              		.loc 1 513 18 is_stmt 0 view .LVU133
 508 0304 114B     		ldr	r3, .L37+12
 509 0306 3022     		movs	r2, #48
 510 0308 1A70     		strb	r2, [r3]
 511 030a 2AE7     		b	.L16
 512              	.L35:
 515:Core/Src/main.c ****     {
 513              		.loc 1 515 35 discriminator 1 view .LVU134
 514 030c 4FF48071 		mov	r1, #256
 515 0310 4FF09040 		mov	r0, #1207959552
 516 0314 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 517              	.LVL38:
 515:Core/Src/main.c ****     {
 518              		.loc 1 515 32 discriminator 1 view .LVU135
 519 0318 0028     		cmp	r0, #0
 520 031a 3FF41EAF 		beq	.L18
 517:Core/Src/main.c ****     }
 521              		.loc 1 517 7 is_stmt 1 view .LVU136
 517:Core/Src/main.c ****     }
 522              		.loc 1 517 18 is_stmt 0 view .LVU137
 523 031e 0B4B     		ldr	r3, .L37+12
 524 0320 2322     		movs	r2, #35
 525 0322 1A70     		strb	r2, [r3]
 526 0324 1DE7     		b	.L16
 527              	.L36:
 519:Core/Src/main.c ****     {
 528              		.loc 1 519 35 discriminator 1 view .LVU138
 529 0326 4FF40071 		mov	r1, #512
 530 032a 4FF09040 		mov	r0, #1207959552
 531 032e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 532              	.LVL39:
 519:Core/Src/main.c ****     {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 22


 533              		.loc 1 519 32 discriminator 1 view .LVU139
 534 0332 0028     		cmp	r0, #0
 535 0334 3FF415AF 		beq	.L16
 521:Core/Src/main.c ****     }
 536              		.loc 1 521 7 is_stmt 1 view .LVU140
 521:Core/Src/main.c ****     }
 537              		.loc 1 521 18 is_stmt 0 view .LVU141
 538 0338 044B     		ldr	r3, .L37+12
 539 033a 4422     		movs	r2, #68
 540 033c 1A70     		strb	r2, [r3]
 541 033e 10E7     		b	.L16
 542              	.L38:
 543              		.align	2
 544              	.L37:
 545 0340 00000000 		.word	currentTimeInms
 546 0344 00000000 		.word	previousTimeInms
 547 0348 00000000 		.word	myGPIO_InitStruct
 548 034c 00000000 		.word	keyPressed
 549              		.cfi_endproc
 550              	.LFE956:
 552              		.section	.text.send_to_lcd,"ax",%progbits
 553              		.align	1
 554              		.global	send_to_lcd
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	send_to_lcd:
 560              	.LVL40:
 561              	.LFB957:
 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** void send_to_lcd (char data, int rs)
 539:Core/Src/main.c **** {
 562              		.loc 1 539 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		.loc 1 539 1 is_stmt 0 view .LVU143
 567 0000 38B5     		push	{r3, r4, r5, lr}
 568              		.cfi_def_cfa_offset 16
 569              		.cfi_offset 3, -16
 570              		.cfi_offset 4, -12
 571              		.cfi_offset 5, -8
 572              		.cfi_offset 14, -4
 573 0002 0446     		mov	r4, r0
 540:Core/Src/main.c ****     HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 574              		.loc 1 540 5 is_stmt 1 view .LVU144
 575 0004 CAB2     		uxtb	r2, r1
 576 0006 4FF48061 		mov	r1, #1024
 577              	.LVL41:
 578              		.loc 1 540 5 is_stmt 0 view .LVU145
 579 000a 4FF09040 		mov	r0, #1207959552
 580              	.LVL42:
 581              		.loc 1 540 5 view .LVU146
 582 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 583              	.LVL43:
 541:Core/Src/main.c ****     /* write the data to the respective pin */
 542:Core/Src/main.c ****     HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 23


 584              		.loc 1 542 5 is_stmt 1 view .LVU147
 585 0012 144D     		ldr	r5, .L41
 586 0014 C4F3C002 		ubfx	r2, r4, #3, #1
 587 0018 4FF48051 		mov	r1, #4096
 588 001c 2846     		mov	r0, r5
 589 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 590              	.LVL44:
 543:Core/Src/main.c ****     HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 591              		.loc 1 543 5 view .LVU148
 592 0022 C4F38002 		ubfx	r2, r4, #2, #1
 593 0026 4FF40051 		mov	r1, #8192
 594 002a 2846     		mov	r0, r5
 595 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 596              	.LVL45:
 544:Core/Src/main.c ****     HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 597              		.loc 1 544 5 view .LVU149
 598 0030 C4F34002 		ubfx	r2, r4, #1, #1
 599 0034 4FF48041 		mov	r1, #16384
 600 0038 2846     		mov	r0, r5
 601 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 602              	.LVL46:
 545:Core/Src/main.c ****     HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 603              		.loc 1 545 5 view .LVU150
 604 003e 04F00102 		and	r2, r4, #1
 605 0042 4FF40041 		mov	r1, #32768
 606 0046 2846     		mov	r0, r5
 607 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 608              	.LVL47:
 546:Core/Src/main.c ****     /* Toggle EN PIN to send the data
 547:Core/Src/main.c ****      * if the HCLK > 100 MHz, use the  20 us delay
 548:Core/Src/main.c ****      * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
 549:Core/Src/main.c ****      */
 550:Core/Src/main.c ****     HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, 1);
 609              		.loc 1 550 5 view .LVU151
 610 004c 064C     		ldr	r4, .L41+4
 611 004e 0122     		movs	r2, #1
 612 0050 4021     		movs	r1, #64
 613 0052 2046     		mov	r0, r4
 614 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 615              	.LVL48:
 551:Core/Src/main.c ****   //delay (100);
 552:Core/Src/main.c ****     HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, 0);
 616              		.loc 1 552 5 view .LVU152
 617 0058 0022     		movs	r2, #0
 618 005a 4021     		movs	r1, #64
 619 005c 2046     		mov	r0, r4
 620 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 621              	.LVL49:
 553:Core/Src/main.c **** }
 622              		.loc 1 553 1 is_stmt 0 view .LVU153
 623 0062 38BD     		pop	{r3, r4, r5, pc}
 624              	.L42:
 625              		.align	2
 626              	.L41:
 627 0064 00040048 		.word	1207960576
 628 0068 00080048 		.word	1207961600
 629              		.cfi_endproc
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 24


 630              	.LFE957:
 632              		.section	.text.lcd_send_cmd,"ax",%progbits
 633              		.align	1
 634              		.global	lcd_send_cmd
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 639              	lcd_send_cmd:
 640              	.LVL50:
 641              	.LFB958:
 554:Core/Src/main.c **** 
 555:Core/Src/main.c **** void lcd_send_cmd (char cmd)
 556:Core/Src/main.c **** {
 642              		.loc 1 556 1 is_stmt 1 view -0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646              		.loc 1 556 1 is_stmt 0 view .LVU155
 647 0000 10B5     		push	{r4, lr}
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 4, -8
 650              		.cfi_offset 14, -4
 651 0002 0446     		mov	r4, r0
 557:Core/Src/main.c ****     char datatosend;
 652              		.loc 1 557 5 is_stmt 1 view .LVU156
 558:Core/Src/main.c ****     /* send upper nibble first */
 559:Core/Src/main.c ****     datatosend = ((cmd>>4)&0x0f);
 653              		.loc 1 559 5 view .LVU157
 654              	.LVL51:
 560:Core/Src/main.c ****     send_to_lcd(datatosend,0);  // RS must be while sending command
 655              		.loc 1 560 5 view .LVU158
 656 0004 0021     		movs	r1, #0
 657 0006 0009     		lsrs	r0, r0, #4
 658              	.LVL52:
 659              		.loc 1 560 5 is_stmt 0 view .LVU159
 660 0008 FFF7FEFF 		bl	send_to_lcd
 661              	.LVL53:
 561:Core/Src/main.c ****     /* send Lower Nibble */
 562:Core/Src/main.c ****     datatosend = ((cmd)&0x0f);
 662              		.loc 1 562 5 is_stmt 1 view .LVU160
 563:Core/Src/main.c ****     send_to_lcd(datatosend, 0);
 663              		.loc 1 563 5 view .LVU161
 664 000c 0021     		movs	r1, #0
 665 000e 04F00F00 		and	r0, r4, #15
 666 0012 FFF7FEFF 		bl	send_to_lcd
 667              	.LVL54:
 564:Core/Src/main.c **** }
 668              		.loc 1 564 1 is_stmt 0 view .LVU162
 669 0016 10BD     		pop	{r4, pc}
 670              		.loc 1 564 1 view .LVU163
 671              		.cfi_endproc
 672              	.LFE958:
 674              		.section	.text.lcd_send_data,"ax",%progbits
 675              		.align	1
 676              		.global	lcd_send_data
 677              		.syntax unified
 678              		.thumb
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 25


 679              		.thumb_func
 681              	lcd_send_data:
 682              	.LVL55:
 683              	.LFB959:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** void lcd_send_data (char data)
 567:Core/Src/main.c **** {
 684              		.loc 1 567 1 is_stmt 1 view -0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 0
 687              		@ frame_needed = 0, uses_anonymous_args = 0
 688              		.loc 1 567 1 is_stmt 0 view .LVU165
 689 0000 10B5     		push	{r4, lr}
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 4, -8
 692              		.cfi_offset 14, -4
 693 0002 0446     		mov	r4, r0
 568:Core/Src/main.c ****     char datatosend;
 694              		.loc 1 568 5 is_stmt 1 view .LVU166
 569:Core/Src/main.c ****    
 570:Core/Src/main.c ****     /* send higher nibble */
 571:Core/Src/main.c ****     datatosend = ((data>>4)&0x0f);
 695              		.loc 1 571 5 view .LVU167
 696              	.LVL56:
 572:Core/Src/main.c ****     send_to_lcd(datatosend, 1);  // rs =1 for sending data
 697              		.loc 1 572 5 view .LVU168
 698 0004 0121     		movs	r1, #1
 699 0006 0009     		lsrs	r0, r0, #4
 700              	.LVL57:
 701              		.loc 1 572 5 is_stmt 0 view .LVU169
 702 0008 FFF7FEFF 		bl	send_to_lcd
 703              	.LVL58:
 573:Core/Src/main.c ****     /* send Lower nibble */
 574:Core/Src/main.c ****     datatosend = ((data)&0x0f);
 704              		.loc 1 574 5 is_stmt 1 view .LVU170
 575:Core/Src/main.c ****     send_to_lcd(datatosend, 1);
 705              		.loc 1 575 5 view .LVU171
 706 000c 0121     		movs	r1, #1
 707 000e 04F00F00 		and	r0, r4, #15
 708 0012 FFF7FEFF 		bl	send_to_lcd
 709              	.LVL59:
 576:Core/Src/main.c **** }
 710              		.loc 1 576 1 is_stmt 0 view .LVU172
 711 0016 10BD     		pop	{r4, pc}
 712              		.loc 1 576 1 view .LVU173
 713              		.cfi_endproc
 714              	.LFE959:
 716              		.section	.text.lcd_put_cur,"ax",%progbits
 717              		.align	1
 718              		.global	lcd_put_cur
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	lcd_put_cur:
 724              	.LVL60:
 725              	.LFB960:
 577:Core/Src/main.c **** 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 26


 578:Core/Src/main.c **** void lcd_put_cur(int row, int col)
 579:Core/Src/main.c **** {
 726              		.loc 1 579 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		.loc 1 579 1 is_stmt 0 view .LVU175
 731 0000 08B5     		push	{r3, lr}
 732              		.cfi_def_cfa_offset 8
 733              		.cfi_offset 3, -8
 734              		.cfi_offset 14, -4
 580:Core/Src/main.c ****     switch (row)
 735              		.loc 1 580 5 is_stmt 1 view .LVU176
 736 0002 28B1     		cbz	r0, .L48
 737 0004 0128     		cmp	r0, #1
 738 0006 06D0     		beq	.L49
 739              	.L50:
 581:Core/Src/main.c ****     {
 582:Core/Src/main.c ****         case 0:
 583:Core/Src/main.c ****             col |= 0x80;
 584:Core/Src/main.c ****             break;
 585:Core/Src/main.c ****         case 1:
 586:Core/Src/main.c ****             col |= 0xC0;
 587:Core/Src/main.c ****             break;
 588:Core/Src/main.c ****     }
 589:Core/Src/main.c ****     lcd_send_cmd (col);
 740              		.loc 1 589 5 view .LVU177
 741 0008 C8B2     		uxtb	r0, r1
 742              	.LVL61:
 743              		.loc 1 589 5 is_stmt 0 view .LVU178
 744 000a FFF7FEFF 		bl	lcd_send_cmd
 745              	.LVL62:
 590:Core/Src/main.c **** }
 746              		.loc 1 590 1 view .LVU179
 747 000e 08BD     		pop	{r3, pc}
 748              	.LVL63:
 749              	.L48:
 583:Core/Src/main.c ****             break;
 750              		.loc 1 583 13 is_stmt 1 view .LVU180
 583:Core/Src/main.c ****             break;
 751              		.loc 1 583 17 is_stmt 0 view .LVU181
 752 0010 41F08001 		orr	r1, r1, #128
 753              	.LVL64:
 584:Core/Src/main.c ****         case 1:
 754              		.loc 1 584 13 is_stmt 1 view .LVU182
 755 0014 F8E7     		b	.L50
 756              	.L49:
 586:Core/Src/main.c ****             break;
 757              		.loc 1 586 13 view .LVU183
 586:Core/Src/main.c ****             break;
 758              		.loc 1 586 17 is_stmt 0 view .LVU184
 759 0016 41F0C001 		orr	r1, r1, #192
 760              	.LVL65:
 587:Core/Src/main.c ****     }
 761              		.loc 1 587 13 is_stmt 1 view .LVU185
 762 001a F5E7     		b	.L50
 763              		.cfi_endproc
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 27


 764              	.LFE960:
 766              		.section	.text.lcd_init,"ax",%progbits
 767              		.align	1
 768              		.global	lcd_init
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	lcd_init:
 774              	.LFB961:
 591:Core/Src/main.c **** 
 592:Core/Src/main.c **** void lcd_init (void)
 593:Core/Src/main.c **** {
 775              		.loc 1 593 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 0
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779 0000 08B5     		push	{r3, lr}
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 594:Core/Src/main.c ****     //4 bit initialisation
 595:Core/Src/main.c ****     HAL_Delay(500);  // wait for >40ms
 783              		.loc 1 595 5 view .LVU187
 784 0002 4FF4FA70 		mov	r0, #500
 785 0006 FFF7FEFF 		bl	HAL_Delay
 786              	.LVL66:
 596:Core/Src/main.c ****     lcd_send_cmd (0x30);
 787              		.loc 1 596 5 view .LVU188
 788 000a 3020     		movs	r0, #48
 789 000c FFF7FEFF 		bl	lcd_send_cmd
 790              	.LVL67:
 597:Core/Src/main.c ****     HAL_Delay(5);  // wait for >4.1ms
 791              		.loc 1 597 5 view .LVU189
 792 0010 0520     		movs	r0, #5
 793 0012 FFF7FEFF 		bl	HAL_Delay
 794              	.LVL68:
 598:Core/Src/main.c ****     lcd_send_cmd (0x30);
 795              		.loc 1 598 5 view .LVU190
 796 0016 3020     		movs	r0, #48
 797 0018 FFF7FEFF 		bl	lcd_send_cmd
 798              	.LVL69:
 599:Core/Src/main.c ****     HAL_Delay(1);  // wait for >100us
 799              		.loc 1 599 5 view .LVU191
 800 001c 0120     		movs	r0, #1
 801 001e FFF7FEFF 		bl	HAL_Delay
 802              	.LVL70:
 600:Core/Src/main.c ****     lcd_send_cmd (0x30);
 803              		.loc 1 600 5 view .LVU192
 804 0022 3020     		movs	r0, #48
 805 0024 FFF7FEFF 		bl	lcd_send_cmd
 806              	.LVL71:
 601:Core/Src/main.c ****     HAL_Delay(10);
 807              		.loc 1 601 5 view .LVU193
 808 0028 0A20     		movs	r0, #10
 809 002a FFF7FEFF 		bl	HAL_Delay
 810              	.LVL72:
 602:Core/Src/main.c ****     lcd_send_cmd (0x20);  // 4bit mode
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 28


 811              		.loc 1 602 5 view .LVU194
 812 002e 2020     		movs	r0, #32
 813 0030 FFF7FEFF 		bl	lcd_send_cmd
 814              	.LVL73:
 603:Core/Src/main.c ****     HAL_Delay(10);
 815              		.loc 1 603 5 view .LVU195
 816 0034 0A20     		movs	r0, #10
 817 0036 FFF7FEFF 		bl	HAL_Delay
 818              	.LVL74:
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   // display initialisation
 606:Core/Src/main.c ****     lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 c
 819              		.loc 1 606 5 view .LVU196
 820 003a 2820     		movs	r0, #40
 821 003c FFF7FEFF 		bl	lcd_send_cmd
 822              	.LVL75:
 607:Core/Src/main.c ****     HAL_Delay(1);
 823              		.loc 1 607 5 view .LVU197
 824 0040 0120     		movs	r0, #1
 825 0042 FFF7FEFF 		bl	HAL_Delay
 826              	.LVL76:
 608:Core/Src/main.c ****     lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 827              		.loc 1 608 5 view .LVU198
 828 0046 0820     		movs	r0, #8
 829 0048 FFF7FEFF 		bl	lcd_send_cmd
 830              	.LVL77:
 609:Core/Src/main.c ****     HAL_Delay(1);
 831              		.loc 1 609 5 view .LVU199
 832 004c 0120     		movs	r0, #1
 833 004e FFF7FEFF 		bl	HAL_Delay
 834              	.LVL78:
 610:Core/Src/main.c ****     lcd_send_cmd (0x01);  // clear display
 835              		.loc 1 610 5 view .LVU200
 836 0052 0120     		movs	r0, #1
 837 0054 FFF7FEFF 		bl	lcd_send_cmd
 838              	.LVL79:
 611:Core/Src/main.c ****     HAL_Delay(1);
 839              		.loc 1 611 5 view .LVU201
 840 0058 0120     		movs	r0, #1
 841 005a FFF7FEFF 		bl	HAL_Delay
 842              	.LVL80:
 612:Core/Src/main.c ****     lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 843              		.loc 1 612 5 view .LVU202
 844 005e 0620     		movs	r0, #6
 845 0060 FFF7FEFF 		bl	lcd_send_cmd
 846              	.LVL81:
 613:Core/Src/main.c ****     HAL_Delay(1);
 847              		.loc 1 613 5 view .LVU203
 848 0064 0120     		movs	r0, #1
 849 0066 FFF7FEFF 		bl	HAL_Delay
 850              	.LVL82:
 614:Core/Src/main.c ****     lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last t
 851              		.loc 1 614 5 view .LVU204
 852 006a 0C20     		movs	r0, #12
 853 006c FFF7FEFF 		bl	lcd_send_cmd
 854              	.LVL83:
 615:Core/Src/main.c ****     HAL_Delay(1);
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 29


 855              		.loc 1 615 5 view .LVU205
 856 0070 0120     		movs	r0, #1
 857 0072 FFF7FEFF 		bl	HAL_Delay
 858              	.LVL84:
 616:Core/Src/main.c **** }
 859              		.loc 1 616 1 is_stmt 0 view .LVU206
 860 0076 08BD     		pop	{r3, pc}
 861              		.cfi_endproc
 862              	.LFE961:
 864              		.section	.text.lcd_send_string,"ax",%progbits
 865              		.align	1
 866              		.global	lcd_send_string
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	lcd_send_string:
 872              	.LVL85:
 873              	.LFB962:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c **** void lcd_send_string (char *str)
 619:Core/Src/main.c **** {
 874              		.loc 1 619 1 is_stmt 1 view -0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 0
 877              		@ frame_needed = 0, uses_anonymous_args = 0
 878              		.loc 1 619 1 is_stmt 0 view .LVU208
 879 0000 38B5     		push	{r3, r4, r5, lr}
 880              		.cfi_def_cfa_offset 16
 881              		.cfi_offset 3, -16
 882              		.cfi_offset 4, -12
 883              		.cfi_offset 5, -8
 884              		.cfi_offset 14, -4
 885 0002 0546     		mov	r5, r0
 620:Core/Src/main.c ****   int i = 0;
 886              		.loc 1 620 3 is_stmt 1 view .LVU209
 887              	.LVL86:
 621:Core/Src/main.c **** 
 622:Core/Src/main.c **** 	while (i < strlen(str))
 888              		.loc 1 622 2 view .LVU210
 620:Core/Src/main.c ****   int i = 0;
 889              		.loc 1 620 7 is_stmt 0 view .LVU211
 890 0004 0024     		movs	r4, #0
 891              		.loc 1 622 8 view .LVU212
 892 0006 06E0     		b	.L55
 893              	.LVL87:
 894              	.L56:
 623:Core/Src/main.c ****   {
 624:Core/Src/main.c ****     lcd_send_data (str[i]);
 895              		.loc 1 624 5 is_stmt 1 view .LVU213
 896 0008 285D     		ldrb	r0, [r5, r4]	@ zero_extendqisi2
 897 000a FFF7FEFF 		bl	lcd_send_data
 898              	.LVL88:
 625:Core/Src/main.c ****     HAL_Delay(1);
 899              		.loc 1 625 5 view .LVU214
 900 000e 0120     		movs	r0, #1
 901 0010 FFF7FEFF 		bl	HAL_Delay
 902              	.LVL89:
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 30


 626:Core/Src/main.c ****     i++;
 903              		.loc 1 626 5 view .LVU215
 904              		.loc 1 626 6 is_stmt 0 view .LVU216
 905 0014 0134     		adds	r4, r4, #1
 906              	.LVL90:
 907              	.L55:
 622:Core/Src/main.c ****   {
 908              		.loc 1 622 11 is_stmt 1 view .LVU217
 622:Core/Src/main.c ****   {
 909              		.loc 1 622 13 is_stmt 0 view .LVU218
 910 0016 2846     		mov	r0, r5
 911 0018 FFF7FEFF 		bl	strlen
 912              	.LVL91:
 622:Core/Src/main.c ****   {
 913              		.loc 1 622 11 view .LVU219
 914 001c A042     		cmp	r0, r4
 915 001e F3D8     		bhi	.L56
 627:Core/Src/main.c ****   }
 628:Core/Src/main.c **** }
 916              		.loc 1 628 1 view .LVU220
 917 0020 38BD     		pop	{r3, r4, r5, pc}
 918              		.loc 1 628 1 view .LVU221
 919              		.cfi_endproc
 920              	.LFE962:
 922              		.section	.text.lcd_clear,"ax",%progbits
 923              		.align	1
 924              		.global	lcd_clear
 925              		.syntax unified
 926              		.thumb
 927              		.thumb_func
 929              	lcd_clear:
 930              	.LFB963:
 629:Core/Src/main.c **** 
 630:Core/Src/main.c **** void lcd_clear (void)
 631:Core/Src/main.c **** {
 931              		.loc 1 631 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935 0000 08B5     		push	{r3, lr}
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
 632:Core/Src/main.c **** 	lcd_send_cmd(0x01);
 939              		.loc 1 632 2 view .LVU223
 940 0002 0120     		movs	r0, #1
 941 0004 FFF7FEFF 		bl	lcd_send_cmd
 942              	.LVL92:
 633:Core/Src/main.c **** 	HAL_Delay(2);
 943              		.loc 1 633 2 view .LVU224
 944 0008 0220     		movs	r0, #2
 945 000a FFF7FEFF 		bl	HAL_Delay
 946              	.LVL93:
 634:Core/Src/main.c **** }
 947              		.loc 1 634 1 is_stmt 0 view .LVU225
 948 000e 08BD     		pop	{r3, pc}
 949              		.cfi_endproc
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 31


 950              	.LFE963:
 952              		.section	.text.delay,"ax",%progbits
 953              		.align	1
 954              		.global	delay
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	delay:
 960              	.LVL94:
 961              	.LFB964:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** void delay (uint16_t us)
 637:Core/Src/main.c **** {
 962              		.loc 1 637 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 638:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim1, 0);
 967              		.loc 1 638 3 view .LVU227
 968 0000 034B     		ldr	r3, .L62
 969 0002 1A68     		ldr	r2, [r3]
 970 0004 0023     		movs	r3, #0
 971 0006 5362     		str	r3, [r2, #36]
 639:Core/Src/main.c ****   while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 972              		.loc 1 639 3 view .LVU228
 973              	.L61:
 974              		.loc 1 639 40 discriminator 1 view .LVU229
 975              		.loc 1 639 10 is_stmt 0 discriminator 1 view .LVU230
 976 0008 536A     		ldr	r3, [r2, #36]
 977              		.loc 1 639 40 discriminator 1 view .LVU231
 978 000a 8342     		cmp	r3, r0
 979 000c FCD3     		bcc	.L61
 640:Core/Src/main.c **** }
 980              		.loc 1 640 1 view .LVU232
 981 000e 7047     		bx	lr
 982              	.L63:
 983              		.align	2
 984              	.L62:
 985 0010 00000000 		.word	htim1
 986              		.cfi_endproc
 987              	.LFE964:
 989              		.section	.text.convertASCIItoInt,"ax",%progbits
 990              		.align	1
 991              		.global	convertASCIItoInt
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 996              	convertASCIItoInt:
 997              	.LVL95:
 998              	.LFB965:
 641:Core/Src/main.c **** 
 642:Core/Src/main.c **** int convertASCIItoInt(char one, char two)
 643:Core/Src/main.c **** {
 999              		.loc 1 643 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 32


 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 644:Core/Src/main.c ****   int digit1 = one - '0';
 1004              		.loc 1 644 3 view .LVU234
 1005              		.loc 1 644 7 is_stmt 0 view .LVU235
 1006 0000 A0F13003 		sub	r3, r0, #48
 1007              	.LVL96:
 645:Core/Src/main.c ****   int digit2 = two - '0';
 1008              		.loc 1 645 3 is_stmt 1 view .LVU236
 1009              		.loc 1 645 7 is_stmt 0 view .LVU237
 1010 0004 3039     		subs	r1, r1, #48
 1011              	.LVL97:
 646:Core/Src/main.c ****   int result = digit1 * 10 + digit2;
 1012              		.loc 1 646 3 is_stmt 1 view .LVU238
 1013              		.loc 1 646 23 is_stmt 0 view .LVU239
 1014 0006 03EB8303 		add	r3, r3, r3, lsl #2
 1015              	.LVL98:
 647:Core/Src/main.c ****   return result;
 1016              		.loc 1 647 3 is_stmt 1 view .LVU240
 648:Core/Src/main.c **** }
 1017              		.loc 1 648 1 is_stmt 0 view .LVU241
 1018 000a 01EB4300 		add	r0, r1, r3, lsl #1
 1019              	.LVL99:
 1020              		.loc 1 648 1 view .LVU242
 1021 000e 7047     		bx	lr
 1022              		.cfi_endproc
 1023              	.LFE965:
 1025              		.section	.text.HAL_RTC_AlarmAEventCallback,"ax",%progbits
 1026              		.align	1
 1027              		.global	HAL_RTC_AlarmAEventCallback
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1032              	HAL_RTC_AlarmAEventCallback:
 1033              	.LVL100:
 1034              	.LFB966:
 649:Core/Src/main.c **** 
 650:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) 
 651:Core/Src/main.c **** {
 1035              		.loc 1 651 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 652:Core/Src/main.c ****     state = 0b00010000; // enter alarm state
 1040              		.loc 1 652 5 view .LVU244
 1041              		.loc 1 652 11 is_stmt 0 view .LVU245
 1042 0000 034B     		ldr	r3, .L66
 1043 0002 1022     		movs	r2, #16
 1044 0004 1A60     		str	r2, [r3]
 653:Core/Src/main.c ****     i = 0;
 1045              		.loc 1 653 5 is_stmt 1 view .LVU246
 1046              		.loc 1 653 7 is_stmt 0 view .LVU247
 1047 0006 034B     		ldr	r3, .L66+4
 1048 0008 0022     		movs	r2, #0
 1049 000a 1A60     		str	r2, [r3]
 654:Core/Src/main.c **** }
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 33


 1050              		.loc 1 654 1 view .LVU248
 1051 000c 7047     		bx	lr
 1052              	.L67:
 1053 000e 00BF     		.align	2
 1054              	.L66:
 1055 0010 00000000 		.word	state
 1056 0014 00000000 		.word	i
 1057              		.cfi_endproc
 1058              	.LFE966:
 1060              		.section	.text.Error_Handler,"ax",%progbits
 1061              		.align	1
 1062              		.global	Error_Handler
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	Error_Handler:
 1068              	.LFB967:
 655:Core/Src/main.c **** 
 656:Core/Src/main.c **** /* USER CODE END 4 */
 657:Core/Src/main.c **** 
 658:Core/Src/main.c **** /**
 659:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 660:Core/Src/main.c ****   * @retval None
 661:Core/Src/main.c ****   */
 662:Core/Src/main.c **** void Error_Handler(void)
 663:Core/Src/main.c **** {
 1069              		.loc 1 663 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ Volatile: function does not return.
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 664:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 665:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 666:Core/Src/main.c ****   __disable_irq();
 1075              		.loc 1 666 3 view .LVU250
 1076              	.LBB7:
 1077              	.LBI7:
 1078              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 34


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 35


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 36


 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 37


 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1079              		.loc 2 207 27 view .LVU251
 1080              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1081              		.loc 2 209 3 view .LVU252
 1082              		.syntax unified
 1083              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1084 0000 72B6     		cpsid i
 1085              	@ 0 "" 2
 1086              		.thumb
 1087              		.syntax unified
 1088              	.L69:
 1089              	.LBE8:
 1090              	.LBE7:
 667:Core/Src/main.c ****   while (1)
 1091              		.loc 1 667 3 discriminator 1 view .LVU253
 668:Core/Src/main.c ****   {
 669:Core/Src/main.c ****   }
 1092              		.loc 1 669 3 discriminator 1 view .LVU254
 667:Core/Src/main.c ****   while (1)
 1093              		.loc 1 667 9 discriminator 1 view .LVU255
 1094 0002 FEE7     		b	.L69
 1095              		.cfi_endproc
 1096              	.LFE967:
 1098              		.section	.text.SystemClock_Config,"ax",%progbits
 1099              		.align	1
 1100              		.global	SystemClock_Config
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	SystemClock_Config:
 1106              	.LFB954:
 339:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1107              		.loc 1 339 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 104
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
 1111 0000 30B5     		push	{r4, r5, lr}
 1112              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 38


 1113              		.cfi_offset 4, -12
 1114              		.cfi_offset 5, -8
 1115              		.cfi_offset 14, -4
 1116 0002 9BB0     		sub	sp, sp, #108
 1117              		.cfi_def_cfa_offset 120
 340:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1118              		.loc 1 340 3 view .LVU257
 340:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1119              		.loc 1 340 22 is_stmt 0 view .LVU258
 1120 0004 4822     		movs	r2, #72
 1121 0006 0021     		movs	r1, #0
 1122 0008 08A8     		add	r0, sp, #32
 1123 000a FFF7FEFF 		bl	memset
 1124              	.LVL101:
 341:Core/Src/main.c **** 
 1125              		.loc 1 341 3 is_stmt 1 view .LVU259
 341:Core/Src/main.c **** 
 1126              		.loc 1 341 22 is_stmt 0 view .LVU260
 1127 000e 0024     		movs	r4, #0
 1128 0010 0194     		str	r4, [sp, #4]
 1129 0012 0294     		str	r4, [sp, #8]
 1130 0014 0394     		str	r4, [sp, #12]
 1131 0016 0494     		str	r4, [sp, #16]
 1132 0018 0594     		str	r4, [sp, #20]
 1133 001a 0694     		str	r4, [sp, #24]
 1134 001c 0794     		str	r4, [sp, #28]
 345:Core/Src/main.c **** 
 1135              		.loc 1 345 3 is_stmt 1 view .LVU261
 1136 001e 4FF0B045 		mov	r5, #1476395008
 1137 0022 EB68     		ldr	r3, [r5, #12]
 1138 0024 23F07003 		bic	r3, r3, #112
 1139 0028 EB60     		str	r3, [r5, #12]
 349:Core/Src/main.c **** 
 1140              		.loc 1 349 3 view .LVU262
 1141 002a EB68     		ldr	r3, [r5, #12]
 1142 002c 23F00303 		bic	r3, r3, #3
 1143 0030 43F00103 		orr	r3, r3, #1
 1144 0034 EB60     		str	r3, [r5, #12]
 353:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1145              		.loc 1 353 3 view .LVU263
 1146 0036 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1147              	.LVL102:
 354:Core/Src/main.c **** 
 1148              		.loc 1 354 3 view .LVU264
 1149              	.LBB9:
 1150              	.LBI9:
 1151              		.file 3 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @file    stm32wbxx_ll_rcc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * All rights reserved.
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 39


  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifndef STM32WBxx_LL_RCC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define STM32WBxx_LL_RCC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 40


  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK4_Frequency;          /*!< HCLK4 clock frequency  */
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK5_Frequency;          /*!< HCLK5 clock frequency  */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *           HW set-up.
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSE_VALUE */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI_VALUE */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB5Mxx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32774U     /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #else
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB5Mxx */
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSE_VALUE */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 41


 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSI_VALUE */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI48_VALUE */
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI1RDYC               RCC_CICR_LSI1RDYC    /*!< LSI1 Ready Interrupt Clear    
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI2RDYC               RCC_CICR_LSI2RDYC    /*!< LSI1 Ready Interrupt Clear    
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear     
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear     
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear     
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear     
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear     
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear   
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI1RDYF               RCC_CIFR_LSI1RDYF    /*!< LSI1 Ready Interrupt flag     
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI2RDYF               RCC_CIFR_LSI2RDYF    /*!< LSI2 Ready Interrupt flag     
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag      
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag      
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag      
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag      
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag      
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag    
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag  
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag          
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag                
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag                
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 42


 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag           
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag    
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag                
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI1RDYIE              RCC_CIER_LSI1RDYIE     /*!< LSI1 Ready Interrupt Enable 
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI2RDYIE              RCC_CIER_LSI2RDYIE     /*!< LSI Ready Interrupt Enable  
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable  
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable  
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable  
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable  
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable  
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  /*!< PLLSAI1 Ready Interrupt Enab
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable    
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 43


 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_CURRENT_CONTROL  HSE current control max limits
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_0            0x000000000U                                            
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_1            RCC_HSECR_HSEGMC0                                       
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_2            RCC_HSECR_HSEGMC1                                       
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_3            (RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0)                   
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_4            RCC_HSECR_HSEGMC2                                       
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_5            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC0)                   
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_6            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1)                   
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_7            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) 
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_SENSE_AMPLIFIER  HSE sense amplifier threshold
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_1_2         (0x000000000U)        /*!< HSE sense amplifier bias curr
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_3_4         RCC_HSECR_HSES        /*!< HSE sense amplifier bias curr
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U                       /*!< MSI selection as 
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0                     /*!< HSI selection as 
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1                     /*!< HSE selection as 
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   /*!< PLL selection as 
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U                       /*!< MSI used as syste
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0                    /*!< HSI used as syste
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1                    /*!< HSE used as syste
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< PLL used as syste
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 44


 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RF_CLKSOURCE_STATUS  RF system clock switch status
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSI            0x00000000U        /*!< HSI used as RF system clock     
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSE_DIV2       RCC_EXTCFGR_RFCSS  /*!< HSE divided by 2 used as RF syst
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0                                         
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1                                         
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                     
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                     
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                             
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                                        
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)                   
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)                   
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                                             
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                                        
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)                   
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)                   
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 45


 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                   /*!< MCO o
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                             /*!< SYSCL
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                             /*!< MSI s
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)        /*!< HSI s
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                             /*!< HSE a
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)         /*!< Main 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI1             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)         /*!< LSI1 
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI2             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                             /*!< LSE s
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_3)         /*!< HSI48
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB  (RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3)         /*!< HSE b
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                               /*!< MCO not d
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                         /*!< MCO divid
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                         /*!< MCO divid
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)   /*!< MCO divid
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                         /*!< MCO divid
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE  SMPS clock switch
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSI           0x00000000U             /*!< HSI selection as SMPS cloc
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_MSI           RCC_SMPSCR_SMPSSEL_0    /*!< MSI selection as SMPS cloc
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSE           RCC_SMPSCR_SMPSSEL_1    /*!< HSE selection as SMPS cloc
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE_STATUS  SMPS clock switch status
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSI       0x00000000U                                   /*!< H
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_MSI       RCC_SMPSCR_SMPSSWS_0                          /*!< M
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSE       RCC_SMPSCR_SMPSSWS_1                          /*!< H
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 46


 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK  (RCC_SMPSCR_SMPSSWS_0|RCC_SMPSCR_SMPSSWS_1)   /*!< N
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_DIV  SMPS prescaler
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @{
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_0                  (0x00000000U)                                     /*!< S
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_1                  RCC_SMPSCR_SMPSDIV_0                              /*!< S
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_2                  RCC_SMPSCR_SMPSDIV_1                              /*!< S
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_3                  (RCC_SMPSCR_SMPSDIV_0|RCC_SMPSCR_SMPSDIV_1)       /*!< S
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @}
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_SMPS_SUPPORT */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USART1 CLKSOURCE
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      0x00000000U                /*!< PCLK2 selected as USART1
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     RCC_CCIPR_USART1SEL_0      /*!< SYSCLK selected as USART
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        RCC_CCIPR_USART1SEL_1      /*!< HSI selected as USART1 c
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        RCC_CCIPR_USART1SEL        /*!< LSE selected as USART1 c
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 47


 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(I2C3)
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* I2C3 */
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE SAI1 CLKSOURCE
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      0x00000000U            /*!< PLLSAI1 selected as SAI1 clo
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0    /*!< PLL selected as SAI1 clock  
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          RCC_CCIPR_SAI1SEL_1    /*!< HSI selected as SAI1 clock  
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL      /*!< External input selected as S
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48_CLKSOURCE CLK48 CLKSOURCE
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_HSI48       0x00000000U           /*!< HSI48 selected as CLK48 clock
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLLSAI1     RCC_CCIPR_CLK48SEL_0  /*!< PLLSAI1 selected as CLK48 clo
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLL         RCC_CCIPR_CLK48SEL_1  /*!< PLL selected as CLK48 clock  
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_MSI         RCC_CCIPR_CLK48SEL    /*!< MSI selected as CLK48 clock  
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE USB CLKSOURCE
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 48


 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         LL_RCC_CLK48_CLKSOURCE_HSI48    /*!< HSI48 selected as U
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI1       LL_RCC_CLK48_CLKSOURCE_PLLSAI1  /*!< PLLSAI1 selected as
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           LL_RCC_CLK48_CLKSOURCE_PLL      /*!< PLL selected as USB
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_MSI           LL_RCC_CLK48_CLKSOURCE_MSI      /*!< MSI selected as USB
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI1          RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 selected as ADC clock
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #elif defined (STM32WB15xx) || defined(STM32WB1Mxx)
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock    
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock    
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock 
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_CLK48            0x00000000U        /*!< CLK48 divided by 3 selected a
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as ADC clock    
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as ADC clock    
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 USART1
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 I2C1
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 49


 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 LPTIM1
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1 SAI1
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL   /*!< SAI1 clock source selection bit
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48 CLK48
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE             RCC_CCIPR_CLK48SEL  /*!< CLK48 clock source selection bi
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB USB
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CLK48_CLKSOURCE  /*!< USB clock source selection 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 50


 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RFWKP_CLKSOURCE  RF Wakeup clock source selection
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_NONE          0x00000000U                 /*!< No clock used as RF W
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSE           RCC_CSR_RFWKPSEL_0          /*!< LSE oscillator clock 
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB15xx) || defined(STM32WB10xx)
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSI           RCC_CSR_RFWKPSEL_1          /*!< LSI oscillator clock 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB15xx || STM32WB10xx */
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024   RCC_CSR_RFWKPSEL            /*!< HSE oscillator clock 
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL and PLLSAI1 entry clock source
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U                                    /*!< No c
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0                           /*!< MSI 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1                           /*!< HSI 
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL and PLLSAI1 division factor
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL and
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL and
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL and
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL and
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL and
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL and
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 51


 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 52


 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1Q  PLLSAI1 division factor (PLLQ)
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_2              (RCC_PLLSAI1CFGR_PLLQ_0)                                
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_3              (RCC_PLLSAI1CFGR_PLLQ_1)                                
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0)       
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_5              (RCC_PLLSAI1CFGR_PLLQ_2)                                
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_0)       
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_7              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1)       
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1 | RCC_P
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1P  PLLSAI1 division factor (PLLP)
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_2                  (RCC_PLLSAI1CFGR_PLLP_0)                            
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_3                  (RCC_PLLSAI1CFGR_PLLP_1)                            
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_4                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1)     
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_5                  (RCC_PLLSAI1CFGR_PLLP_2)                            
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_6                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2)     
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7                  (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2)     
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_8                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_9                  (RCC_PLLSAI1CFGR_PLLP_3)                            
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_10                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3)     
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_11                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3)     
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_12                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_13                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)     
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_14                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_15                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_16                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17                 (RCC_PLLSAI1CFGR_PLLP_4)                            
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_18                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_4)     
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_19                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4)     
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_20                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_21                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)     
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_22                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_23                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_24                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_25                 (RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)     
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_26                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_27                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_28                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_29                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_30                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_31                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_32                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 53


 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1R  PLLSAI1 division factor (PLLR)
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_2              (RCC_PLLSAI1CFGR_PLLR_0)                                
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_3              (RCC_PLLSAI1CFGR_PLLR_1)                                
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0)       
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_5              (RCC_PLLSAI1CFGR_PLLR_2)                                
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_0)       
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_7              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1)       
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1 | RCC_P
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be read
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Register value
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 54


 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                                 (((__PLLR__) >> RCC
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on SAI domain
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 55


 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 56


 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on 48M domain
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1PCLK frequency used for SAI domain
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 57


1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLP_Pos) + 1U))
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1QCLK frequency used on 48M domain
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 58


1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLQ_Pos) + 1U))
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1RCLK frequency used on ADC domain
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLR_Pos) + 1U))
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 59


1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTabl
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                     & RCC_CFGR_HPRE) >>  RCC_CFGR_H
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_C2HPRE) >>  RCC_
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK4 frequency
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __AHB4PRESCALER__ This parameter can be one of the following values:
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK4 clock frequency (in Hz)
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK4_FREQ(__SYSCLKFREQ__, __AHB4PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_SHDHPRE) >>  RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 60


1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE1_Msk) >>  RCC_CF
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE2_Msk) >>  RCC_CF
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange()
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) MSIRangeTable[((__MSIRANGE__)\
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                             & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRAN
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 61


1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 62


1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE clock control register is locked or not
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR           UNLOCKED        LL_RCC_HSE_IsClockControlLocked
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsClockControlLocked(void)
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECR, RCC_HSECR_UNLOCKED) != (RCC_HSECR_UNLOCKED)) ? 1UL : 0UL);
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE capacitor tuning
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 63
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE capacitor tuning
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_GetCapacitorTuning
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 63
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCapacitorTuning(void)
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSETUNE) >> RCC_HSECR_HSETUNE_Pos);
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE current control
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_SetCurrentControl
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CurrentMax This parameter can be one of the following values:
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 63


1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSEGMC, CurrentMax);
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_GetCurrentControl
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCurrentControl(void)
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSEGMC));
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE sense amplifier threshold
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_SetSenseAmplifier
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SenseAmplifier This parameter can be one of the following values:
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetSenseAmplifier(uint32_t SenseAmplifier)
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSES, SenseAmplifier);
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_GetSenseAmplifier
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetSenseAmplifier(void)
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSES));
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 64


1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 65


1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 66


1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI48
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI48
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 67


1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 68


1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
 1152              		.loc 3 1679 22 view .LVU265
 1153              	.LBB10:
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 1154              		.loc 3 1681 3 view .LVU266
 1155 003a D5F89030 		ldr	r3, [r5, #144]
 1156 003e 23F01803 		bic	r3, r3, #24
 1157 0042 C5F89030 		str	r3, [r5, #144]
 1158              	.LVL103:
 1159              		.loc 3 1681 3 is_stmt 0 view .LVU267
 1160              	.LBE10:
 1161              	.LBE9:
 358:Core/Src/main.c **** 
 1162              		.loc 1 358 3 is_stmt 1 view .LVU268
 1163              	.LBB11:
 358:Core/Src/main.c **** 
 1164              		.loc 1 358 3 view .LVU269
 358:Core/Src/main.c **** 
 1165              		.loc 1 358 3 view .LVU270
 1166 0046 1D4A     		ldr	r2, .L76
 1167 0048 1368     		ldr	r3, [r2]
 1168 004a 23F4C063 		bic	r3, r3, #1536
 1169 004e 43F40073 		orr	r3, r3, #512
 1170 0052 1360     		str	r3, [r2]
 358:Core/Src/main.c **** 
 1171              		.loc 1 358 3 view .LVU271
 1172 0054 1368     		ldr	r3, [r2]
 1173 0056 03F4C063 		and	r3, r3, #1536
 1174 005a 0093     		str	r3, [sp]
 358:Core/Src/main.c **** 
 1175              		.loc 1 358 3 view .LVU272
 1176 005c 009B     		ldr	r3, [sp]
 1177              	.LBE11:
 358:Core/Src/main.c **** 
 1178              		.loc 1 358 3 view .LVU273
 363:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 1179              		.loc 1 363 3 view .LVU274
 363:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 1180              		.loc 1 363 36 is_stmt 0 view .LVU275
 1181 005e 2F23     		movs	r3, #47
 1182 0060 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 69


 366:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1183              		.loc 1 366 3 is_stmt 1 view .LVU276
 366:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1184              		.loc 1 366 30 is_stmt 0 view .LVU277
 1185 0062 4FF48033 		mov	r3, #65536
 1186 0066 0993     		str	r3, [sp, #36]
 367:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1187              		.loc 1 367 3 is_stmt 1 view .LVU278
 367:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1188              		.loc 1 367 30 is_stmt 0 view .LVU279
 1189 0068 0123     		movs	r3, #1
 1190 006a 0A93     		str	r3, [sp, #40]
 368:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1191              		.loc 1 368 3 is_stmt 1 view .LVU280
 368:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1192              		.loc 1 368 30 is_stmt 0 view .LVU281
 1193 006c 4FF48072 		mov	r2, #256
 1194 0070 0B92     		str	r2, [sp, #44]
 369:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1195              		.loc 1 369 3 is_stmt 1 view .LVU282
 369:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1196              		.loc 1 369 30 is_stmt 0 view .LVU283
 1197 0072 0F93     		str	r3, [sp, #60]
 370:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1198              		.loc 1 370 3 is_stmt 1 view .LVU284
 370:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1199              		.loc 1 370 41 is_stmt 0 view .LVU285
 1200 0074 4023     		movs	r3, #64
 1201 0076 0C93     		str	r3, [sp, #48]
 371:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1202              		.loc 1 371 3 is_stmt 1 view .LVU286
 371:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1203              		.loc 1 371 41 is_stmt 0 view .LVU287
 1204 0078 1094     		str	r4, [sp, #64]
 372:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1205              		.loc 1 372 3 is_stmt 1 view .LVU288
 372:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1206              		.loc 1 372 35 is_stmt 0 view .LVU289
 1207 007a 6023     		movs	r3, #96
 1208 007c 1193     		str	r3, [sp, #68]
 373:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1209              		.loc 1 373 3 is_stmt 1 view .LVU290
 373:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1210              		.loc 1 373 30 is_stmt 0 view .LVU291
 1211 007e 0523     		movs	r3, #5
 1212 0080 0D93     		str	r3, [sp, #52]
 374:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1213              		.loc 1 374 3 is_stmt 1 view .LVU292
 374:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1214              		.loc 1 374 34 is_stmt 0 view .LVU293
 1215 0082 1394     		str	r4, [sp, #76]
 375:Core/Src/main.c ****   {
 1216              		.loc 1 375 3 is_stmt 1 view .LVU294
 375:Core/Src/main.c ****   {
 1217              		.loc 1 375 7 is_stmt 0 view .LVU295
 1218 0084 08A8     		add	r0, sp, #32
 1219 0086 FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 70


 1220              	.LVL104:
 375:Core/Src/main.c ****   {
 1221              		.loc 1 375 6 view .LVU296
 1222 008a 90B9     		cbnz	r0, .L74
 382:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 1223              		.loc 1 382 3 is_stmt 1 view .LVU297
 382:Core/Src/main.c ****                               |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 1224              		.loc 1 382 31 is_stmt 0 view .LVU298
 1225 008c 6F23     		movs	r3, #111
 1226 008e 0193     		str	r3, [sp, #4]
 385:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1227              		.loc 1 385 3 is_stmt 1 view .LVU299
 385:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1228              		.loc 1 385 34 is_stmt 0 view .LVU300
 1229 0090 0223     		movs	r3, #2
 1230 0092 0293     		str	r3, [sp, #8]
 386:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1231              		.loc 1 386 3 is_stmt 1 view .LVU301
 386:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1232              		.loc 1 386 35 is_stmt 0 view .LVU302
 1233 0094 0023     		movs	r3, #0
 1234 0096 0393     		str	r3, [sp, #12]
 387:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1235              		.loc 1 387 3 is_stmt 1 view .LVU303
 387:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1236              		.loc 1 387 36 is_stmt 0 view .LVU304
 1237 0098 0493     		str	r3, [sp, #16]
 388:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 1238              		.loc 1 388 3 is_stmt 1 view .LVU305
 388:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 1239              		.loc 1 388 36 is_stmt 0 view .LVU306
 1240 009a 0593     		str	r3, [sp, #20]
 389:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 1241              		.loc 1 389 3 is_stmt 1 view .LVU307
 389:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 1242              		.loc 1 389 36 is_stmt 0 view .LVU308
 1243 009c 0693     		str	r3, [sp, #24]
 390:Core/Src/main.c **** 
 1244              		.loc 1 390 3 is_stmt 1 view .LVU309
 390:Core/Src/main.c **** 
 1245              		.loc 1 390 36 is_stmt 0 view .LVU310
 1246 009e 0793     		str	r3, [sp, #28]
 392:Core/Src/main.c ****   {
 1247              		.loc 1 392 3 is_stmt 1 view .LVU311
 392:Core/Src/main.c ****   {
 1248              		.loc 1 392 7 is_stmt 0 view .LVU312
 1249 00a0 0121     		movs	r1, #1
 1250 00a2 01A8     		add	r0, sp, #4
 1251 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1252              	.LVL105:
 392:Core/Src/main.c ****   {
 1253              		.loc 1 392 6 view .LVU313
 1254 00a8 28B9     		cbnz	r0, .L75
 399:Core/Src/main.c **** }
 1255              		.loc 1 399 3 is_stmt 1 view .LVU314
 1256 00aa FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1257              	.LVL106:
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 71


 400:Core/Src/main.c **** 
 1258              		.loc 1 400 1 is_stmt 0 view .LVU315
 1259 00ae 1BB0     		add	sp, sp, #108
 1260              		.cfi_remember_state
 1261              		.cfi_def_cfa_offset 12
 1262              		@ sp needed
 1263 00b0 30BD     		pop	{r4, r5, pc}
 1264              	.L74:
 1265              		.cfi_restore_state
 377:Core/Src/main.c ****   }
 1266              		.loc 1 377 5 is_stmt 1 view .LVU316
 1267 00b2 FFF7FEFF 		bl	Error_Handler
 1268              	.LVL107:
 1269              	.L75:
 394:Core/Src/main.c ****   }
 1270              		.loc 1 394 5 view .LVU317
 1271 00b6 FFF7FEFF 		bl	Error_Handler
 1272              	.LVL108:
 1273              	.L77:
 1274 00ba 00BF     		.align	2
 1275              	.L76:
 1276 00bc 00040058 		.word	1476396032
 1277              		.cfi_endproc
 1278              	.LFE954:
 1280              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1281              		.align	1
 1282              		.global	PeriphCommonClock_Config
 1283              		.syntax unified
 1284              		.thumb
 1285              		.thumb_func
 1287              	PeriphCommonClock_Config:
 1288              	.LFB955:
 407:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1289              		.loc 1 407 1 view -0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 80
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293 0000 00B5     		push	{lr}
 1294              		.cfi_def_cfa_offset 4
 1295              		.cfi_offset 14, -4
 1296 0002 95B0     		sub	sp, sp, #84
 1297              		.cfi_def_cfa_offset 88
 408:Core/Src/main.c **** 
 1298              		.loc 1 408 3 view .LVU319
 408:Core/Src/main.c **** 
 1299              		.loc 1 408 28 is_stmt 0 view .LVU320
 1300 0004 5022     		movs	r2, #80
 1301 0006 0021     		movs	r1, #0
 1302 0008 6846     		mov	r0, sp
 1303 000a FFF7FEFF 		bl	memset
 1304              	.LVL109:
 412:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 1305              		.loc 1 412 3 is_stmt 1 view .LVU321
 412:Core/Src/main.c ****   PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 1306              		.loc 1 412 44 is_stmt 0 view .LVU322
 1307 000e 4FF40053 		mov	r3, #8192
 1308 0012 0093     		str	r3, [sp]
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 72


 413:Core/Src/main.c ****   PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 1309              		.loc 1 413 3 is_stmt 1 view .LVU323
 414:Core/Src/main.c **** 
 1310              		.loc 1 414 3 view .LVU324
 416:Core/Src/main.c ****   {
 1311              		.loc 1 416 3 view .LVU325
 416:Core/Src/main.c ****   {
 1312              		.loc 1 416 7 is_stmt 0 view .LVU326
 1313 0014 6846     		mov	r0, sp
 1314 0016 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1315              	.LVL110:
 416:Core/Src/main.c ****   {
 1316              		.loc 1 416 6 view .LVU327
 1317 001a 10B9     		cbnz	r0, .L81
 423:Core/Src/main.c **** 
 1318              		.loc 1 423 1 view .LVU328
 1319 001c 15B0     		add	sp, sp, #84
 1320              		.cfi_remember_state
 1321              		.cfi_def_cfa_offset 4
 1322              		@ sp needed
 1323 001e 5DF804FB 		ldr	pc, [sp], #4
 1324              	.L81:
 1325              		.cfi_restore_state
 418:Core/Src/main.c ****   }
 1326              		.loc 1 418 5 is_stmt 1 view .LVU329
 1327 0022 FFF7FEFF 		bl	Error_Handler
 1328              	.LVL111:
 1329              		.cfi_endproc
 1330              	.LFE955:
 1332              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1333              		.align	2
 1334              	.LC0:
 1335 0000 456E7465 		.ascii	"Enter Current\000"
 1335      72204375 
 1335      7272656E 
 1335      7400
 1336 000e 0000     		.align	2
 1337              	.LC1:
 1338 0010 32346872 		.ascii	"24hr:  Hr  Min\000"
 1338      3A202048 
 1338      7220204D 
 1338      696E00
 1339 001f 00       		.align	2
 1340              	.LC2:
 1341 0020 256300   		.ascii	"%c\000"
 1342 0023 00       		.align	2
 1343              	.LC3:
 1344 0024 54696D65 		.ascii	"Time: %c%cHr %c%cMin\000"
 1344      3A202563 
 1344      25634872 
 1344      20256325 
 1344      634D696E 
 1345 0039 000000   		.align	2
 1346              	.LC4:
 1347 003c 436F7272 		.ascii	"Correct? Y-1 N-2\000"
 1347      6563743F 
 1347      20592D31 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 73


 1347      204E2D32 
 1347      00
 1348 004d 000000   		.align	2
 1349              	.LC5:
 1350 0050 53657420 		.ascii	"Set Alm-1 Time-2\000"
 1350      416C6D2D 
 1350      31205469 
 1350      6D652D32 
 1350      00
 1351 0061 000000   		.align	2
 1352              	.LC6:
 1353 0064 54696D65 		.ascii	"Time:%02d.%02d.%02d %s\000"
 1353      3A253032 
 1353      642E2530 
 1353      32642E25 
 1353      30326420 
 1354 007b 00       		.align	2
 1355              	.LC7:
 1356 007c 4F4E00   		.ascii	"ON\000"
 1357 007f 00       		.align	2
 1358              	.LC8:
 1359 0080 202000   		.ascii	"  \000"
 1360 0083 00       		.align	2
 1361              	.LC9:
 1362 0084 456E7465 		.ascii	"Enter Alarm Time\000"
 1362      7220416C 
 1362      61726D20 
 1362      54696D65 
 1362      00
 1363 0095 000000   		.align	2
 1364              	.LC10:
 1365 0098 50726573 		.ascii	"Press Any Button\000"
 1365      7320416E 
 1365      79204275 
 1365      74746F6E 
 1365      00
 1366 00a9 000000   		.align	2
 1367              	.LC11:
 1368 00ac 746F2044 		.ascii	"to Disable\000"
 1368      69736162 
 1368      6C6500
 1369              		.section	.text.main,"ax",%progbits
 1370              		.align	1
 1371              		.global	main
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1376              	main:
 1377              	.LFB953:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1378              		.loc 1 89 1 view -0
 1379              		.cfi_startproc
 1380              		@ Volatile: function does not return.
 1381              		@ args = 0, pretend = 0, frame = 40
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383 0000 00B5     		push	{lr}
 1384              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 74


 1385              		.cfi_offset 14, -4
 1386 0002 8DB0     		sub	sp, sp, #52
 1387              		.cfi_def_cfa_offset 56
  91:Core/Src/main.c ****   char input[4];
 1388              		.loc 1 91 3 view .LVU331
  92:Core/Src/main.c ****   /* USER CODE END 1 */
 1389              		.loc 1 92 3 view .LVU332
  98:Core/Src/main.c **** 
 1390              		.loc 1 98 3 view .LVU333
 1391 0004 FFF7FEFF 		bl	HAL_Init
 1392              	.LVL112:
 105:Core/Src/main.c **** 
 1393              		.loc 1 105 3 view .LVU334
 1394 0008 FFF7FEFF 		bl	SystemClock_Config
 1395              	.LVL113:
 108:Core/Src/main.c **** 
 1396              		.loc 1 108 3 view .LVU335
 1397 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1398              	.LVL114:
 115:Core/Src/main.c ****   MX_USART1_UART_Init();
 1399              		.loc 1 115 3 view .LVU336
 1400 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1401              	.LVL115:
 116:Core/Src/main.c ****   MX_USB_PCD_Init();
 1402              		.loc 1 116 3 view .LVU337
 1403 0014 FFF7FEFF 		bl	MX_USART1_UART_Init
 1404              	.LVL116:
 117:Core/Src/main.c ****   MX_RTC_Init();
 1405              		.loc 1 117 3 view .LVU338
 1406 0018 FFF7FEFF 		bl	MX_USB_PCD_Init
 1407              	.LVL117:
 118:Core/Src/main.c ****   MX_TIM1_Init();
 1408              		.loc 1 118 3 view .LVU339
 1409 001c FFF7FEFF 		bl	MX_RTC_Init
 1410              	.LVL118:
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1411              		.loc 1 119 3 view .LVU340
 1412 0020 FFF7FEFF 		bl	MX_TIM1_Init
 1413              	.LVL119:
 121:Core/Src/main.c ****   HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, 1);
 1414              		.loc 1 121 3 view .LVU341
 1415 0024 0122     		movs	r2, #1
 1416 0026 0421     		movs	r1, #4
 1417 0028 4FF09040 		mov	r0, #1207959552
 1418 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1419              	.LVL120:
 122:Core/Src/main.c ****   HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, 1);
 1420              		.loc 1 122 3 view .LVU342
 1421 0030 0122     		movs	r2, #1
 1422 0032 0821     		movs	r1, #8
 1423 0034 4FF09040 		mov	r0, #1207959552
 1424 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1425              	.LVL121:
 123:Core/Src/main.c ****   HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, 1);
 1426              		.loc 1 123 3 view .LVU343
 1427 003c 0122     		movs	r2, #1
 1428 003e 1021     		movs	r1, #16
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 75


 1429 0040 4FF09040 		mov	r0, #1207959552
 1430 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1431              	.LVL122:
 124:Core/Src/main.c **** 
 1432              		.loc 1 124 3 view .LVU344
 1433 0048 0122     		movs	r2, #1
 1434 004a 2021     		movs	r1, #32
 1435 004c 4FF09040 		mov	r0, #1207959552
 1436 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1437              	.LVL123:
 126:Core/Src/main.c ****   HAL_Delay(1); 
 1438              		.loc 1 126 3 view .LVU345
 1439 0054 FFF7FEFF 		bl	lcd_init
 1440              	.LVL124:
 127:Core/Src/main.c ****   
 1441              		.loc 1 127 3 view .LVU346
 1442 0058 0120     		movs	r0, #1
 1443 005a FFF7FEFF 		bl	HAL_Delay
 1444              	.LVL125:
 129:Core/Src/main.c **** 
 1445              		.loc 1 129 3 view .LVU347
 1446 005e 4FF48071 		mov	r1, #256
 1447 0062 A048     		ldr	r0, .L137
 1448 0064 FFF7FEFF 		bl	HAL_RTC_DeactivateAlarm
 1449              	.LVL126:
 1450 0068 49E0     		b	.L83
 1451              	.L123:
 144:Core/Src/main.c ****         HAL_Delay(1); 
 1452              		.loc 1 144 9 view .LVU348
 1453 006a FFF7FEFF 		bl	lcd_clear
 1454              	.LVL127:
 145:Core/Src/main.c ****         sprintf(msg, "Enter Current");
 1455              		.loc 1 145 9 view .LVU349
 1456 006e 0120     		movs	r0, #1
 1457 0070 FFF7FEFF 		bl	HAL_Delay
 1458              	.LVL128:
 146:Core/Src/main.c ****         lcd_send_string(msg);  
 1459              		.loc 1 146 9 view .LVU350
 1460 0074 9C4B     		ldr	r3, .L137+4
 1461 0076 04AC     		add	r4, sp, #16
 1462 0078 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1463 007a 07C4     		stmia	r4!, {r0, r1, r2}
 1464 007c 2380     		strh	r3, [r4]	@ movhi
 147:Core/Src/main.c ****         lcd_put_cur(1, 0);
 1465              		.loc 1 147 9 view .LVU351
 1466 007e 04A8     		add	r0, sp, #16
 1467 0080 FFF7FEFF 		bl	lcd_send_string
 1468              	.LVL129:
 148:Core/Src/main.c ****         HAL_Delay(1); 
 1469              		.loc 1 148 9 view .LVU352
 1470 0084 0021     		movs	r1, #0
 1471 0086 0120     		movs	r0, #1
 1472 0088 FFF7FEFF 		bl	lcd_put_cur
 1473              	.LVL130:
 149:Core/Src/main.c ****         sprintf(msg, "24hr:  Hr  Min");
 1474              		.loc 1 149 9 view .LVU353
 1475 008c 0120     		movs	r0, #1
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 76


 1476 008e FFF7FEFF 		bl	HAL_Delay
 1477              	.LVL131:
 150:Core/Src/main.c ****         lcd_send_string(msg); 
 1478              		.loc 1 150 9 view .LVU354
 1479 0092 964B     		ldr	r3, .L137+8
 1480 0094 04AC     		add	r4, sp, #16
 1481 0096 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1482 0098 07C4     		stmia	r4!, {r0, r1, r2}
 1483 009a 24F8023B 		strh	r3, [r4], #2	@ movhi
 1484 009e 1B0C     		lsrs	r3, r3, #16
 1485 00a0 2370     		strb	r3, [r4]
 151:Core/Src/main.c ****         HAL_Delay(1);
 1486              		.loc 1 151 9 view .LVU355
 1487 00a2 04A8     		add	r0, sp, #16
 1488 00a4 FFF7FEFF 		bl	lcd_send_string
 1489              	.LVL132:
 152:Core/Src/main.c ****         i++;     
 1490              		.loc 1 152 9 view .LVU356
 1491 00a8 0120     		movs	r0, #1
 1492 00aa FFF7FEFF 		bl	HAL_Delay
 1493              	.LVL133:
 153:Core/Src/main.c ****       }
 1494              		.loc 1 153 9 view .LVU357
 153:Core/Src/main.c ****       }
 1495              		.loc 1 153 10 is_stmt 0 view .LVU358
 1496 00ae 904A     		ldr	r2, .L137+12
 1497 00b0 1368     		ldr	r3, [r2]
 1498 00b2 0133     		adds	r3, r3, #1
 1499 00b4 1360     		str	r3, [r2]
 1500 00b6 29E0     		b	.L84
 1501              	.L86:
 160:Core/Src/main.c ****         HAL_Delay(1);
 1502              		.loc 1 160 11 is_stmt 1 view .LVU359
 1503 00b8 0631     		adds	r1, r1, #6
 1504 00ba 0120     		movs	r0, #1
 1505 00bc FFF7FEFF 		bl	lcd_put_cur
 1506              	.LVL134:
 1507              	.L87:
 161:Core/Src/main.c ****         sprintf(msg, "%c", keyPressed);
 1508              		.loc 1 161 9 view .LVU360
 1509 00c0 0120     		movs	r0, #1
 1510 00c2 FFF7FEFF 		bl	HAL_Delay
 1511              	.LVL135:
 162:Core/Src/main.c ****         lcd_send_string(msg);
 1512              		.loc 1 162 9 view .LVU361
 1513 00c6 8B4C     		ldr	r4, .L137+16
 1514 00c8 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1515 00ca 8B49     		ldr	r1, .L137+20
 1516 00cc 04A8     		add	r0, sp, #16
 1517 00ce FFF7FEFF 		bl	sprintf
 1518              	.LVL136:
 163:Core/Src/main.c ****         HAL_Delay(1);
 1519              		.loc 1 163 9 view .LVU362
 1520 00d2 04A8     		add	r0, sp, #16
 1521 00d4 FFF7FEFF 		bl	lcd_send_string
 1522              	.LVL137:
 164:Core/Src/main.c ****         input[i-1] = keyPressed;
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 77


 1523              		.loc 1 164 9 view .LVU363
 1524 00d8 0120     		movs	r0, #1
 1525 00da FFF7FEFF 		bl	HAL_Delay
 1526              	.LVL138:
 165:Core/Src/main.c ****         keyPressed = 0;
 1527              		.loc 1 165 9 view .LVU364
 165:Core/Src/main.c ****         keyPressed = 0;
 1528              		.loc 1 165 16 is_stmt 0 view .LVU365
 1529 00de 8449     		ldr	r1, .L137+12
 1530 00e0 0B68     		ldr	r3, [r1]
 165:Core/Src/main.c ****         keyPressed = 0;
 1531              		.loc 1 165 20 view .LVU366
 1532 00e2 03F12F02 		add	r2, r3, #47
 1533 00e6 6A44     		add	r2, sp, r2
 1534 00e8 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1535 00ea 02F8240C 		strb	r0, [r2, #-36]
 166:Core/Src/main.c ****         i++;
 1536              		.loc 1 166 9 is_stmt 1 view .LVU367
 166:Core/Src/main.c ****         i++;
 1537              		.loc 1 166 20 is_stmt 0 view .LVU368
 1538 00ee 0022     		movs	r2, #0
 1539 00f0 2270     		strb	r2, [r4]
 167:Core/Src/main.c ****       }
 1540              		.loc 1 167 9 is_stmt 1 view .LVU369
 167:Core/Src/main.c ****       }
 1541              		.loc 1 167 10 is_stmt 0 view .LVU370
 1542 00f2 0133     		adds	r3, r3, #1
 1543 00f4 0B60     		str	r3, [r1]
 1544              	.L85:
 169:Core/Src/main.c ****         state = 0b00000001; // Next State is Check Current Time State
 1545              		.loc 1 169 7 is_stmt 1 view .LVU371
 169:Core/Src/main.c ****         state = 0b00000001; // Next State is Check Current Time State
 1546              		.loc 1 169 12 is_stmt 0 view .LVU372
 1547 00f6 7E4B     		ldr	r3, .L137+12
 1548 00f8 1B68     		ldr	r3, [r3]
 169:Core/Src/main.c ****         state = 0b00000001; // Next State is Check Current Time State
 1549              		.loc 1 169 9 view .LVU373
 1550 00fa 052B     		cmp	r3, #5
 1551 00fc 13D0     		beq	.L122
 1552              	.L83:
 142:Core/Src/main.c ****       if(i == 0){
 1553              		.loc 1 142 17 is_stmt 1 view .LVU374
 1554 00fe 7F4B     		ldr	r3, .L137+24
 1555 0100 1B68     		ldr	r3, [r3]
 1556 0102 DBB9     		cbnz	r3, .L92
 143:Core/Src/main.c ****         lcd_clear();
 1557              		.loc 1 143 7 view .LVU375
 143:Core/Src/main.c ****         lcd_clear();
 1558              		.loc 1 143 12 is_stmt 0 view .LVU376
 1559 0104 7A4B     		ldr	r3, .L137+12
 1560 0106 1B68     		ldr	r3, [r3]
 143:Core/Src/main.c ****         lcd_clear();
 1561              		.loc 1 143 9 view .LVU377
 1562 0108 002B     		cmp	r3, #0
 1563 010a AED0     		beq	.L123
 1564              	.L84:
 156:Core/Src/main.c ****         if(i<3)
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 78


 1565              		.loc 1 156 7 is_stmt 1 view .LVU378
 156:Core/Src/main.c ****         if(i<3)
 1566              		.loc 1 156 11 is_stmt 0 view .LVU379
 1567 010c 794B     		ldr	r3, .L137+16
 1568 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 156:Core/Src/main.c ****         if(i<3)
 1569              		.loc 1 156 10 view .LVU380
 1570 0110 002B     		cmp	r3, #0
 1571 0112 F0D0     		beq	.L85
 157:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 1572              		.loc 1 157 9 is_stmt 1 view .LVU381
 157:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 1573              		.loc 1 157 13 is_stmt 0 view .LVU382
 1574 0114 764B     		ldr	r3, .L137+12
 1575 0116 1968     		ldr	r1, [r3]
 157:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 1576              		.loc 1 157 11 view .LVU383
 1577 0118 0229     		cmp	r1, #2
 1578 011a CDDC     		bgt	.L86
 158:Core/Src/main.c ****         else
 1579              		.loc 1 158 11 is_stmt 1 view .LVU384
 1580 011c 0431     		adds	r1, r1, #4
 1581 011e 0120     		movs	r0, #1
 1582 0120 FFF7FEFF 		bl	lcd_put_cur
 1583              	.LVL139:
 1584 0124 CCE7     		b	.L87
 1585              	.L122:
 170:Core/Src/main.c ****         i = 0;
 1586              		.loc 1 170 9 view .LVU385
 170:Core/Src/main.c ****         i = 0;
 1587              		.loc 1 170 15 is_stmt 0 view .LVU386
 1588 0126 754B     		ldr	r3, .L137+24
 1589 0128 0122     		movs	r2, #1
 1590 012a 1A60     		str	r2, [r3]
 171:Core/Src/main.c ****       }
 1591              		.loc 1 171 9 is_stmt 1 view .LVU387
 171:Core/Src/main.c ****       }
 1592              		.loc 1 171 11 is_stmt 0 view .LVU388
 1593 012c 704B     		ldr	r3, .L137+12
 1594 012e 0022     		movs	r2, #0
 1595 0130 1A60     		str	r2, [r3]
 1596 0132 E4E7     		b	.L83
 1597              	.L91:
 187:Core/Src/main.c ****         if (keyPressed == 49){
 1598              		.loc 1 187 7 is_stmt 1 view .LVU389
 187:Core/Src/main.c ****         if (keyPressed == 49){
 1599              		.loc 1 187 11 is_stmt 0 view .LVU390
 1600 0134 6F4B     		ldr	r3, .L137+16
 1601 0136 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 187:Core/Src/main.c ****         if (keyPressed == 49){
 1602              		.loc 1 187 10 view .LVU391
 1603 0138 002B     		cmp	r3, #0
 1604 013a 33D1     		bne	.L124
 1605              	.L92:
 175:Core/Src/main.c ****       if(i == 0){
 1606              		.loc 1 175 17 is_stmt 1 view .LVU392
 1607 013c 6F4B     		ldr	r3, .L137+24
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 79


 1608 013e 1B68     		ldr	r3, [r3]
 1609 0140 012B     		cmp	r3, #1
 1610 0142 40F08880 		bne	.L100
 176:Core/Src/main.c ****         lcd_clear();
 1611              		.loc 1 176 7 view .LVU393
 176:Core/Src/main.c ****         lcd_clear();
 1612              		.loc 1 176 12 is_stmt 0 view .LVU394
 1613 0146 6A4B     		ldr	r3, .L137+12
 1614 0148 1B68     		ldr	r3, [r3]
 176:Core/Src/main.c ****         lcd_clear();
 1615              		.loc 1 176 9 view .LVU395
 1616 014a 002B     		cmp	r3, #0
 1617 014c F2D1     		bne	.L91
 177:Core/Src/main.c ****         HAL_Delay(1); 
 1618              		.loc 1 177 9 is_stmt 1 view .LVU396
 1619 014e FFF7FEFF 		bl	lcd_clear
 1620              	.LVL140:
 178:Core/Src/main.c ****         sprintf(msg, "Time: %c%cHr %c%cMin",input[0],input[1],input[2],input[3]);
 1621              		.loc 1 178 9 view .LVU397
 1622 0152 0120     		movs	r0, #1
 1623 0154 FFF7FEFF 		bl	HAL_Delay
 1624              	.LVL141:
 179:Core/Src/main.c ****         lcd_send_string(msg);  
 1625              		.loc 1 179 9 view .LVU398
 179:Core/Src/main.c ****         lcd_send_string(msg);  
 1626              		.loc 1 179 68 is_stmt 0 view .LVU399
 1627 0158 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 179:Core/Src/main.c ****         lcd_send_string(msg);  
 1628              		.loc 1 179 77 view .LVU400
 1629 015c 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 179:Core/Src/main.c ****         lcd_send_string(msg);  
 1630              		.loc 1 179 9 view .LVU401
 1631 0160 0192     		str	r2, [sp, #4]
 1632 0162 0093     		str	r3, [sp]
 1633 0164 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 1634 0168 9DF80C20 		ldrb	r2, [sp, #12]	@ zero_extendqisi2
 1635 016c 6449     		ldr	r1, .L137+28
 1636 016e 04A8     		add	r0, sp, #16
 1637 0170 FFF7FEFF 		bl	sprintf
 1638              	.LVL142:
 180:Core/Src/main.c ****         lcd_put_cur(1, 0);
 1639              		.loc 1 180 9 is_stmt 1 view .LVU402
 1640 0174 04A8     		add	r0, sp, #16
 1641 0176 FFF7FEFF 		bl	lcd_send_string
 1642              	.LVL143:
 181:Core/Src/main.c ****         HAL_Delay(1); 
 1643              		.loc 1 181 9 view .LVU403
 1644 017a 0021     		movs	r1, #0
 1645 017c 0120     		movs	r0, #1
 1646 017e FFF7FEFF 		bl	lcd_put_cur
 1647              	.LVL144:
 182:Core/Src/main.c ****         sprintf(msg, "Correct? Y-1 N-2");
 1648              		.loc 1 182 9 view .LVU404
 1649 0182 0120     		movs	r0, #1
 1650 0184 FFF7FEFF 		bl	HAL_Delay
 1651              	.LVL145:
 183:Core/Src/main.c ****         lcd_send_string(msg); 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 80


 1652              		.loc 1 183 9 view .LVU405
 1653 0188 04AC     		add	r4, sp, #16
 1654 018a 5E4D     		ldr	r5, .L137+32
 1655 018c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1656 018e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1657 0190 2B68     		ldr	r3, [r5]
 1658 0192 2370     		strb	r3, [r4]
 184:Core/Src/main.c ****         i++;     
 1659              		.loc 1 184 9 view .LVU406
 1660 0194 04A8     		add	r0, sp, #16
 1661 0196 FFF7FEFF 		bl	lcd_send_string
 1662              	.LVL146:
 185:Core/Src/main.c ****       }  
 1663              		.loc 1 185 9 view .LVU407
 185:Core/Src/main.c ****       }  
 1664              		.loc 1 185 10 is_stmt 0 view .LVU408
 1665 019a 554A     		ldr	r2, .L137+12
 1666 019c 1368     		ldr	r3, [r2]
 1667 019e 0133     		adds	r3, r3, #1
 1668 01a0 1360     		str	r3, [r2]
 1669 01a2 C7E7     		b	.L91
 1670              	.L124:
 188:Core/Src/main.c ****           sTime.Hours = convertASCIItoInt(input[0], input[1]);
 1671              		.loc 1 188 9 is_stmt 1 view .LVU409
 188:Core/Src/main.c ****           sTime.Hours = convertASCIItoInt(input[0], input[1]);
 1672              		.loc 1 188 12 is_stmt 0 view .LVU410
 1673 01a4 312B     		cmp	r3, #49
 1674 01a6 05D0     		beq	.L125
 196:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
 1675              		.loc 1 196 14 is_stmt 1 view .LVU411
 196:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
 1676              		.loc 1 196 16 is_stmt 0 view .LVU412
 1677 01a8 322B     		cmp	r3, #50
 1678 01aa 1FD0     		beq	.L126
 1679              	.L94:
 201:Core/Src/main.c ****       }
 1680              		.loc 1 201 9 is_stmt 1 view .LVU413
 201:Core/Src/main.c ****       }
 1681              		.loc 1 201 20 is_stmt 0 view .LVU414
 1682 01ac 514B     		ldr	r3, .L137+16
 1683 01ae 0022     		movs	r2, #0
 1684 01b0 1A70     		strb	r2, [r3]
 1685 01b2 C3E7     		b	.L92
 1686              	.L125:
 189:Core/Src/main.c ****           sTime.Minutes = convertASCIItoInt(input[2], input[3]);
 1687              		.loc 1 189 11 is_stmt 1 view .LVU415
 189:Core/Src/main.c ****           sTime.Minutes = convertASCIItoInt(input[2], input[3]);
 1688              		.loc 1 189 25 is_stmt 0 view .LVU416
 1689 01b4 9DF80D10 		ldrb	r1, [sp, #13]	@ zero_extendqisi2
 1690 01b8 9DF80C00 		ldrb	r0, [sp, #12]	@ zero_extendqisi2
 1691 01bc FFF7FEFF 		bl	convertASCIItoInt
 1692              	.LVL147:
 189:Core/Src/main.c ****           sTime.Minutes = convertASCIItoInt(input[2], input[3]);
 1693              		.loc 1 189 23 view .LVU417
 1694 01c0 514C     		ldr	r4, .L137+36
 1695 01c2 2070     		strb	r0, [r4]
 190:Core/Src/main.c ****           sTime.Seconds = 0;
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 81


 1696              		.loc 1 190 11 is_stmt 1 view .LVU418
 190:Core/Src/main.c ****           sTime.Seconds = 0;
 1697              		.loc 1 190 27 is_stmt 0 view .LVU419
 1698 01c4 9DF80F10 		ldrb	r1, [sp, #15]	@ zero_extendqisi2
 1699 01c8 9DF80E00 		ldrb	r0, [sp, #14]	@ zero_extendqisi2
 1700 01cc FFF7FEFF 		bl	convertASCIItoInt
 1701              	.LVL148:
 190:Core/Src/main.c ****           sTime.Seconds = 0;
 1702              		.loc 1 190 25 view .LVU420
 1703 01d0 6070     		strb	r0, [r4, #1]
 191:Core/Src/main.c ****           HAL_RTC_SetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 1704              		.loc 1 191 11 is_stmt 1 view .LVU421
 191:Core/Src/main.c ****           HAL_RTC_SetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 1705              		.loc 1 191 25 is_stmt 0 view .LVU422
 1706 01d2 0025     		movs	r5, #0
 1707 01d4 A570     		strb	r5, [r4, #2]
 192:Core/Src/main.c ****           state = 0b00000010; // Next State is Display Current Time State
 1708              		.loc 1 192 11 is_stmt 1 view .LVU423
 1709 01d6 2A46     		mov	r2, r5
 1710 01d8 2146     		mov	r1, r4
 1711 01da 4248     		ldr	r0, .L137
 1712 01dc FFF7FEFF 		bl	HAL_RTC_SetTime
 1713              	.LVL149:
 193:Core/Src/main.c ****           i = 0;
 1714              		.loc 1 193 11 view .LVU424
 193:Core/Src/main.c ****           i = 0;
 1715              		.loc 1 193 17 is_stmt 0 view .LVU425
 1716 01e0 464B     		ldr	r3, .L137+24
 1717 01e2 0222     		movs	r2, #2
 1718 01e4 1A60     		str	r2, [r3]
 194:Core/Src/main.c ****         }
 1719              		.loc 1 194 11 is_stmt 1 view .LVU426
 194:Core/Src/main.c ****         }
 1720              		.loc 1 194 13 is_stmt 0 view .LVU427
 1721 01e6 424B     		ldr	r3, .L137+12
 1722 01e8 1D60     		str	r5, [r3]
 1723 01ea DFE7     		b	.L94
 1724              	.L126:
 197:Core/Src/main.c ****           i = 0;
 1725              		.loc 1 197 11 is_stmt 1 view .LVU428
 197:Core/Src/main.c ****           i = 0;
 1726              		.loc 1 197 17 is_stmt 0 view .LVU429
 1727 01ec 0023     		movs	r3, #0
 1728 01ee 434A     		ldr	r2, .L137+24
 1729 01f0 1360     		str	r3, [r2]
 198:Core/Src/main.c ****         }
 1730              		.loc 1 198 11 is_stmt 1 view .LVU430
 198:Core/Src/main.c ****         }
 1731              		.loc 1 198 13 is_stmt 0 view .LVU431
 1732 01f2 3F4A     		ldr	r2, .L137+12
 1733 01f4 1360     		str	r3, [r2]
 1734 01f6 D9E7     		b	.L94
 1735              	.L128:
 207:Core/Src/main.c ****         HAL_Delay(1); 
 1736              		.loc 1 207 9 is_stmt 1 view .LVU432
 1737 01f8 FFF7FEFF 		bl	lcd_clear
 1738              	.LVL150:
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 82


 208:Core/Src/main.c ****         lcd_put_cur(1, 0);
 1739              		.loc 1 208 9 view .LVU433
 1740 01fc 0120     		movs	r0, #1
 1741 01fe FFF7FEFF 		bl	HAL_Delay
 1742              	.LVL151:
 209:Core/Src/main.c ****         HAL_Delay(1); 
 1743              		.loc 1 209 9 view .LVU434
 1744 0202 0021     		movs	r1, #0
 1745 0204 0120     		movs	r0, #1
 1746 0206 FFF7FEFF 		bl	lcd_put_cur
 1747              	.LVL152:
 210:Core/Src/main.c ****         sprintf(msg, "Set Alm-1 Time-2" );
 1748              		.loc 1 210 9 view .LVU435
 1749 020a 0120     		movs	r0, #1
 1750 020c FFF7FEFF 		bl	HAL_Delay
 1751              	.LVL153:
 211:Core/Src/main.c ****         lcd_send_string(msg);  
 1752              		.loc 1 211 9 view .LVU436
 1753 0210 04AC     		add	r4, sp, #16
 1754 0212 3E4D     		ldr	r5, .L137+40
 1755 0214 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1756 0216 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1757 0218 2B68     		ldr	r3, [r5]
 1758 021a 2370     		strb	r3, [r4]
 212:Core/Src/main.c ****         i++;     
 1759              		.loc 1 212 9 view .LVU437
 1760 021c 04A8     		add	r0, sp, #16
 1761 021e FFF7FEFF 		bl	lcd_send_string
 1762              	.LVL154:
 213:Core/Src/main.c ****       }  
 1763              		.loc 1 213 9 view .LVU438
 213:Core/Src/main.c ****       }  
 1764              		.loc 1 213 10 is_stmt 0 view .LVU439
 1765 0222 334A     		ldr	r2, .L137+12
 1766 0224 1368     		ldr	r3, [r2]
 1767 0226 0133     		adds	r3, r3, #1
 1768 0228 1360     		str	r3, [r2]
 1769 022a 1DE0     		b	.L97
 1770              	.L98:
 224:Core/Src/main.c ****       lcd_send_string(msg); 
 1771              		.loc 1 224 9 is_stmt 1 view .LVU440
 224:Core/Src/main.c ****       lcd_send_string(msg); 
 1772              		.loc 1 224 51 is_stmt 0 view .LVU441
 1773 022c 364A     		ldr	r2, .L137+36
 224:Core/Src/main.c ****       lcd_send_string(msg); 
 1774              		.loc 1 224 77 view .LVU442
 1775 022e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 224:Core/Src/main.c ****       lcd_send_string(msg); 
 1776              		.loc 1 224 9 view .LVU443
 1777 0230 3749     		ldr	r1, .L137+44
 1778 0232 0191     		str	r1, [sp, #4]
 1779 0234 0093     		str	r3, [sp]
 1780 0236 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 1781 0238 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1782 023a 3649     		ldr	r1, .L137+48
 1783 023c 04A8     		add	r0, sp, #16
 1784 023e FFF7FEFF 		bl	sprintf
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 83


 1785              	.LVL155:
 1786              	.L99:
 225:Core/Src/main.c ****       HAL_Delay(1);
 1787              		.loc 1 225 7 is_stmt 1 view .LVU444
 1788 0242 04A8     		add	r0, sp, #16
 1789 0244 FFF7FEFF 		bl	lcd_send_string
 1790              	.LVL156:
 226:Core/Src/main.c **** 
 1791              		.loc 1 226 7 view .LVU445
 1792 0248 0120     		movs	r0, #1
 1793 024a FFF7FEFF 		bl	HAL_Delay
 1794              	.LVL157:
 228:Core/Src/main.c ****         if (keyPressed == 49){
 1795              		.loc 1 228 7 view .LVU446
 228:Core/Src/main.c ****         if (keyPressed == 49){
 1796              		.loc 1 228 11 is_stmt 0 view .LVU447
 1797 024e 294B     		ldr	r3, .L137+16
 1798 0250 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 228:Core/Src/main.c ****         if (keyPressed == 49){
 1799              		.loc 1 228 10 view .LVU448
 1800 0252 002B     		cmp	r3, #0
 1801 0254 31D1     		bne	.L127
 1802              	.L100:
 205:Core/Src/main.c ****       if(i == 0){
 1803              		.loc 1 205 17 is_stmt 1 view .LVU449
 1804 0256 294B     		ldr	r3, .L137+24
 1805 0258 1B68     		ldr	r3, [r3]
 1806 025a 022B     		cmp	r3, #2
 1807 025c 40F0AC80 		bne	.L109
 206:Core/Src/main.c ****         lcd_clear();
 1808              		.loc 1 206 7 view .LVU450
 206:Core/Src/main.c ****         lcd_clear();
 1809              		.loc 1 206 12 is_stmt 0 view .LVU451
 1810 0260 234B     		ldr	r3, .L137+12
 1811 0262 1B68     		ldr	r3, [r3]
 206:Core/Src/main.c ****         lcd_clear();
 1812              		.loc 1 206 9 view .LVU452
 1813 0264 002B     		cmp	r3, #0
 1814 0266 C7D0     		beq	.L128
 1815              	.L97:
 216:Core/Src/main.c ****       HAL_Delay(1);
 1816              		.loc 1 216 7 is_stmt 1 view .LVU453
 1817 0268 0021     		movs	r1, #0
 1818 026a 0846     		mov	r0, r1
 1819 026c FFF7FEFF 		bl	lcd_put_cur
 1820              	.LVL158:
 217:Core/Src/main.c ****       HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 1821              		.loc 1 217 7 view .LVU454
 1822 0270 0120     		movs	r0, #1
 1823 0272 FFF7FEFF 		bl	HAL_Delay
 1824              	.LVL159:
 218:Core/Src/main.c ****       HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 1825              		.loc 1 218 7 view .LVU455
 1826 0276 1B4C     		ldr	r4, .L137
 1827 0278 0022     		movs	r2, #0
 1828 027a 2349     		ldr	r1, .L137+36
 1829 027c 2046     		mov	r0, r4
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 84


 1830 027e FFF7FEFF 		bl	HAL_RTC_GetTime
 1831              	.LVL160:
 219:Core/Src/main.c ****       HAL_RTC_GetAlarm(&hrtc,&sAlarm,RTC_ALARM_A,RTC_FORMAT_BIN);
 1832              		.loc 1 219 7 view .LVU456
 1833 0282 0022     		movs	r2, #0
 1834 0284 2449     		ldr	r1, .L137+52
 1835 0286 2046     		mov	r0, r4
 1836 0288 FFF7FEFF 		bl	HAL_RTC_GetDate
 1837              	.LVL161:
 220:Core/Src/main.c ****       if(alarmFlag == 1)
 1838              		.loc 1 220 7 view .LVU457
 1839 028c 0023     		movs	r3, #0
 1840 028e 4FF48072 		mov	r2, #256
 1841 0292 2249     		ldr	r1, .L137+56
 1842 0294 2046     		mov	r0, r4
 1843 0296 FFF7FEFF 		bl	HAL_RTC_GetAlarm
 1844              	.LVL162:
 221:Core/Src/main.c ****         sprintf(msg,"Time:%02d.%02d.%02d %s",sTime.Hours,sTime.Minutes,sTime.Seconds, "ON");
 1845              		.loc 1 221 7 view .LVU458
 221:Core/Src/main.c ****         sprintf(msg,"Time:%02d.%02d.%02d %s",sTime.Hours,sTime.Minutes,sTime.Seconds, "ON");
 1846              		.loc 1 221 20 is_stmt 0 view .LVU459
 1847 029a 214B     		ldr	r3, .L137+60
 1848 029c 1B68     		ldr	r3, [r3]
 221:Core/Src/main.c ****         sprintf(msg,"Time:%02d.%02d.%02d %s",sTime.Hours,sTime.Minutes,sTime.Seconds, "ON");
 1849              		.loc 1 221 9 view .LVU460
 1850 029e 012B     		cmp	r3, #1
 1851 02a0 C4D1     		bne	.L98
 222:Core/Src/main.c ****       else
 1852              		.loc 1 222 9 is_stmt 1 view .LVU461
 222:Core/Src/main.c ****       else
 1853              		.loc 1 222 51 is_stmt 0 view .LVU462
 1854 02a2 194A     		ldr	r2, .L137+36
 222:Core/Src/main.c ****       else
 1855              		.loc 1 222 77 view .LVU463
 1856 02a4 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 222:Core/Src/main.c ****       else
 1857              		.loc 1 222 9 view .LVU464
 1858 02a6 1F49     		ldr	r1, .L137+64
 1859 02a8 0191     		str	r1, [sp, #4]
 1860 02aa 0093     		str	r3, [sp]
 1861 02ac 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 1862 02ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1863 02b0 1849     		ldr	r1, .L137+48
 1864 02b2 04A8     		add	r0, sp, #16
 1865 02b4 FFF7FEFF 		bl	sprintf
 1866              	.LVL163:
 1867 02b8 C3E7     		b	.L99
 1868              	.L127:
 229:Core/Src/main.c ****           state = 0b00000100; // Next State is Alarm Set State
 1869              		.loc 1 229 9 is_stmt 1 view .LVU465
 229:Core/Src/main.c ****           state = 0b00000100; // Next State is Alarm Set State
 1870              		.loc 1 229 12 is_stmt 0 view .LVU466
 1871 02ba 312B     		cmp	r3, #49
 1872 02bc 05D0     		beq	.L129
 233:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
 1873              		.loc 1 233 14 is_stmt 1 view .LVU467
 233:Core/Src/main.c ****           state = 0b00000000; // Next State is Enter Current Time State
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 85


 1874              		.loc 1 233 16 is_stmt 0 view .LVU468
 1875 02be 322B     		cmp	r3, #50
 1876 02c0 0AD0     		beq	.L130
 1877              	.L102:
 237:Core/Src/main.c ****       }
 1878              		.loc 1 237 9 is_stmt 1 view .LVU469
 237:Core/Src/main.c ****       }
 1879              		.loc 1 237 20 is_stmt 0 view .LVU470
 1880 02c2 0C4B     		ldr	r3, .L137+16
 1881 02c4 0022     		movs	r2, #0
 1882 02c6 1A70     		strb	r2, [r3]
 1883 02c8 C5E7     		b	.L100
 1884              	.L129:
 230:Core/Src/main.c ****           i = 0;
 1885              		.loc 1 230 11 is_stmt 1 view .LVU471
 230:Core/Src/main.c ****           i = 0;
 1886              		.loc 1 230 17 is_stmt 0 view .LVU472
 1887 02ca 0C4B     		ldr	r3, .L137+24
 1888 02cc 0422     		movs	r2, #4
 1889 02ce 1A60     		str	r2, [r3]
 231:Core/Src/main.c ****         }
 1890              		.loc 1 231 11 is_stmt 1 view .LVU473
 231:Core/Src/main.c ****         }
 1891              		.loc 1 231 13 is_stmt 0 view .LVU474
 1892 02d0 074B     		ldr	r3, .L137+12
 1893 02d2 0022     		movs	r2, #0
 1894 02d4 1A60     		str	r2, [r3]
 1895 02d6 F4E7     		b	.L102
 1896              	.L130:
 234:Core/Src/main.c ****           i = 0;
 1897              		.loc 1 234 11 is_stmt 1 view .LVU475
 234:Core/Src/main.c ****           i = 0;
 1898              		.loc 1 234 17 is_stmt 0 view .LVU476
 1899 02d8 0023     		movs	r3, #0
 1900 02da 084A     		ldr	r2, .L137+24
 1901 02dc 1360     		str	r3, [r2]
 235:Core/Src/main.c ****         }
 1902              		.loc 1 235 11 is_stmt 1 view .LVU477
 235:Core/Src/main.c ****         }
 1903              		.loc 1 235 13 is_stmt 0 view .LVU478
 1904 02de 044A     		ldr	r2, .L137+12
 1905 02e0 1360     		str	r3, [r2]
 1906 02e2 EEE7     		b	.L102
 1907              	.L138:
 1908              		.align	2
 1909              	.L137:
 1910 02e4 00000000 		.word	hrtc
 1911 02e8 00000000 		.word	.LC0
 1912 02ec 10000000 		.word	.LC1
 1913 02f0 00000000 		.word	i
 1914 02f4 00000000 		.word	keyPressed
 1915 02f8 20000000 		.word	.LC2
 1916 02fc 00000000 		.word	state
 1917 0300 24000000 		.word	.LC3
 1918 0304 3C000000 		.word	.LC4
 1919 0308 00000000 		.word	sTime
 1920 030c 50000000 		.word	.LC5
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 86


 1921 0310 80000000 		.word	.LC8
 1922 0314 64000000 		.word	.LC6
 1923 0318 00000000 		.word	sDate
 1924 031c 00000000 		.word	sAlarm
 1925 0320 00000000 		.word	alarmFlag
 1926 0324 7C000000 		.word	.LC7
 1927              	.L132:
 243:Core/Src/main.c ****         HAL_Delay(1); 
 1928              		.loc 1 243 9 is_stmt 1 view .LVU479
 1929 0328 FFF7FEFF 		bl	lcd_clear
 1930              	.LVL164:
 244:Core/Src/main.c ****         sprintf(msg, "Enter Alarm Time");
 1931              		.loc 1 244 9 view .LVU480
 1932 032c 0120     		movs	r0, #1
 1933 032e FFF7FEFF 		bl	HAL_Delay
 1934              	.LVL165:
 245:Core/Src/main.c ****         lcd_send_string(msg);  
 1935              		.loc 1 245 9 view .LVU481
 1936 0332 04AC     		add	r4, sp, #16
 1937 0334 8A4D     		ldr	r5, .L139
 1938 0336 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1939 0338 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1940 033a 2B68     		ldr	r3, [r5]
 1941 033c 2370     		strb	r3, [r4]
 246:Core/Src/main.c ****         lcd_put_cur(1, 0);
 1942              		.loc 1 246 9 view .LVU482
 1943 033e 04A8     		add	r0, sp, #16
 1944 0340 FFF7FEFF 		bl	lcd_send_string
 1945              	.LVL166:
 247:Core/Src/main.c ****         HAL_Delay(1); 
 1946              		.loc 1 247 9 view .LVU483
 1947 0344 0021     		movs	r1, #0
 1948 0346 0120     		movs	r0, #1
 1949 0348 FFF7FEFF 		bl	lcd_put_cur
 1950              	.LVL167:
 248:Core/Src/main.c ****         sprintf(msg, "24hr:  Hr  Min");
 1951              		.loc 1 248 9 view .LVU484
 1952 034c 0120     		movs	r0, #1
 1953 034e FFF7FEFF 		bl	HAL_Delay
 1954              	.LVL168:
 249:Core/Src/main.c ****         lcd_send_string(msg); 
 1955              		.loc 1 249 9 view .LVU485
 1956 0352 844B     		ldr	r3, .L139+4
 1957 0354 04AC     		add	r4, sp, #16
 1958 0356 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1959 0358 07C4     		stmia	r4!, {r0, r1, r2}
 1960 035a 24F8023B 		strh	r3, [r4], #2	@ movhi
 1961 035e 1B0C     		lsrs	r3, r3, #16
 1962 0360 2370     		strb	r3, [r4]
 250:Core/Src/main.c ****         i++;     
 1963              		.loc 1 250 9 view .LVU486
 1964 0362 04A8     		add	r0, sp, #16
 1965 0364 FFF7FEFF 		bl	lcd_send_string
 1966              	.LVL169:
 251:Core/Src/main.c ****       }
 1967              		.loc 1 251 9 view .LVU487
 251:Core/Src/main.c ****       }
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 87


 1968              		.loc 1 251 10 is_stmt 0 view .LVU488
 1969 0368 7F4A     		ldr	r2, .L139+8
 1970 036a 1368     		ldr	r3, [r2]
 1971 036c 0133     		adds	r3, r3, #1
 1972 036e 1360     		str	r3, [r2]
 1973 0370 2AE0     		b	.L105
 1974              	.L107:
 258:Core/Src/main.c ****         HAL_Delay(1);
 1975              		.loc 1 258 11 is_stmt 1 view .LVU489
 1976 0372 0631     		adds	r1, r1, #6
 1977 0374 0120     		movs	r0, #1
 1978 0376 FFF7FEFF 		bl	lcd_put_cur
 1979              	.LVL170:
 1980              	.L108:
 259:Core/Src/main.c ****         sprintf(msg, "%c", keyPressed);
 1981              		.loc 1 259 9 view .LVU490
 1982 037a 0120     		movs	r0, #1
 1983 037c FFF7FEFF 		bl	HAL_Delay
 1984              	.LVL171:
 260:Core/Src/main.c ****         lcd_send_string(msg);
 1985              		.loc 1 260 9 view .LVU491
 1986 0380 7A4C     		ldr	r4, .L139+12
 1987 0382 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1988 0384 7A49     		ldr	r1, .L139+16
 1989 0386 04A8     		add	r0, sp, #16
 1990 0388 FFF7FEFF 		bl	sprintf
 1991              	.LVL172:
 261:Core/Src/main.c ****         HAL_Delay(1);
 1992              		.loc 1 261 9 view .LVU492
 1993 038c 04A8     		add	r0, sp, #16
 1994 038e FFF7FEFF 		bl	lcd_send_string
 1995              	.LVL173:
 262:Core/Src/main.c ****         input[i-1] = keyPressed;
 1996              		.loc 1 262 9 view .LVU493
 1997 0392 0120     		movs	r0, #1
 1998 0394 FFF7FEFF 		bl	HAL_Delay
 1999              	.LVL174:
 263:Core/Src/main.c ****         keyPressed = 0;
 2000              		.loc 1 263 9 view .LVU494
 263:Core/Src/main.c ****         keyPressed = 0;
 2001              		.loc 1 263 16 is_stmt 0 view .LVU495
 2002 0398 7349     		ldr	r1, .L139+8
 2003 039a 0B68     		ldr	r3, [r1]
 263:Core/Src/main.c ****         keyPressed = 0;
 2004              		.loc 1 263 20 view .LVU496
 2005 039c 03F12F02 		add	r2, r3, #47
 2006 03a0 6A44     		add	r2, sp, r2
 2007 03a2 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 2008 03a4 02F8240C 		strb	r0, [r2, #-36]
 264:Core/Src/main.c ****         i++;
 2009              		.loc 1 264 9 is_stmt 1 view .LVU497
 264:Core/Src/main.c ****         i++;
 2010              		.loc 1 264 20 is_stmt 0 view .LVU498
 2011 03a8 0022     		movs	r2, #0
 2012 03aa 2270     		strb	r2, [r4]
 265:Core/Src/main.c ****       }
 2013              		.loc 1 265 9 is_stmt 1 view .LVU499
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 88


 265:Core/Src/main.c ****       }
 2014              		.loc 1 265 10 is_stmt 0 view .LVU500
 2015 03ac 0133     		adds	r3, r3, #1
 2016 03ae 0B60     		str	r3, [r1]
 2017              	.L106:
 267:Core/Src/main.c ****         state = 0b00001000; // Next State is Check Alarm Check State
 2018              		.loc 1 267 7 is_stmt 1 view .LVU501
 267:Core/Src/main.c ****         state = 0b00001000; // Next State is Check Alarm Check State
 2019              		.loc 1 267 12 is_stmt 0 view .LVU502
 2020 03b0 6D4B     		ldr	r3, .L139+8
 2021 03b2 1B68     		ldr	r3, [r3]
 267:Core/Src/main.c ****         state = 0b00001000; // Next State is Check Alarm Check State
 2022              		.loc 1 267 9 view .LVU503
 2023 03b4 052B     		cmp	r3, #5
 2024 03b6 14D0     		beq	.L131
 2025              	.L109:
 241:Core/Src/main.c ****       if(i == 0){
 2026              		.loc 1 241 17 is_stmt 1 view .LVU504
 2027 03b8 6E4B     		ldr	r3, .L139+20
 2028 03ba 1B68     		ldr	r3, [r3]
 2029 03bc 042B     		cmp	r3, #4
 2030 03be 1BD1     		bne	.L113
 242:Core/Src/main.c ****         lcd_clear();
 2031              		.loc 1 242 7 view .LVU505
 242:Core/Src/main.c ****         lcd_clear();
 2032              		.loc 1 242 12 is_stmt 0 view .LVU506
 2033 03c0 694B     		ldr	r3, .L139+8
 2034 03c2 1B68     		ldr	r3, [r3]
 242:Core/Src/main.c ****         lcd_clear();
 2035              		.loc 1 242 9 view .LVU507
 2036 03c4 002B     		cmp	r3, #0
 2037 03c6 AFD0     		beq	.L132
 2038              	.L105:
 254:Core/Src/main.c ****         if(i<3)
 2039              		.loc 1 254 7 is_stmt 1 view .LVU508
 254:Core/Src/main.c ****         if(i<3)
 2040              		.loc 1 254 11 is_stmt 0 view .LVU509
 2041 03c8 684B     		ldr	r3, .L139+12
 2042 03ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 254:Core/Src/main.c ****         if(i<3)
 2043              		.loc 1 254 10 view .LVU510
 2044 03cc 002B     		cmp	r3, #0
 2045 03ce EFD0     		beq	.L106
 255:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 2046              		.loc 1 255 9 is_stmt 1 view .LVU511
 255:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 2047              		.loc 1 255 13 is_stmt 0 view .LVU512
 2048 03d0 654B     		ldr	r3, .L139+8
 2049 03d2 1968     		ldr	r1, [r3]
 255:Core/Src/main.c ****           lcd_put_cur(1, 4+i);
 2050              		.loc 1 255 11 view .LVU513
 2051 03d4 0229     		cmp	r1, #2
 2052 03d6 CCDC     		bgt	.L107
 256:Core/Src/main.c ****         else
 2053              		.loc 1 256 11 is_stmt 1 view .LVU514
 2054 03d8 0431     		adds	r1, r1, #4
 2055 03da 0120     		movs	r0, #1
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 89


 2056 03dc FFF7FEFF 		bl	lcd_put_cur
 2057              	.LVL175:
 2058 03e0 CBE7     		b	.L108
 2059              	.L131:
 268:Core/Src/main.c ****         i = 0;
 2060              		.loc 1 268 9 view .LVU515
 268:Core/Src/main.c ****         i = 0;
 2061              		.loc 1 268 15 is_stmt 0 view .LVU516
 2062 03e2 644B     		ldr	r3, .L139+20
 2063 03e4 0822     		movs	r2, #8
 2064 03e6 1A60     		str	r2, [r3]
 269:Core/Src/main.c ****       }
 2065              		.loc 1 269 9 is_stmt 1 view .LVU517
 269:Core/Src/main.c ****       }
 2066              		.loc 1 269 11 is_stmt 0 view .LVU518
 2067 03e8 5F4B     		ldr	r3, .L139+8
 2068 03ea 0022     		movs	r2, #0
 2069 03ec 1A60     		str	r2, [r3]
 2070 03ee E3E7     		b	.L109
 2071              	.L112:
 285:Core/Src/main.c ****         if (keyPressed == 49){
 2072              		.loc 1 285 7 is_stmt 1 view .LVU519
 285:Core/Src/main.c ****         if (keyPressed == 49){
 2073              		.loc 1 285 11 is_stmt 0 view .LVU520
 2074 03f0 5E4B     		ldr	r3, .L139+12
 2075 03f2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 285:Core/Src/main.c ****         if (keyPressed == 49){
 2076              		.loc 1 285 10 view .LVU521
 2077 03f4 002B     		cmp	r3, #0
 2078 03f6 32D1     		bne	.L133
 2079              	.L113:
 273:Core/Src/main.c ****       if(i == 0){
 2080              		.loc 1 273 17 is_stmt 1 view .LVU522
 2081 03f8 5E4B     		ldr	r3, .L139+20
 2082 03fa 1B68     		ldr	r3, [r3]
 2083 03fc 082B     		cmp	r3, #8
 2084 03fe 6CD1     		bne	.L119
 274:Core/Src/main.c ****         lcd_clear();
 2085              		.loc 1 274 7 view .LVU523
 274:Core/Src/main.c ****         lcd_clear();
 2086              		.loc 1 274 12 is_stmt 0 view .LVU524
 2087 0400 594B     		ldr	r3, .L139+8
 2088 0402 1B68     		ldr	r3, [r3]
 274:Core/Src/main.c ****         lcd_clear();
 2089              		.loc 1 274 9 view .LVU525
 2090 0404 002B     		cmp	r3, #0
 2091 0406 F3D1     		bne	.L112
 275:Core/Src/main.c ****         HAL_Delay(1); 
 2092              		.loc 1 275 9 is_stmt 1 view .LVU526
 2093 0408 FFF7FEFF 		bl	lcd_clear
 2094              	.LVL176:
 276:Core/Src/main.c ****         sprintf(msg, "Time: %c%cHr %c%cMin",input[0],input[1],input[2],input[3]);
 2095              		.loc 1 276 9 view .LVU527
 2096 040c 0120     		movs	r0, #1
 2097 040e FFF7FEFF 		bl	HAL_Delay
 2098              	.LVL177:
 277:Core/Src/main.c ****         lcd_send_string(msg);  
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 90


 2099              		.loc 1 277 9 view .LVU528
 277:Core/Src/main.c ****         lcd_send_string(msg);  
 2100              		.loc 1 277 68 is_stmt 0 view .LVU529
 2101 0412 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 277:Core/Src/main.c ****         lcd_send_string(msg);  
 2102              		.loc 1 277 77 view .LVU530
 2103 0416 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 277:Core/Src/main.c ****         lcd_send_string(msg);  
 2104              		.loc 1 277 9 view .LVU531
 2105 041a 0192     		str	r2, [sp, #4]
 2106 041c 0093     		str	r3, [sp]
 2107 041e 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 2108 0422 9DF80C20 		ldrb	r2, [sp, #12]	@ zero_extendqisi2
 2109 0426 5449     		ldr	r1, .L139+24
 2110 0428 04A8     		add	r0, sp, #16
 2111 042a FFF7FEFF 		bl	sprintf
 2112              	.LVL178:
 278:Core/Src/main.c ****         lcd_put_cur(1, 0);
 2113              		.loc 1 278 9 is_stmt 1 view .LVU532
 2114 042e 04A8     		add	r0, sp, #16
 2115 0430 FFF7FEFF 		bl	lcd_send_string
 2116              	.LVL179:
 279:Core/Src/main.c ****         HAL_Delay(1); 
 2117              		.loc 1 279 9 view .LVU533
 2118 0434 0021     		movs	r1, #0
 2119 0436 0120     		movs	r0, #1
 2120 0438 FFF7FEFF 		bl	lcd_put_cur
 2121              	.LVL180:
 280:Core/Src/main.c ****         sprintf(msg, "Correct? Y-1 N-2");
 2122              		.loc 1 280 9 view .LVU534
 2123 043c 0120     		movs	r0, #1
 2124 043e FFF7FEFF 		bl	HAL_Delay
 2125              	.LVL181:
 281:Core/Src/main.c ****         lcd_send_string(msg); 
 2126              		.loc 1 281 9 view .LVU535
 2127 0442 04AC     		add	r4, sp, #16
 2128 0444 4D4D     		ldr	r5, .L139+28
 2129 0446 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 2130 0448 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2131 044a 2B68     		ldr	r3, [r5]
 2132 044c 2370     		strb	r3, [r4]
 282:Core/Src/main.c ****         i++;     
 2133              		.loc 1 282 9 view .LVU536
 2134 044e 04A8     		add	r0, sp, #16
 2135 0450 FFF7FEFF 		bl	lcd_send_string
 2136              	.LVL182:
 283:Core/Src/main.c ****       }  
 2137              		.loc 1 283 9 view .LVU537
 283:Core/Src/main.c ****       }  
 2138              		.loc 1 283 10 is_stmt 0 view .LVU538
 2139 0454 444A     		ldr	r2, .L139+8
 2140 0456 1368     		ldr	r3, [r2]
 2141 0458 0133     		adds	r3, r3, #1
 2142 045a 1360     		str	r3, [r2]
 2143 045c C8E7     		b	.L112
 2144              	.L133:
 286:Core/Src/main.c ****           sAlarm.AlarmTime.Hours = convertASCIItoInt(input[0], input[1]);
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 91


 2145              		.loc 1 286 9 is_stmt 1 view .LVU539
 286:Core/Src/main.c ****           sAlarm.AlarmTime.Hours = convertASCIItoInt(input[0], input[1]);
 2146              		.loc 1 286 12 is_stmt 0 view .LVU540
 2147 045e 312B     		cmp	r3, #49
 2148 0460 05D0     		beq	.L134
 297:Core/Src/main.c ****           state = 0b00000100; // Next State is Enter Alarm Time State
 2149              		.loc 1 297 14 is_stmt 1 view .LVU541
 297:Core/Src/main.c ****           state = 0b00000100; // Next State is Enter Alarm Time State
 2150              		.loc 1 297 16 is_stmt 0 view .LVU542
 2151 0462 322B     		cmp	r3, #50
 2152 0464 28D0     		beq	.L135
 2153              	.L115:
 302:Core/Src/main.c ****       }
 2154              		.loc 1 302 9 is_stmt 1 view .LVU543
 302:Core/Src/main.c ****       }
 2155              		.loc 1 302 20 is_stmt 0 view .LVU544
 2156 0466 414B     		ldr	r3, .L139+12
 2157 0468 0022     		movs	r2, #0
 2158 046a 1A70     		strb	r2, [r3]
 2159 046c C4E7     		b	.L113
 2160              	.L134:
 287:Core/Src/main.c ****           sAlarm.AlarmTime.Minutes = convertASCIItoInt(input[2], input[3]);
 2161              		.loc 1 287 11 is_stmt 1 view .LVU545
 287:Core/Src/main.c ****           sAlarm.AlarmTime.Minutes = convertASCIItoInt(input[2], input[3]);
 2162              		.loc 1 287 36 is_stmt 0 view .LVU546
 2163 046e 9DF80D10 		ldrb	r1, [sp, #13]	@ zero_extendqisi2
 2164 0472 9DF80C00 		ldrb	r0, [sp, #12]	@ zero_extendqisi2
 2165 0476 FFF7FEFF 		bl	convertASCIItoInt
 2166              	.LVL183:
 287:Core/Src/main.c ****           sAlarm.AlarmTime.Minutes = convertASCIItoInt(input[2], input[3]);
 2167              		.loc 1 287 34 view .LVU547
 2168 047a 414C     		ldr	r4, .L139+32
 2169 047c 2070     		strb	r0, [r4]
 288:Core/Src/main.c ****           sAlarm.Alarm = RTC_ALARM_A;
 2170              		.loc 1 288 11 is_stmt 1 view .LVU548
 288:Core/Src/main.c ****           sAlarm.Alarm = RTC_ALARM_A;
 2171              		.loc 1 288 38 is_stmt 0 view .LVU549
 2172 047e 9DF80F10 		ldrb	r1, [sp, #15]	@ zero_extendqisi2
 2173 0482 9DF80E00 		ldrb	r0, [sp, #14]	@ zero_extendqisi2
 2174 0486 FFF7FEFF 		bl	convertASCIItoInt
 2175              	.LVL184:
 288:Core/Src/main.c ****           sAlarm.Alarm = RTC_ALARM_A;
 2176              		.loc 1 288 36 view .LVU550
 2177 048a 6070     		strb	r0, [r4, #1]
 289:Core/Src/main.c ****           HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 2178              		.loc 1 289 11 is_stmt 1 view .LVU551
 289:Core/Src/main.c ****           HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 2179              		.loc 1 289 24 is_stmt 0 view .LVU552
 2180 048c 4FF48071 		mov	r1, #256
 2181 0490 6162     		str	r1, [r4, #36]
 290:Core/Src/main.c ****           HAL_RTC_SetAlarm_IT(&hrtc,&sAlarm,RTC_FORMAT_BIN);
 2182              		.loc 1 290 11 is_stmt 1 view .LVU553
 2183 0492 3C4D     		ldr	r5, .L139+36
 2184 0494 2846     		mov	r0, r5
 2185 0496 FFF7FEFF 		bl	HAL_RTC_DeactivateAlarm
 2186              	.LVL185:
 291:Core/Src/main.c ****           //HAL_RTC_
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 92


 2187              		.loc 1 291 11 view .LVU554
 2188 049a 0022     		movs	r2, #0
 2189 049c 2146     		mov	r1, r4
 2190 049e 2846     		mov	r0, r5
 2191 04a0 FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 2192              	.LVL186:
 293:Core/Src/main.c ****           i = 0;
 2193              		.loc 1 293 11 view .LVU555
 293:Core/Src/main.c ****           i = 0;
 2194              		.loc 1 293 17 is_stmt 0 view .LVU556
 2195 04a4 334B     		ldr	r3, .L139+20
 2196 04a6 0222     		movs	r2, #2
 2197 04a8 1A60     		str	r2, [r3]
 294:Core/Src/main.c ****           alarmFlag = 1;
 2198              		.loc 1 294 11 is_stmt 1 view .LVU557
 294:Core/Src/main.c ****           alarmFlag = 1;
 2199              		.loc 1 294 13 is_stmt 0 view .LVU558
 2200 04aa 2F4B     		ldr	r3, .L139+8
 2201 04ac 0022     		movs	r2, #0
 2202 04ae 1A60     		str	r2, [r3]
 295:Core/Src/main.c ****         }
 2203              		.loc 1 295 11 is_stmt 1 view .LVU559
 295:Core/Src/main.c ****         }
 2204              		.loc 1 295 21 is_stmt 0 view .LVU560
 2205 04b0 354B     		ldr	r3, .L139+40
 2206 04b2 0122     		movs	r2, #1
 2207 04b4 1A60     		str	r2, [r3]
 2208 04b6 D6E7     		b	.L115
 2209              	.L135:
 298:Core/Src/main.c ****           i = 0;
 2210              		.loc 1 298 11 is_stmt 1 view .LVU561
 298:Core/Src/main.c ****           i = 0;
 2211              		.loc 1 298 17 is_stmt 0 view .LVU562
 2212 04b8 2E4B     		ldr	r3, .L139+20
 2213 04ba 0422     		movs	r2, #4
 2214 04bc 1A60     		str	r2, [r3]
 299:Core/Src/main.c ****         }
 2215              		.loc 1 299 11 is_stmt 1 view .LVU563
 299:Core/Src/main.c ****         }
 2216              		.loc 1 299 13 is_stmt 0 view .LVU564
 2217 04be 2A4B     		ldr	r3, .L139+8
 2218 04c0 0022     		movs	r2, #0
 2219 04c2 1A60     		str	r2, [r3]
 2220 04c4 CFE7     		b	.L115
 2221              	.L118:
 320:Core/Src/main.c ****       
 2222              		.loc 1 320 7 is_stmt 1 view .LVU565
 2223 04c6 0122     		movs	r2, #1
 2224 04c8 4FF48061 		mov	r1, #1024
 2225 04cc 2F48     		ldr	r0, .L139+44
 2226 04ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 2227              	.LVL187:
 322:Core/Src/main.c ****         state = 0b00000010; // Next State is Display Current Time State
 2228              		.loc 1 322 7 view .LVU566
 322:Core/Src/main.c ****         state = 0b00000010; // Next State is Display Current Time State
 2229              		.loc 1 322 11 is_stmt 0 view .LVU567
 2230 04d2 264B     		ldr	r3, .L139+12
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 93


 2231 04d4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 322:Core/Src/main.c ****         state = 0b00000010; // Next State is Display Current Time State
 2232              		.loc 1 322 10 view .LVU568
 2233 04d6 002B     		cmp	r3, #0
 2234 04d8 33D1     		bne	.L136
 2235              	.L119:
 306:Core/Src/main.c ****       if(i == 0){
 2236              		.loc 1 306 17 is_stmt 1 view .LVU569
 2237 04da 264B     		ldr	r3, .L139+20
 2238 04dc 1B68     		ldr	r3, [r3]
 2239 04de 102B     		cmp	r3, #16
 2240 04e0 7FF40DAE 		bne	.L83
 307:Core/Src/main.c ****         lcd_clear();
 2241              		.loc 1 307 7 view .LVU570
 307:Core/Src/main.c ****         lcd_clear();
 2242              		.loc 1 307 12 is_stmt 0 view .LVU571
 2243 04e4 204B     		ldr	r3, .L139+8
 2244 04e6 1B68     		ldr	r3, [r3]
 307:Core/Src/main.c ****         lcd_clear();
 2245              		.loc 1 307 9 view .LVU572
 2246 04e8 002B     		cmp	r3, #0
 2247 04ea ECD1     		bne	.L118
 308:Core/Src/main.c ****         HAL_Delay(1); 
 2248              		.loc 1 308 9 is_stmt 1 view .LVU573
 2249 04ec FFF7FEFF 		bl	lcd_clear
 2250              	.LVL188:
 309:Core/Src/main.c ****         sprintf(msg, "Press Any Button" );
 2251              		.loc 1 309 9 view .LVU574
 2252 04f0 0120     		movs	r0, #1
 2253 04f2 FFF7FEFF 		bl	HAL_Delay
 2254              	.LVL189:
 310:Core/Src/main.c ****         lcd_send_string(msg);  
 2255              		.loc 1 310 9 view .LVU575
 2256 04f6 04AC     		add	r4, sp, #16
 2257 04f8 254D     		ldr	r5, .L139+48
 2258 04fa 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 2259 04fc 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2260 04fe 2B68     		ldr	r3, [r5]
 2261 0500 2370     		strb	r3, [r4]
 311:Core/Src/main.c ****         HAL_Delay(1); 
 2262              		.loc 1 311 9 view .LVU576
 2263 0502 04A8     		add	r0, sp, #16
 2264 0504 FFF7FEFF 		bl	lcd_send_string
 2265              	.LVL190:
 312:Core/Src/main.c ****         lcd_put_cur(1, 0);
 2266              		.loc 1 312 9 view .LVU577
 2267 0508 0120     		movs	r0, #1
 2268 050a FFF7FEFF 		bl	HAL_Delay
 2269              	.LVL191:
 313:Core/Src/main.c ****         HAL_Delay(1); 
 2270              		.loc 1 313 9 view .LVU578
 2271 050e 0021     		movs	r1, #0
 2272 0510 0120     		movs	r0, #1
 2273 0512 FFF7FEFF 		bl	lcd_put_cur
 2274              	.LVL192:
 314:Core/Src/main.c ****         sprintf(msg, "to Disable" );
 2275              		.loc 1 314 9 view .LVU579
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 94


 2276 0516 0120     		movs	r0, #1
 2277 0518 FFF7FEFF 		bl	HAL_Delay
 2278              	.LVL193:
 315:Core/Src/main.c ****         lcd_send_string(msg);  
 2279              		.loc 1 315 9 view .LVU580
 2280 051c 1D4A     		ldr	r2, .L139+52
 2281 051e 04AB     		add	r3, sp, #16
 2282 0520 07CA     		ldm	r2, {r0, r1, r2}
 2283 0522 03C3     		stmia	r3!, {r0, r1}
 2284 0524 23F8022B 		strh	r2, [r3], #2	@ movhi
 2285 0528 120C     		lsrs	r2, r2, #16
 2286 052a 1A70     		strb	r2, [r3]
 316:Core/Src/main.c ****         HAL_Delay(1); 
 2287              		.loc 1 316 9 view .LVU581
 2288 052c 04A8     		add	r0, sp, #16
 2289 052e FFF7FEFF 		bl	lcd_send_string
 2290              	.LVL194:
 317:Core/Src/main.c ****         i++;     
 2291              		.loc 1 317 9 view .LVU582
 2292 0532 0120     		movs	r0, #1
 2293 0534 FFF7FEFF 		bl	HAL_Delay
 2294              	.LVL195:
 318:Core/Src/main.c ****       } 
 2295              		.loc 1 318 9 view .LVU583
 318:Core/Src/main.c ****       } 
 2296              		.loc 1 318 10 is_stmt 0 view .LVU584
 2297 0538 0B4A     		ldr	r2, .L139+8
 2298 053a 1368     		ldr	r3, [r2]
 2299 053c 0133     		adds	r3, r3, #1
 2300 053e 1360     		str	r3, [r2]
 2301 0540 C1E7     		b	.L118
 2302              	.L136:
 323:Core/Src/main.c ****         keyPressed = 0;
 2303              		.loc 1 323 9 is_stmt 1 view .LVU585
 323:Core/Src/main.c ****         keyPressed = 0;
 2304              		.loc 1 323 15 is_stmt 0 view .LVU586
 2305 0542 0C4B     		ldr	r3, .L139+20
 2306 0544 0222     		movs	r2, #2
 2307 0546 1A60     		str	r2, [r3]
 324:Core/Src/main.c ****         HAL_GPIO_WritePin(buzzer_GPIO_Port,buzzer_Pin, 0); // Turn off Buzzer
 2308              		.loc 1 324 9 is_stmt 1 view .LVU587
 324:Core/Src/main.c ****         HAL_GPIO_WritePin(buzzer_GPIO_Port,buzzer_Pin, 0); // Turn off Buzzer
 2309              		.loc 1 324 20 is_stmt 0 view .LVU588
 2310 0548 0024     		movs	r4, #0
 2311 054a 084B     		ldr	r3, .L139+12
 2312 054c 1C70     		strb	r4, [r3]
 325:Core/Src/main.c ****         i = 0;
 2313              		.loc 1 325 9 is_stmt 1 view .LVU589
 2314 054e 2246     		mov	r2, r4
 2315 0550 4FF48061 		mov	r1, #1024
 2316 0554 0D48     		ldr	r0, .L139+44
 2317 0556 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2318              	.LVL196:
 326:Core/Src/main.c ****       }
 2319              		.loc 1 326 9 view .LVU590
 326:Core/Src/main.c ****       }
 2320              		.loc 1 326 11 is_stmt 0 view .LVU591
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 95


 2321 055a 034B     		ldr	r3, .L139+8
 2322 055c 1C60     		str	r4, [r3]
 2323 055e BCE7     		b	.L119
 2324              	.L140:
 2325              		.align	2
 2326              	.L139:
 2327 0560 84000000 		.word	.LC9
 2328 0564 10000000 		.word	.LC1
 2329 0568 00000000 		.word	i
 2330 056c 00000000 		.word	keyPressed
 2331 0570 20000000 		.word	.LC2
 2332 0574 00000000 		.word	state
 2333 0578 24000000 		.word	.LC3
 2334 057c 3C000000 		.word	.LC4
 2335 0580 00000000 		.word	sAlarm
 2336 0584 00000000 		.word	hrtc
 2337 0588 00000000 		.word	alarmFlag
 2338 058c 00080048 		.word	1207961600
 2339 0590 98000000 		.word	.LC10
 2340 0594 AC000000 		.word	.LC11
 2341              		.cfi_endproc
 2342              	.LFE953:
 2344              		.global	alarmFlag
 2345              		.section	.bss.alarmFlag,"aw",%nobits
 2346              		.align	2
 2349              	alarmFlag:
 2350 0000 00000000 		.space	4
 2351              		.global	i
 2352              		.section	.bss.i,"aw",%nobits
 2353              		.align	2
 2356              	i:
 2357 0000 00000000 		.space	4
 2358              		.global	state
 2359              		.section	.bss.state,"aw",%nobits
 2360              		.align	2
 2363              	state:
 2364 0000 00000000 		.space	4
 2365              		.global	sAlarm
 2366              		.section	.bss.sAlarm,"aw",%nobits
 2367              		.align	2
 2370              	sAlarm:
 2371 0000 00000000 		.space	40
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2372              		.global	sDate
 2373              		.section	.bss.sDate,"aw",%nobits
 2374              		.align	2
 2377              	sDate:
 2378 0000 00000000 		.space	4
 2379              		.global	sTime
 2380              		.section	.bss.sTime,"aw",%nobits
 2381              		.align	2
 2384              	sTime:
 2385 0000 00000000 		.space	20
 2385      00000000 
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 96


 2385      00000000 
 2385      00000000 
 2385      00000000 
 2386              		.global	keyPressed
 2387              		.section	.bss.keyPressed,"aw",%nobits
 2390              	keyPressed:
 2391 0000 00       		.space	1
 2392              		.global	currentTimeInms
 2393              		.section	.bss.currentTimeInms,"aw",%nobits
 2394              		.align	2
 2397              	currentTimeInms:
 2398 0000 00000000 		.space	4
 2399              		.global	previousTimeInms
 2400              		.section	.bss.previousTimeInms,"aw",%nobits
 2401              		.align	2
 2404              	previousTimeInms:
 2405 0000 00000000 		.space	4
 2406              		.global	myGPIO_InitStruct
 2407              		.section	.bss.myGPIO_InitStruct,"aw",%nobits
 2408              		.align	2
 2411              	myGPIO_InitStruct:
 2412 0000 00000000 		.space	20
 2412      00000000 
 2412      00000000 
 2412      00000000 
 2412      00000000 
 2413              		.text
 2414              	.Letext0:
 2415              		.file 4 "c:\\users\\antho\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 2416              		.file 5 "c:\\users\\antho\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 2417              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 2418              		.file 7 "c:\\users\\antho\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 2419              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 2420              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
 2421              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h"
 2422              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h"
 2423              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h"
 2424              		.file 13 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h"
 2425              		.file 14 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h"
 2426              		.file 15 "Core/Inc/rtc.h"
 2427              		.file 16 "Core/Inc/tim.h"
 2428              		.file 17 "c:\\users\\antho\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 2429              		.file 18 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h"
 2430              		.file 19 "c:\\users\\antho\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 2431              		.file 20 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 2432              		.file 21 "Core/Inc/usb.h"
 2433              		.file 22 "Core/Inc/usart.h"
 2434              		.file 23 "Core/Inc/gpio.h"
 2435              		.file 24 "<built-in>"
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 97


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:21     .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:27     .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:545    .text.HAL_GPIO_EXTI_Callback:0000000000000340 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2397   .bss.currentTimeInms:0000000000000000 currentTimeInms
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2404   .bss.previousTimeInms:0000000000000000 previousTimeInms
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2411   .bss.myGPIO_InitStruct:0000000000000000 myGPIO_InitStruct
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2390   .bss.keyPressed:0000000000000000 keyPressed
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:553    .text.send_to_lcd:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:559    .text.send_to_lcd:0000000000000000 send_to_lcd
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:627    .text.send_to_lcd:0000000000000064 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:633    .text.lcd_send_cmd:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:639    .text.lcd_send_cmd:0000000000000000 lcd_send_cmd
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:675    .text.lcd_send_data:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:681    .text.lcd_send_data:0000000000000000 lcd_send_data
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:717    .text.lcd_put_cur:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:723    .text.lcd_put_cur:0000000000000000 lcd_put_cur
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:767    .text.lcd_init:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:773    .text.lcd_init:0000000000000000 lcd_init
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:865    .text.lcd_send_string:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:871    .text.lcd_send_string:0000000000000000 lcd_send_string
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:923    .text.lcd_clear:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:929    .text.lcd_clear:0000000000000000 lcd_clear
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:953    .text.delay:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:959    .text.delay:0000000000000000 delay
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:985    .text.delay:0000000000000010 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:990    .text.convertASCIItoInt:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:996    .text.convertASCIItoInt:0000000000000000 convertASCIItoInt
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1026   .text.HAL_RTC_AlarmAEventCallback:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1032   .text.HAL_RTC_AlarmAEventCallback:0000000000000000 HAL_RTC_AlarmAEventCallback
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1055   .text.HAL_RTC_AlarmAEventCallback:0000000000000010 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2363   .bss.state:0000000000000000 state
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2356   .bss.i:0000000000000000 i
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1061   .text.Error_Handler:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1067   .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1099   .text.SystemClock_Config:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1105   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1276   .text.SystemClock_Config:00000000000000bc $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1281   .text.PeriphCommonClock_Config:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1287   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1333   .rodata.main.str1.4:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1370   .text.main:0000000000000000 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1376   .text.main:0000000000000000 main
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1910   .text.main:00000000000002e4 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2384   .bss.sTime:0000000000000000 sTime
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2377   .bss.sDate:0000000000000000 sDate
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2370   .bss.sAlarm:0000000000000000 sAlarm
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2349   .bss.alarmFlag:0000000000000000 alarmFlag
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:1929   .text.main:0000000000000328 $t
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2327   .text.main:0000000000000560 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2346   .bss.alarmFlag:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2353   .bss.i:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2360   .bss.state:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2367   .bss.sAlarm:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2374   .bss.sDate:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2381   .bss.sTime:0000000000000000 $d
ARM GAS  C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s 			page 98


C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2391   .bss.keyPressed:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2394   .bss.currentTimeInms:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2401   .bss.previousTimeInms:0000000000000000 $d
C:\Users\antho\AppData\Local\Temp\ccgro2Fm.s:2408   .bss.myGPIO_InitStruct:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_GPIO_ReadPin
HAL_Delay
strlen
htim1
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_USB_PCD_Init
MX_RTC_Init
MX_TIM1_Init
HAL_RTC_DeactivateAlarm
sprintf
HAL_RTC_SetTime
HAL_RTC_GetTime
HAL_RTC_GetDate
HAL_RTC_GetAlarm
hrtc
HAL_RTC_SetAlarm_IT
