Design a 3-stage 8-bit pipeline register module with input pins: 1-bit clock clk, reset rst, 8-bit data din, and output pin: 8-bit data dout. module_name is "pipeline_reg_3stage_8bit". input pin: clk, rst, din[7:0]. output pin: dout[7:0].
