From 51d93b269a4a120b20270679e72fa6f867084a26 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=83=AD=E6=AF=85?= <gy@rock-chips.com>
Date: Sun, 30 Mar 2014 11:31:57 +0800
Subject: [PATCH] p977: dts:  arm clk support 1.6G by commit:
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

commit 84771bd1c7631050d956c2d7a9cb975802428c4d
Author: 陈亮 <cl@rock-chips.com>
Date:   Sat Mar 29 04:20:57 2014 -0700

    rk3288: add limit clk rate by temperature
---
 arch/arm/boot/dts/rk3288-p977.dts | 20 ++++++++++++--------
 1 file changed, 12 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/rk3288-p977.dts b/arch/arm/boot/dts/rk3288-p977.dts
index f6130f7ed473..1272be226d04 100755
--- a/arch/arm/boot/dts/rk3288-p977.dts
+++ b/arch/arm/boot/dts/rk3288-p977.dts
@@ -477,20 +477,24 @@
 &clk_core_dvfs_table {
 	operating-points = <
 		/* KHz    uV */
-		312000 1100000
-		504000 1100000
-		816000 1100000
-		1008000 1100000
+		312000 850000
+		504000 850000
+		816000 950000
+		1008000 1000000
+		1200000 1050000
+		1416000 1150000
+		1608000 1250000
 		>;
 };
 
 &clk_gpu_dvfs_table {
 	operating-points = <
 		/* KHz    uV */
-		200000 1200000
-		300000 1200000
-		400000 1200000
-	//	600000 1300000
+		100000 850000
+		200000 850000
+		300000 900000
+		400000 1000000
+		600000 1250000
 		>;
 };
 
-- 
2.35.3

