
ESE516 MAIN FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000105b0  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000200  20000000  000105b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004dd4  20000200  000107b0  00030200  2**2
                  ALLOC
  3 .stack        00002004  20004fd4  00015584  00030200  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006ee92  00000000  00000000  00030281  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007618  00000000  00000000  0009f113  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000bdfc  00000000  00000000  000a672b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001f70  00000000  00000000  000b2527  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001d00  00000000  00000000  000b4497  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012e66  00000000  00000000  000b6197  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00024d78  00000000  00000000  000c8ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000ae0f2  00000000  00000000  000edd75  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00007934  00000000  00000000  0019be68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 * \note This will not change setting in user's configuration structure.
 *
 * \param[in, out] module  Pointer to the software instance struct
 */
void rtc_calendar_swap_time_mode(struct rtc_module *const module)
{
       0:	d8 6f 00 20 c5 bb 00 00 bd bc 00 00 bd bc 00 00     .o. ............
	...
	rtc_calendar_get_time(module, &time);

	/* Check current mode. */
	if (module->clock_24h) {
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);
      2c:	61 53 00 00 00 00 00 00 00 00 00 00 81 54 00 00     aS...........T..
      3c:	c9 54 00 00 bd bc 00 00 bd bc 00 00 bd bc 00 00     .T..............

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
      4c:	b9 98 00 00 e9 94 00 00 bd bc 00 00 bd bc 00 00     ................
		if (time.hour == 0) {
      5c:	bd bc 00 00 bd bc 00 00 5d 9f 00 00 75 9f 00 00     ........]...u...
			time.hour = 12;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      6c:	8d 9f 00 00 a5 9f 00 00 bd 9f 00 00 d5 9f 00 00     ................
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      7c:	0d bb 00 00 21 bb 00 00 35 bb 00 00 05 32 00 00     ....!...5....2..
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
      8c:	19 32 00 00 2d 32 00 00 00 00 00 00 00 00 00 00     .2..-2..........
      9c:	bd bc 00 00 bd bc 00 00 bd bc 00 00 bd bc 00 00     ................
			alarm.time.hour = alarm.time.hour % 12;
      ac:	bd bc 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
			if (alarm.time.hour == 0) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
				alarm.time.hour = 12;
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
			}
			module->clock_24h = false;
      d0:	20000200 	.word	0x20000200
      d4:	00000000 	.word	0x00000000
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      d8:	000105b0 	.word	0x000105b0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
			module->clock_24h = true;
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000204 	.word	0x20000204
		}

		/* Change value in configuration structure. */
		module->clock_24h = false;
     108:	000105b0 	.word	0x000105b0
     10c:	000105b0 	.word	0x000105b0
	} else {
		/* Set hour value based on pm flag. */
		if (time.pm == 1) {
     110:	00000000 	.word	0x00000000

00000114 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     114:	b580      	push	{r7, lr}
     116:	b084      	sub	sp, #16
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	681b      	ldr	r3, [r3, #0]
     120:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     122:	68fb      	ldr	r3, [r7, #12]
     124:	69db      	ldr	r3, [r3, #28]
     126:	2207      	movs	r2, #7
     128:	4013      	ands	r3, r2
     12a:	1e5a      	subs	r2, r3, #1
     12c:	4193      	sbcs	r3, r2
     12e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     130:	0018      	movs	r0, r3
     132:	46bd      	mov	sp, r7
     134:	b004      	add	sp, #16
     136:	bd80      	pop	{r7, pc}

00000138 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     138:	b580      	push	{r7, lr}
     13a:	b082      	sub	sp, #8
     13c:	af00      	add	r7, sp, #0
     13e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     140:	46c0      	nop			; (mov r8, r8)
     142:	687b      	ldr	r3, [r7, #4]
     144:	0018      	movs	r0, r3
     146:	4b04      	ldr	r3, [pc, #16]	; (158 <_i2c_master_wait_for_sync+0x20>)
     148:	4798      	blx	r3
     14a:	1e03      	subs	r3, r0, #0
     14c:	d1f9      	bne.n	142 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     14e:	46c0      	nop			; (mov r8, r8)
     150:	46bd      	mov	sp, r7
     152:	b002      	add	sp, #8
     154:	bd80      	pop	{r7, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000115 	.word	0x00000115

0000015c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     15c:	b580      	push	{r7, lr}
     15e:	b084      	sub	sp, #16
     160:	af00      	add	r7, sp, #0
     162:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     164:	687b      	ldr	r3, [r7, #4]
     166:	681b      	ldr	r3, [r3, #0]
     168:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     16a:	68fb      	ldr	r3, [r7, #12]
     16c:	681b      	ldr	r3, [r3, #0]
     16e:	011b      	lsls	r3, r3, #4
     170:	0fdb      	lsrs	r3, r3, #31
     172:	b2db      	uxtb	r3, r3
     174:	001a      	movs	r2, r3
     176:	230b      	movs	r3, #11
     178:	18fb      	adds	r3, r7, r3
     17a:	1e51      	subs	r1, r2, #1
     17c:	418a      	sbcs	r2, r1
     17e:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     180:	2308      	movs	r3, #8
     182:	18fb      	adds	r3, r7, r3
     184:	687a      	ldr	r2, [r7, #4]
     186:	8b52      	ldrh	r2, [r2, #26]
     188:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
     18a:	687b      	ldr	r3, [r7, #4]
     18c:	8b9b      	ldrh	r3, [r3, #28]
     18e:	b29a      	uxth	r2, r3
     190:	2308      	movs	r3, #8
     192:	18fb      	adds	r3, r7, r3
     194:	2108      	movs	r1, #8
     196:	1879      	adds	r1, r7, r1
     198:	8809      	ldrh	r1, [r1, #0]
     19a:	1a8a      	subs	r2, r1, r2
     19c:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
     19e:	687b      	ldr	r3, [r7, #4]
     1a0:	8b9b      	ldrh	r3, [r3, #28]
     1a2:	b29b      	uxth	r3, r3
     1a4:	3b01      	subs	r3, #1
     1a6:	b29a      	uxth	r2, r3
     1a8:	687b      	ldr	r3, [r7, #4]
     1aa:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
     1ac:	230b      	movs	r3, #11
     1ae:	18fb      	adds	r3, r7, r3
     1b0:	781b      	ldrb	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d010      	beq.n	1d8 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
     1b6:	687b      	ldr	r3, [r7, #4]
     1b8:	7adb      	ldrb	r3, [r3, #11]
     1ba:	2b00      	cmp	r3, #0
     1bc:	d01c      	beq.n	1f8 <_i2c_master_read+0x9c>
     1be:	687b      	ldr	r3, [r7, #4]
     1c0:	8b9b      	ldrh	r3, [r3, #28]
     1c2:	b29b      	uxth	r3, r3
     1c4:	2b01      	cmp	r3, #1
     1c6:	d117      	bne.n	1f8 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     1c8:	68fb      	ldr	r3, [r7, #12]
     1ca:	685b      	ldr	r3, [r3, #4]
     1cc:	2280      	movs	r2, #128	; 0x80
     1ce:	02d2      	lsls	r2, r2, #11
     1d0:	431a      	orrs	r2, r3
     1d2:	68fb      	ldr	r3, [r7, #12]
     1d4:	605a      	str	r2, [r3, #4]
     1d6:	e00f      	b.n	1f8 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
     1d8:	687b      	ldr	r3, [r7, #4]
     1da:	7adb      	ldrb	r3, [r3, #11]
     1dc:	2b00      	cmp	r3, #0
     1de:	d00b      	beq.n	1f8 <_i2c_master_read+0x9c>
     1e0:	687b      	ldr	r3, [r7, #4]
     1e2:	8b9b      	ldrh	r3, [r3, #28]
     1e4:	b29b      	uxth	r3, r3
     1e6:	2b00      	cmp	r3, #0
     1e8:	d106      	bne.n	1f8 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     1ea:	68fb      	ldr	r3, [r7, #12]
     1ec:	685b      	ldr	r3, [r3, #4]
     1ee:	2280      	movs	r2, #128	; 0x80
     1f0:	02d2      	lsls	r2, r2, #11
     1f2:	431a      	orrs	r2, r3
     1f4:	68fb      	ldr	r3, [r7, #12]
     1f6:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
     1f8:	687b      	ldr	r3, [r7, #4]
     1fa:	8b9b      	ldrh	r3, [r3, #28]
     1fc:	b29b      	uxth	r3, r3
     1fe:	2b00      	cmp	r3, #0
     200:	d10e      	bne.n	220 <_i2c_master_read+0xc4>
		if (module->send_stop) {
     202:	687b      	ldr	r3, [r7, #4]
     204:	7a9b      	ldrb	r3, [r3, #10]
     206:	2b00      	cmp	r3, #0
     208:	d00a      	beq.n	220 <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     20a:	687b      	ldr	r3, [r7, #4]
     20c:	0018      	movs	r0, r3
     20e:	4b0e      	ldr	r3, [pc, #56]	; (248 <_i2c_master_read+0xec>)
     210:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     212:	68fb      	ldr	r3, [r7, #12]
     214:	685b      	ldr	r3, [r3, #4]
     216:	22c0      	movs	r2, #192	; 0xc0
     218:	0292      	lsls	r2, r2, #10
     21a:	431a      	orrs	r2, r3
     21c:	68fb      	ldr	r3, [r7, #12]
     21e:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     220:	687b      	ldr	r3, [r7, #4]
     222:	0018      	movs	r0, r3
     224:	4b08      	ldr	r3, [pc, #32]	; (248 <_i2c_master_read+0xec>)
     226:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     228:	687b      	ldr	r3, [r7, #4]
     22a:	6a1a      	ldr	r2, [r3, #32]
     22c:	2308      	movs	r3, #8
     22e:	18fb      	adds	r3, r7, r3
     230:	881b      	ldrh	r3, [r3, #0]
     232:	18d3      	adds	r3, r2, r3
     234:	68fa      	ldr	r2, [r7, #12]
     236:	2128      	movs	r1, #40	; 0x28
     238:	5c52      	ldrb	r2, [r2, r1]
     23a:	b2d2      	uxtb	r2, r2
     23c:	701a      	strb	r2, [r3, #0]
}
     23e:	46c0      	nop			; (mov r8, r8)
     240:	46bd      	mov	sp, r7
     242:	b004      	add	sp, #16
     244:	bd80      	pop	{r7, pc}
     246:	46c0      	nop			; (mov r8, r8)
     248:	00000139 	.word	0x00000139

0000024c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     24c:	b580      	push	{r7, lr}
     24e:	b084      	sub	sp, #16
     250:	af00      	add	r7, sp, #0
     252:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     254:	687b      	ldr	r3, [r7, #4]
     256:	681b      	ldr	r3, [r3, #0]
     258:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     25a:	68fb      	ldr	r3, [r7, #12]
     25c:	8b5b      	ldrh	r3, [r3, #26]
     25e:	b29b      	uxth	r3, r3
     260:	001a      	movs	r2, r3
     262:	2304      	movs	r3, #4
     264:	4013      	ands	r3, r2
     266:	d004      	beq.n	272 <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     268:	687b      	ldr	r3, [r7, #4]
     26a:	2225      	movs	r2, #37	; 0x25
     26c:	211e      	movs	r1, #30
     26e:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
     270:	e024      	b.n	2bc <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
     272:	230a      	movs	r3, #10
     274:	18fb      	adds	r3, r7, r3
     276:	687a      	ldr	r2, [r7, #4]
     278:	8b52      	ldrh	r2, [r2, #26]
     27a:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
     27c:	687b      	ldr	r3, [r7, #4]
     27e:	8b9b      	ldrh	r3, [r3, #28]
     280:	b29a      	uxth	r2, r3
     282:	230a      	movs	r3, #10
     284:	18fb      	adds	r3, r7, r3
     286:	210a      	movs	r1, #10
     288:	1879      	adds	r1, r7, r1
     28a:	8809      	ldrh	r1, [r1, #0]
     28c:	1a8a      	subs	r2, r1, r2
     28e:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
     290:	687b      	ldr	r3, [r7, #4]
     292:	8b9b      	ldrh	r3, [r3, #28]
     294:	b29b      	uxth	r3, r3
     296:	3b01      	subs	r3, #1
     298:	b29a      	uxth	r2, r3
     29a:	687b      	ldr	r3, [r7, #4]
     29c:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	0018      	movs	r0, r3
     2a2:	4b08      	ldr	r3, [pc, #32]	; (2c4 <_i2c_master_write+0x78>)
     2a4:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     2a6:	687b      	ldr	r3, [r7, #4]
     2a8:	6a1a      	ldr	r2, [r3, #32]
     2aa:	230a      	movs	r3, #10
     2ac:	18fb      	adds	r3, r7, r3
     2ae:	881b      	ldrh	r3, [r3, #0]
     2b0:	18d3      	adds	r3, r2, r3
     2b2:	781b      	ldrb	r3, [r3, #0]
     2b4:	b2d9      	uxtb	r1, r3
     2b6:	68fb      	ldr	r3, [r7, #12]
     2b8:	2228      	movs	r2, #40	; 0x28
     2ba:	5499      	strb	r1, [r3, r2]
}
     2bc:	46bd      	mov	sp, r7
     2be:	b004      	add	sp, #16
     2c0:	bd80      	pop	{r7, pc}
     2c2:	46c0      	nop			; (mov r8, r8)
     2c4:	00000139 	.word	0x00000139

000002c8 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
     2c8:	b580      	push	{r7, lr}
     2ca:	b084      	sub	sp, #16
     2cc:	af00      	add	r7, sp, #0
     2ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     2d0:	687b      	ldr	r3, [r7, #4]
     2d2:	681b      	ldr	r3, [r3, #0]
     2d4:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     2d6:	68fb      	ldr	r3, [r7, #12]
     2d8:	7e1b      	ldrb	r3, [r3, #24]
     2da:	b2db      	uxtb	r3, r3
     2dc:	001a      	movs	r2, r3
     2de:	2301      	movs	r3, #1
     2e0:	4013      	ands	r3, r2
     2e2:	d02b      	beq.n	33c <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     2e4:	68fb      	ldr	r3, [r7, #12]
     2e6:	2201      	movs	r2, #1
     2e8:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     2ea:	68fb      	ldr	r3, [r7, #12]
     2ec:	8b5b      	ldrh	r3, [r3, #26]
     2ee:	b29b      	uxth	r3, r3
     2f0:	001a      	movs	r2, r3
     2f2:	2302      	movs	r3, #2
     2f4:	4013      	ands	r3, r2
     2f6:	d004      	beq.n	302 <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
     2f8:	687b      	ldr	r3, [r7, #4]
     2fa:	2225      	movs	r2, #37	; 0x25
     2fc:	2141      	movs	r1, #65	; 0x41
     2fe:	5499      	strb	r1, [r3, r2]
     300:	e01c      	b.n	33c <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     302:	68fb      	ldr	r3, [r7, #12]
     304:	8b5b      	ldrh	r3, [r3, #26]
     306:	b29b      	uxth	r3, r3
     308:	001a      	movs	r2, r3
     30a:	2304      	movs	r3, #4
     30c:	4013      	ands	r3, r2
     30e:	d015      	beq.n	33c <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     310:	687b      	ldr	r3, [r7, #4]
     312:	2225      	movs	r2, #37	; 0x25
     314:	2118      	movs	r1, #24
     316:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
     318:	687b      	ldr	r3, [r7, #4]
     31a:	2200      	movs	r2, #0
     31c:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
     31e:	687b      	ldr	r3, [r7, #4]
     320:	7a9b      	ldrb	r3, [r3, #10]
     322:	2b00      	cmp	r3, #0
     324:	d00a      	beq.n	33c <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
     326:	687b      	ldr	r3, [r7, #4]
     328:	0018      	movs	r0, r3
     32a:	4b13      	ldr	r3, [pc, #76]	; (378 <_i2c_master_async_address_response+0xb0>)
     32c:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     32e:	68fb      	ldr	r3, [r7, #12]
     330:	685b      	ldr	r3, [r3, #4]
     332:	22c0      	movs	r2, #192	; 0xc0
     334:	0292      	lsls	r2, r2, #10
     336:	431a      	orrs	r2, r3
     338:	68fb      	ldr	r3, [r7, #12]
     33a:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
     33c:	687b      	ldr	r3, [r7, #4]
     33e:	8b9b      	ldrh	r3, [r3, #28]
     340:	b29a      	uxth	r2, r3
     342:	687b      	ldr	r3, [r7, #4]
     344:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
     346:	687b      	ldr	r3, [r7, #4]
     348:	2225      	movs	r2, #37	; 0x25
     34a:	5c9b      	ldrb	r3, [r3, r2]
     34c:	b2db      	uxtb	r3, r3
     34e:	2b05      	cmp	r3, #5
     350:	d10e      	bne.n	370 <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     352:	687b      	ldr	r3, [r7, #4]
     354:	2224      	movs	r2, #36	; 0x24
     356:	5c9b      	ldrb	r3, [r3, r2]
     358:	b2db      	uxtb	r3, r3
     35a:	2b00      	cmp	r3, #0
     35c:	d104      	bne.n	368 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
     35e:	687b      	ldr	r3, [r7, #4]
     360:	0018      	movs	r0, r3
     362:	4b06      	ldr	r3, [pc, #24]	; (37c <_i2c_master_async_address_response+0xb4>)
     364:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
     366:	e003      	b.n	370 <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
     368:	687b      	ldr	r3, [r7, #4]
     36a:	0018      	movs	r0, r3
     36c:	4b04      	ldr	r3, [pc, #16]	; (380 <_i2c_master_async_address_response+0xb8>)
     36e:	4798      	blx	r3
}
     370:	46c0      	nop			; (mov r8, r8)
     372:	46bd      	mov	sp, r7
     374:	b004      	add	sp, #16
     376:	bd80      	pop	{r7, pc}
     378:	00000139 	.word	0x00000139
     37c:	0000024d 	.word	0x0000024d
     380:	0000015d 	.word	0x0000015d

00000384 <i2c_master_register_callback>:
 */
void i2c_master_register_callback(
		struct i2c_master_module *const module,
		const i2c_master_callback_t callback,
		enum i2c_master_callback callback_type)
{
     384:	b580      	push	{r7, lr}
     386:	b084      	sub	sp, #16
     388:	af00      	add	r7, sp, #0
     38a:	60f8      	str	r0, [r7, #12]
     38c:	60b9      	str	r1, [r7, #8]
     38e:	1dfb      	adds	r3, r7, #7
     390:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback */
	module->callbacks[callback_type] = callback;
     392:	1dfb      	adds	r3, r7, #7
     394:	781b      	ldrb	r3, [r3, #0]
     396:	68fa      	ldr	r2, [r7, #12]
     398:	3302      	adds	r3, #2
     39a:	009b      	lsls	r3, r3, #2
     39c:	18d3      	adds	r3, r2, r3
     39e:	3304      	adds	r3, #4
     3a0:	68ba      	ldr	r2, [r7, #8]
     3a2:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as registered */
	module->registered_callback |= (1 << callback_type);
     3a4:	68fb      	ldr	r3, [r7, #12]
     3a6:	7e1b      	ldrb	r3, [r3, #24]
     3a8:	b2db      	uxtb	r3, r3
     3aa:	b25a      	sxtb	r2, r3
     3ac:	1dfb      	adds	r3, r7, #7
     3ae:	781b      	ldrb	r3, [r3, #0]
     3b0:	2101      	movs	r1, #1
     3b2:	4099      	lsls	r1, r3
     3b4:	000b      	movs	r3, r1
     3b6:	b25b      	sxtb	r3, r3
     3b8:	4313      	orrs	r3, r2
     3ba:	b25b      	sxtb	r3, r3
     3bc:	b2da      	uxtb	r2, r3
     3be:	68fb      	ldr	r3, [r7, #12]
     3c0:	761a      	strb	r2, [r3, #24]
}
     3c2:	46c0      	nop			; (mov r8, r8)
     3c4:	46bd      	mov	sp, r7
     3c6:	b004      	add	sp, #16
     3c8:	bd80      	pop	{r7, pc}
	...

000003cc <_i2c_master_read_packet>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     3cc:	b590      	push	{r4, r7, lr}
     3ce:	b087      	sub	sp, #28
     3d0:	af00      	add	r7, sp, #0
     3d2:	6078      	str	r0, [r7, #4]
     3d4:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     3d6:	687b      	ldr	r3, [r7, #4]
     3d8:	681b      	ldr	r3, [r3, #0]
     3da:	613b      	str	r3, [r7, #16]
	enum status_code tmp_status;

	/* Save packet to software module */
	module->buffer             = packet->data;
     3dc:	683b      	ldr	r3, [r7, #0]
     3de:	685a      	ldr	r2, [r3, #4]
     3e0:	687b      	ldr	r3, [r7, #4]
     3e2:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
     3e4:	683b      	ldr	r3, [r7, #0]
     3e6:	885a      	ldrh	r2, [r3, #2]
     3e8:	687b      	ldr	r3, [r7, #4]
     3ea:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     3ec:	687b      	ldr	r3, [r7, #4]
     3ee:	2224      	movs	r2, #36	; 0x24
     3f0:	2101      	movs	r1, #1
     3f2:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
     3f4:	687b      	ldr	r3, [r7, #4]
     3f6:	2225      	movs	r2, #37	; 0x25
     3f8:	2105      	movs	r1, #5
     3fa:	5499      	strb	r1, [r3, r2]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     3fc:	693b      	ldr	r3, [r7, #16]
     3fe:	681b      	ldr	r3, [r3, #0]
     400:	011b      	lsls	r3, r3, #4
     402:	0fdb      	lsrs	r3, r3, #31
     404:	b2db      	uxtb	r3, r3
     406:	001a      	movs	r2, r3
     408:	230f      	movs	r3, #15
     40a:	18fb      	adds	r3, r7, r3
     40c:	1e51      	subs	r1, r2, #1
     40e:	418a      	sbcs	r2, r1
     410:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     412:	683b      	ldr	r3, [r7, #0]
     414:	7a5b      	ldrb	r3, [r3, #9]
     416:	2b00      	cmp	r3, #0
     418:	d006      	beq.n	428 <_i2c_master_read_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     41a:	683b      	ldr	r3, [r7, #0]
     41c:	7a9a      	ldrb	r2, [r3, #10]
     41e:	687b      	ldr	r3, [r7, #4]
     420:	0011      	movs	r1, r2
     422:	0018      	movs	r0, r3
     424:	4b3b      	ldr	r3, [pc, #236]	; (514 <_i2c_master_read_packet+0x148>)
     426:	4798      	blx	r3
	}

	/* Set action to ACK or NACK. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     428:	230f      	movs	r3, #15
     42a:	18fb      	adds	r3, r7, r3
     42c:	781b      	ldrb	r3, [r3, #0]
     42e:	2b00      	cmp	r3, #0
     430:	d00b      	beq.n	44a <_i2c_master_read_packet+0x7e>
     432:	683b      	ldr	r3, [r7, #0]
     434:	885b      	ldrh	r3, [r3, #2]
     436:	2b01      	cmp	r3, #1
     438:	d107      	bne.n	44a <_i2c_master_read_packet+0x7e>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     43a:	693b      	ldr	r3, [r7, #16]
     43c:	685b      	ldr	r3, [r3, #4]
     43e:	2280      	movs	r2, #128	; 0x80
     440:	02d2      	lsls	r2, r2, #11
     442:	431a      	orrs	r2, r3
     444:	693b      	ldr	r3, [r7, #16]
     446:	605a      	str	r2, [r3, #4]
     448:	e005      	b.n	456 <_i2c_master_read_packet+0x8a>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     44a:	693b      	ldr	r3, [r7, #16]
     44c:	685b      	ldr	r3, [r3, #4]
     44e:	4a32      	ldr	r2, [pc, #200]	; (518 <_i2c_master_read_packet+0x14c>)
     450:	401a      	ands	r2, r3
     452:	693b      	ldr	r3, [r7, #16]
     454:	605a      	str	r2, [r3, #4]
	}

	if (packet->ten_bit_address) {
     456:	683b      	ldr	r3, [r7, #0]
     458:	7a1b      	ldrb	r3, [r3, #8]
     45a:	2b00      	cmp	r3, #0
     45c:	d045      	beq.n	4ea <_i2c_master_read_packet+0x11e>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     45e:	683b      	ldr	r3, [r7, #0]
     460:	881b      	ldrh	r3, [r3, #0]
     462:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     464:	683b      	ldr	r3, [r7, #0]
     466:	7a5b      	ldrb	r3, [r3, #9]
     468:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     46a:	4313      	orrs	r3, r2
     46c:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     46e:	2380      	movs	r3, #128	; 0x80
     470:	021b      	lsls	r3, r3, #8
     472:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
     474:	693b      	ldr	r3, [r7, #16]
     476:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
     478:	2317      	movs	r3, #23
     47a:	18fc      	adds	r4, r7, r3
     47c:	687b      	ldr	r3, [r7, #4]
     47e:	0018      	movs	r0, r3
     480:	4b26      	ldr	r3, [pc, #152]	; (51c <_i2c_master_read_packet+0x150>)
     482:	4798      	blx	r3
     484:	0003      	movs	r3, r0
     486:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     488:	693b      	ldr	r3, [r7, #16]
     48a:	685b      	ldr	r3, [r3, #4]
     48c:	4a22      	ldr	r2, [pc, #136]	; (518 <_i2c_master_read_packet+0x14c>)
     48e:	401a      	ands	r2, r3
     490:	693b      	ldr	r3, [r7, #16]
     492:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
     494:	2317      	movs	r3, #23
     496:	18fb      	adds	r3, r7, r3
     498:	781b      	ldrb	r3, [r3, #0]
     49a:	2b00      	cmp	r3, #0
     49c:	d107      	bne.n	4ae <_i2c_master_read_packet+0xe2>
			tmp_status = _i2c_master_address_response(module);
     49e:	2317      	movs	r3, #23
     4a0:	18fc      	adds	r4, r7, r3
     4a2:	687b      	ldr	r3, [r7, #4]
     4a4:	0018      	movs	r0, r3
     4a6:	4b1e      	ldr	r3, [pc, #120]	; (520 <_i2c_master_read_packet+0x154>)
     4a8:	4798      	blx	r3
     4aa:	0003      	movs	r3, r0
     4ac:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
     4ae:	2317      	movs	r3, #23
     4b0:	18fb      	adds	r3, r7, r3
     4b2:	781b      	ldrb	r3, [r3, #0]
     4b4:	2b00      	cmp	r3, #0
     4b6:	d114      	bne.n	4e2 <_i2c_master_read_packet+0x116>
			/* Enable interrupts */
			i2c_module->INTENSET.reg =
     4b8:	693b      	ldr	r3, [r7, #16]
     4ba:	2203      	movs	r2, #3
     4bc:	759a      	strb	r2, [r3, #22]

			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     4be:	683b      	ldr	r3, [r7, #0]
     4c0:	881b      	ldrh	r3, [r3, #0]
     4c2:	0a1b      	lsrs	r3, r3, #8
     4c4:	b29b      	uxth	r3, r3
     4c6:	2278      	movs	r2, #120	; 0x78
     4c8:	4313      	orrs	r3, r2
     4ca:	b29b      	uxth	r3, r3
     4cc:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     4ce:	683b      	ldr	r3, [r7, #0]
     4d0:	7a5b      	ldrb	r3, [r3, #9]
     4d2:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     4d4:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     4d6:	2201      	movs	r2, #1
     4d8:	4313      	orrs	r3, r2
     4da:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     4dc:	693b      	ldr	r3, [r7, #16]
     4de:	625a      	str	r2, [r3, #36]	; 0x24
     4e0:	e012      	b.n	508 <_i2c_master_read_packet+0x13c>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
     4e2:	2317      	movs	r3, #23
     4e4:	18fb      	adds	r3, r7, r3
     4e6:	781b      	ldrb	r3, [r3, #0]
     4e8:	e00f      	b.n	50a <_i2c_master_read_packet+0x13e>
		}
	} else {
		/* Enable interrupts */
		i2c_module->INTENSET.reg =
     4ea:	693b      	ldr	r3, [r7, #16]
     4ec:	2203      	movs	r2, #3
     4ee:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

		/* Set address and direction bit. Will send start command on bus */
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     4f0:	683b      	ldr	r3, [r7, #0]
     4f2:	881b      	ldrh	r3, [r3, #0]
     4f4:	005b      	lsls	r3, r3, #1
     4f6:	2201      	movs	r2, #1
     4f8:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     4fa:	683b      	ldr	r3, [r7, #0]
     4fc:	7a5b      	ldrb	r3, [r3, #9]
     4fe:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     500:	4313      	orrs	r3, r2
     502:	001a      	movs	r2, r3
     504:	693b      	ldr	r3, [r7, #16]
     506:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
     508:	2300      	movs	r3, #0
}
     50a:	0018      	movs	r0, r3
     50c:	46bd      	mov	sp, r7
     50e:	b007      	add	sp, #28
     510:	bd90      	pop	{r4, r7, pc}
     512:	46c0      	nop			; (mov r8, r8)
     514:	000031b1 	.word	0x000031b1
     518:	fffbffff 	.word	0xfffbffff
     51c:	00003153 	.word	0x00003153
     520:	000030f5 	.word	0x000030f5

00000524 <i2c_master_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_read_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     524:	b580      	push	{r7, lr}
     526:	b082      	sub	sp, #8
     528:	af00      	add	r7, sp, #0
     52a:	6078      	str	r0, [r7, #4]
     52c:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     52e:	687b      	ldr	r3, [r7, #4]
     530:	8b9b      	ldrh	r3, [r3, #28]
     532:	b29b      	uxth	r3, r3
     534:	2b00      	cmp	r3, #0
     536:	d001      	beq.n	53c <i2c_master_read_packet_job+0x18>
		return STATUS_BUSY;
     538:	2305      	movs	r3, #5
     53a:	e00c      	b.n	556 <i2c_master_read_packet_job+0x32>
	}

	/* Make sure we send STOP */
	module->send_stop = true;
     53c:	687b      	ldr	r3, [r7, #4]
     53e:	2201      	movs	r2, #1
     540:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     542:	687b      	ldr	r3, [r7, #4]
     544:	2201      	movs	r2, #1
     546:	72da      	strb	r2, [r3, #11]
	/* Start reading */
	return _i2c_master_read_packet(module, packet);
     548:	683a      	ldr	r2, [r7, #0]
     54a:	687b      	ldr	r3, [r7, #4]
     54c:	0011      	movs	r1, r2
     54e:	0018      	movs	r0, r3
     550:	4b03      	ldr	r3, [pc, #12]	; (560 <i2c_master_read_packet_job+0x3c>)
     552:	4798      	blx	r3
     554:	0003      	movs	r3, r0
}
     556:	0018      	movs	r0, r3
     558:	46bd      	mov	sp, r7
     55a:	b002      	add	sp, #8
     55c:	bd80      	pop	{r7, pc}
     55e:	46c0      	nop			; (mov r8, r8)
     560:	000003cd 	.word	0x000003cd

00000564 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     564:	b580      	push	{r7, lr}
     566:	b084      	sub	sp, #16
     568:	af00      	add	r7, sp, #0
     56a:	6078      	str	r0, [r7, #4]
     56c:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     56e:	687b      	ldr	r3, [r7, #4]
     570:	681b      	ldr	r3, [r3, #0]
     572:	60fb      	str	r3, [r7, #12]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     574:	683b      	ldr	r3, [r7, #0]
     576:	7a5b      	ldrb	r3, [r3, #9]
     578:	2b00      	cmp	r3, #0
     57a:	d006      	beq.n	58a <_i2c_master_write_packet+0x26>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     57c:	683b      	ldr	r3, [r7, #0]
     57e:	7a9a      	ldrb	r2, [r3, #10]
     580:	687b      	ldr	r3, [r7, #4]
     582:	0011      	movs	r1, r2
     584:	0018      	movs	r0, r3
     586:	4b1e      	ldr	r3, [pc, #120]	; (600 <_i2c_master_write_packet+0x9c>)
     588:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     58a:	68fb      	ldr	r3, [r7, #12]
     58c:	685b      	ldr	r3, [r3, #4]
     58e:	4a1d      	ldr	r2, [pc, #116]	; (604 <_i2c_master_write_packet+0xa0>)
     590:	401a      	ands	r2, r3
     592:	68fb      	ldr	r3, [r7, #12]
     594:	605a      	str	r2, [r3, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
     596:	683b      	ldr	r3, [r7, #0]
     598:	685a      	ldr	r2, [r3, #4]
     59a:	687b      	ldr	r3, [r7, #4]
     59c:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
     59e:	683b      	ldr	r3, [r7, #0]
     5a0:	885a      	ldrh	r2, [r3, #2]
     5a2:	687b      	ldr	r3, [r7, #4]
     5a4:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
     5a6:	687b      	ldr	r3, [r7, #4]
     5a8:	2224      	movs	r2, #36	; 0x24
     5aa:	2100      	movs	r1, #0
     5ac:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
     5ae:	687b      	ldr	r3, [r7, #4]
     5b0:	2225      	movs	r2, #37	; 0x25
     5b2:	2105      	movs	r1, #5
     5b4:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
     5b6:	68fb      	ldr	r3, [r7, #12]
     5b8:	2203      	movs	r2, #3
     5ba:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
     5bc:	683b      	ldr	r3, [r7, #0]
     5be:	7a1b      	ldrb	r3, [r3, #8]
     5c0:	2b00      	cmp	r3, #0
     5c2:	d00d      	beq.n	5e0 <_i2c_master_write_packet+0x7c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5c4:	683b      	ldr	r3, [r7, #0]
     5c6:	881b      	ldrh	r3, [r3, #0]
     5c8:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     5ca:	683b      	ldr	r3, [r7, #0]
     5cc:	7a5b      	ldrb	r3, [r3, #9]
     5ce:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5d0:	4313      	orrs	r3, r2
     5d2:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     5d4:	2380      	movs	r3, #128	; 0x80
     5d6:	021b      	lsls	r3, r3, #8
     5d8:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5da:	68fb      	ldr	r3, [r7, #12]
     5dc:	625a      	str	r2, [r3, #36]	; 0x24
     5de:	e009      	b.n	5f4 <_i2c_master_write_packet+0x90>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5e0:	683b      	ldr	r3, [r7, #0]
     5e2:	881b      	ldrh	r3, [r3, #0]
     5e4:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     5e6:	683b      	ldr	r3, [r7, #0]
     5e8:	7a5b      	ldrb	r3, [r3, #9]
     5ea:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5ec:	4313      	orrs	r3, r2
     5ee:	001a      	movs	r2, r3
     5f0:	68fb      	ldr	r3, [r7, #12]
     5f2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
     5f4:	2300      	movs	r3, #0
}
     5f6:	0018      	movs	r0, r3
     5f8:	46bd      	mov	sp, r7
     5fa:	b004      	add	sp, #16
     5fc:	bd80      	pop	{r7, pc}
     5fe:	46c0      	nop			; (mov r8, r8)
     600:	000031b1 	.word	0x000031b1
     604:	fffbffff 	.word	0xfffbffff

00000608 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     608:	b580      	push	{r7, lr}
     60a:	b082      	sub	sp, #8
     60c:	af00      	add	r7, sp, #0
     60e:	6078      	str	r0, [r7, #4]
     610:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
     612:	687b      	ldr	r3, [r7, #4]
     614:	8b9b      	ldrh	r3, [r3, #28]
     616:	b29b      	uxth	r3, r3
     618:	2b00      	cmp	r3, #0
     61a:	d001      	beq.n	620 <i2c_master_write_packet_job+0x18>
		return STATUS_BUSY;
     61c:	2305      	movs	r3, #5
     61e:	e00c      	b.n	63a <i2c_master_write_packet_job+0x32>
	}

	/* Make sure we send STOP at end*/
	module->send_stop = true;
     620:	687b      	ldr	r3, [r7, #4]
     622:	2201      	movs	r2, #1
     624:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     626:	687b      	ldr	r3, [r7, #4]
     628:	2201      	movs	r2, #1
     62a:	72da      	strb	r2, [r3, #11]
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
     62c:	683a      	ldr	r2, [r7, #0]
     62e:	687b      	ldr	r3, [r7, #4]
     630:	0011      	movs	r1, r2
     632:	0018      	movs	r0, r3
     634:	4b03      	ldr	r3, [pc, #12]	; (644 <i2c_master_write_packet_job+0x3c>)
     636:	4798      	blx	r3
     638:	0003      	movs	r3, r0
}
     63a:	0018      	movs	r0, r3
     63c:	46bd      	mov	sp, r7
     63e:	b002      	add	sp, #8
     640:	bd80      	pop	{r7, pc}
     642:	46c0      	nop			; (mov r8, r8)
     644:	00000565 	.word	0x00000565

00000648 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     648:	b580      	push	{r7, lr}
     64a:	b086      	sub	sp, #24
     64c:	af00      	add	r7, sp, #0
     64e:	0002      	movs	r2, r0
     650:	1dfb      	adds	r3, r7, #7
     652:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
     654:	1dfb      	adds	r3, r7, #7
     656:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
     658:	4b93      	ldr	r3, [pc, #588]	; (8a8 <_i2c_master_interrupt_handler+0x260>)
     65a:	0092      	lsls	r2, r2, #2
     65c:	58d3      	ldr	r3, [r2, r3]
     65e:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     660:	697b      	ldr	r3, [r7, #20]
     662:	681b      	ldr	r3, [r3, #0]
     664:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     666:	693b      	ldr	r3, [r7, #16]
     668:	681b      	ldr	r3, [r3, #0]
     66a:	011b      	lsls	r3, r3, #4
     66c:	0fdb      	lsrs	r3, r3, #31
     66e:	b2db      	uxtb	r3, r3
     670:	001a      	movs	r2, r3
     672:	230f      	movs	r3, #15
     674:	18fb      	adds	r3, r7, r3
     676:	1e51      	subs	r1, r2, #1
     678:	418a      	sbcs	r2, r1
     67a:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     67c:	230e      	movs	r3, #14
     67e:	18fb      	adds	r3, r7, r3
     680:	697a      	ldr	r2, [r7, #20]
     682:	7e52      	ldrb	r2, [r2, #25]
     684:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
     686:	697b      	ldr	r3, [r7, #20]
     688:	7e1b      	ldrb	r3, [r3, #24]
     68a:	b2da      	uxtb	r2, r3
     68c:	230e      	movs	r3, #14
     68e:	18fb      	adds	r3, r7, r3
     690:	210e      	movs	r1, #14
     692:	1879      	adds	r1, r7, r1
     694:	7809      	ldrb	r1, [r1, #0]
     696:	400a      	ands	r2, r1
     698:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     69a:	697b      	ldr	r3, [r7, #20]
     69c:	8b5b      	ldrh	r3, [r3, #26]
     69e:	b29b      	uxth	r3, r3
     6a0:	2b00      	cmp	r3, #0
     6a2:	d109      	bne.n	6b8 <_i2c_master_interrupt_handler+0x70>
     6a4:	697b      	ldr	r3, [r7, #20]
     6a6:	8b9b      	ldrh	r3, [r3, #28]
     6a8:	b29b      	uxth	r3, r3
     6aa:	2b00      	cmp	r3, #0
     6ac:	d004      	beq.n	6b8 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
     6ae:	697b      	ldr	r3, [r7, #20]
     6b0:	0018      	movs	r0, r3
     6b2:	4b7e      	ldr	r3, [pc, #504]	; (8ac <_i2c_master_interrupt_handler+0x264>)
     6b4:	4798      	blx	r3
     6b6:	e070      	b.n	79a <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     6b8:	697b      	ldr	r3, [r7, #20]
     6ba:	8b5b      	ldrh	r3, [r3, #26]
     6bc:	b29b      	uxth	r3, r3
     6be:	2b00      	cmp	r3, #0
     6c0:	d039      	beq.n	736 <_i2c_master_interrupt_handler+0xee>
     6c2:	697b      	ldr	r3, [r7, #20]
     6c4:	8b9b      	ldrh	r3, [r3, #28]
     6c6:	b29b      	uxth	r3, r3
     6c8:	2b00      	cmp	r3, #0
     6ca:	d134      	bne.n	736 <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
     6cc:	697b      	ldr	r3, [r7, #20]
     6ce:	2225      	movs	r2, #37	; 0x25
     6d0:	5c9b      	ldrb	r3, [r3, r2]
     6d2:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     6d4:	2b05      	cmp	r3, #5
     6d6:	d12e      	bne.n	736 <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     6d8:	697b      	ldr	r3, [r7, #20]
     6da:	2224      	movs	r2, #36	; 0x24
     6dc:	5c9b      	ldrb	r3, [r3, r2]
     6de:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
     6e0:	2b00      	cmp	r3, #0
     6e2:	d128      	bne.n	736 <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     6e4:	693b      	ldr	r3, [r7, #16]
     6e6:	2203      	movs	r2, #3
     6e8:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     6ea:	697b      	ldr	r3, [r7, #20]
     6ec:	2200      	movs	r2, #0
     6ee:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
     6f0:	697b      	ldr	r3, [r7, #20]
     6f2:	2225      	movs	r2, #37	; 0x25
     6f4:	2100      	movs	r1, #0
     6f6:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
     6f8:	697b      	ldr	r3, [r7, #20]
     6fa:	7a9b      	ldrb	r3, [r3, #10]
     6fc:	2b00      	cmp	r3, #0
     6fe:	d00b      	beq.n	718 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     700:	697b      	ldr	r3, [r7, #20]
     702:	0018      	movs	r0, r3
     704:	4b6a      	ldr	r3, [pc, #424]	; (8b0 <_i2c_master_interrupt_handler+0x268>)
     706:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     708:	693b      	ldr	r3, [r7, #16]
     70a:	685b      	ldr	r3, [r3, #4]
     70c:	22c0      	movs	r2, #192	; 0xc0
     70e:	0292      	lsls	r2, r2, #10
     710:	431a      	orrs	r2, r3
     712:	693b      	ldr	r3, [r7, #16]
     714:	605a      	str	r2, [r3, #4]
     716:	e002      	b.n	71e <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     718:	693b      	ldr	r3, [r7, #16]
     71a:	2201      	movs	r2, #1
     71c:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     71e:	230e      	movs	r3, #14
     720:	18fb      	adds	r3, r7, r3
     722:	781b      	ldrb	r3, [r3, #0]
     724:	2201      	movs	r2, #1
     726:	4013      	ands	r3, r2
     728:	d037      	beq.n	79a <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     72a:	697b      	ldr	r3, [r7, #20]
     72c:	68db      	ldr	r3, [r3, #12]
     72e:	697a      	ldr	r2, [r7, #20]
     730:	0010      	movs	r0, r2
     732:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     734:	e031      	b.n	79a <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     736:	697b      	ldr	r3, [r7, #20]
     738:	8b5b      	ldrh	r3, [r3, #26]
     73a:	b29b      	uxth	r3, r3
     73c:	2b00      	cmp	r3, #0
     73e:	d02c      	beq.n	79a <_i2c_master_interrupt_handler+0x152>
     740:	697b      	ldr	r3, [r7, #20]
     742:	8b9b      	ldrh	r3, [r3, #28]
     744:	b29b      	uxth	r3, r3
     746:	2b00      	cmp	r3, #0
     748:	d027      	beq.n	79a <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     74a:	693b      	ldr	r3, [r7, #16]
     74c:	8b5b      	ldrh	r3, [r3, #26]
     74e:	b29b      	uxth	r3, r3
     750:	001a      	movs	r2, r3
     752:	2320      	movs	r3, #32
     754:	4013      	ands	r3, r2
     756:	d111      	bne.n	77c <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     758:	230f      	movs	r3, #15
     75a:	18fb      	adds	r3, r7, r3
     75c:	781b      	ldrb	r3, [r3, #0]
     75e:	2201      	movs	r2, #1
     760:	4053      	eors	r3, r2
     762:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     764:	2b00      	cmp	r3, #0
     766:	d104      	bne.n	772 <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     768:	697b      	ldr	r3, [r7, #20]
     76a:	8b9b      	ldrh	r3, [r3, #28]
     76c:	b29b      	uxth	r3, r3
     76e:	2b01      	cmp	r3, #1
     770:	d004      	beq.n	77c <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
     772:	697b      	ldr	r3, [r7, #20]
     774:	2225      	movs	r2, #37	; 0x25
     776:	2141      	movs	r1, #65	; 0x41
     778:	5499      	strb	r1, [r3, r2]
     77a:	e00e      	b.n	79a <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     77c:	697b      	ldr	r3, [r7, #20]
     77e:	2224      	movs	r2, #36	; 0x24
     780:	5c9b      	ldrb	r3, [r3, r2]
     782:	b2db      	uxtb	r3, r3
     784:	2b00      	cmp	r3, #0
     786:	d104      	bne.n	792 <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
     788:	697b      	ldr	r3, [r7, #20]
     78a:	0018      	movs	r0, r3
     78c:	4b49      	ldr	r3, [pc, #292]	; (8b4 <_i2c_master_interrupt_handler+0x26c>)
     78e:	4798      	blx	r3
     790:	e003      	b.n	79a <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
     792:	697b      	ldr	r3, [r7, #20]
     794:	0018      	movs	r0, r3
     796:	4b48      	ldr	r3, [pc, #288]	; (8b8 <_i2c_master_interrupt_handler+0x270>)
     798:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     79a:	697b      	ldr	r3, [r7, #20]
     79c:	8b5b      	ldrh	r3, [r3, #26]
     79e:	b29b      	uxth	r3, r3
     7a0:	2b00      	cmp	r3, #0
     7a2:	d047      	beq.n	834 <_i2c_master_interrupt_handler+0x1ec>
     7a4:	697b      	ldr	r3, [r7, #20]
     7a6:	8b9b      	ldrh	r3, [r3, #28]
     7a8:	b29b      	uxth	r3, r3
     7aa:	2b00      	cmp	r3, #0
     7ac:	d142      	bne.n	834 <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
     7ae:	697b      	ldr	r3, [r7, #20]
     7b0:	2225      	movs	r2, #37	; 0x25
     7b2:	5c9b      	ldrb	r3, [r3, r2]
     7b4:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     7b6:	2b05      	cmp	r3, #5
     7b8:	d13c      	bne.n	834 <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     7ba:	697b      	ldr	r3, [r7, #20]
     7bc:	2224      	movs	r2, #36	; 0x24
     7be:	5c9b      	ldrb	r3, [r3, r2]
     7c0:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
     7c2:	2b01      	cmp	r3, #1
     7c4:	d136      	bne.n	834 <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     7c6:	693b      	ldr	r3, [r7, #16]
     7c8:	7e1b      	ldrb	r3, [r3, #24]
     7ca:	b2db      	uxtb	r3, r3
     7cc:	001a      	movs	r2, r3
     7ce:	2302      	movs	r3, #2
     7d0:	4013      	ands	r3, r2
     7d2:	d002      	beq.n	7da <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     7d4:	693b      	ldr	r3, [r7, #16]
     7d6:	2202      	movs	r2, #2
     7d8:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     7da:	693b      	ldr	r3, [r7, #16]
     7dc:	2203      	movs	r2, #3
     7de:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
     7e0:	697b      	ldr	r3, [r7, #20]
     7e2:	2200      	movs	r2, #0
     7e4:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
     7e6:	697b      	ldr	r3, [r7, #20]
     7e8:	2225      	movs	r2, #37	; 0x25
     7ea:	2100      	movs	r1, #0
     7ec:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     7ee:	230e      	movs	r3, #14
     7f0:	18fb      	adds	r3, r7, r3
     7f2:	781b      	ldrb	r3, [r3, #0]
     7f4:	2202      	movs	r2, #2
     7f6:	4013      	ands	r3, r2
     7f8:	d00b      	beq.n	812 <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     7fa:	697b      	ldr	r3, [r7, #20]
     7fc:	2224      	movs	r2, #36	; 0x24
     7fe:	5c9b      	ldrb	r3, [r3, r2]
     800:	b2db      	uxtb	r3, r3
     802:	2b01      	cmp	r3, #1
     804:	d105      	bne.n	812 <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     806:	697b      	ldr	r3, [r7, #20]
     808:	691b      	ldr	r3, [r3, #16]
     80a:	697a      	ldr	r2, [r7, #20]
     80c:	0010      	movs	r0, r2
     80e:	4798      	blx	r3
     810:	e010      	b.n	834 <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     812:	230e      	movs	r3, #14
     814:	18fb      	adds	r3, r7, r3
     816:	781b      	ldrb	r3, [r3, #0]
     818:	2201      	movs	r2, #1
     81a:	4013      	ands	r3, r2
     81c:	d00a      	beq.n	834 <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     81e:	697b      	ldr	r3, [r7, #20]
     820:	2224      	movs	r2, #36	; 0x24
     822:	5c9b      	ldrb	r3, [r3, r2]
     824:	b2db      	uxtb	r3, r3
     826:	2b00      	cmp	r3, #0
     828:	d104      	bne.n	834 <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     82a:	697b      	ldr	r3, [r7, #20]
     82c:	68db      	ldr	r3, [r3, #12]
     82e:	697a      	ldr	r2, [r7, #20]
     830:	0010      	movs	r0, r2
     832:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     834:	697b      	ldr	r3, [r7, #20]
     836:	2225      	movs	r2, #37	; 0x25
     838:	5c9b      	ldrb	r3, [r3, r2]
     83a:	b2db      	uxtb	r3, r3
     83c:	2b05      	cmp	r3, #5
     83e:	d02e      	beq.n	89e <_i2c_master_interrupt_handler+0x256>
     840:	697b      	ldr	r3, [r7, #20]
     842:	2225      	movs	r2, #37	; 0x25
     844:	5c9b      	ldrb	r3, [r3, r2]
     846:	b2db      	uxtb	r3, r3
     848:	2b00      	cmp	r3, #0
     84a:	d028      	beq.n	89e <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     84c:	693b      	ldr	r3, [r7, #16]
     84e:	2203      	movs	r2, #3
     850:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     852:	697b      	ldr	r3, [r7, #20]
     854:	2200      	movs	r2, #0
     856:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
     858:	697b      	ldr	r3, [r7, #20]
     85a:	2200      	movs	r2, #0
     85c:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     85e:	697b      	ldr	r3, [r7, #20]
     860:	2225      	movs	r2, #37	; 0x25
     862:	5c9b      	ldrb	r3, [r3, r2]
     864:	b2db      	uxtb	r3, r3
     866:	2b41      	cmp	r3, #65	; 0x41
     868:	d00e      	beq.n	888 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
     86a:	697b      	ldr	r3, [r7, #20]
     86c:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     86e:	2b00      	cmp	r3, #0
     870:	d00a      	beq.n	888 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
     872:	697b      	ldr	r3, [r7, #20]
     874:	0018      	movs	r0, r3
     876:	4b0e      	ldr	r3, [pc, #56]	; (8b0 <_i2c_master_interrupt_handler+0x268>)
     878:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     87a:	693b      	ldr	r3, [r7, #16]
     87c:	685b      	ldr	r3, [r3, #4]
     87e:	22e0      	movs	r2, #224	; 0xe0
     880:	02d2      	lsls	r2, r2, #11
     882:	431a      	orrs	r2, r3
     884:	693b      	ldr	r3, [r7, #16]
     886:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     888:	230e      	movs	r3, #14
     88a:	18fb      	adds	r3, r7, r3
     88c:	781b      	ldrb	r3, [r3, #0]
     88e:	2204      	movs	r2, #4
     890:	4013      	ands	r3, r2
     892:	d004      	beq.n	89e <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     894:	697b      	ldr	r3, [r7, #20]
     896:	695b      	ldr	r3, [r3, #20]
     898:	697a      	ldr	r2, [r7, #20]
     89a:	0010      	movs	r0, r2
     89c:	4798      	blx	r3
		}
	}
}
     89e:	46c0      	nop			; (mov r8, r8)
     8a0:	46bd      	mov	sp, r7
     8a2:	b006      	add	sp, #24
     8a4:	bd80      	pop	{r7, pc}
     8a6:	46c0      	nop			; (mov r8, r8)
     8a8:	20004e6c 	.word	0x20004e6c
     8ac:	000002c9 	.word	0x000002c9
     8b0:	00000139 	.word	0x00000139
     8b4:	0000024d 	.word	0x0000024d
     8b8:	0000015d 	.word	0x0000015d

000008bc <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
     8bc:	b580      	push	{r7, lr}
     8be:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
     8c0:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
     8c4:	4b02      	ldr	r3, [pc, #8]	; (8d0 <NVIC_SystemReset+0x14>)
     8c6:	4a03      	ldr	r2, [pc, #12]	; (8d4 <NVIC_SystemReset+0x18>)
     8c8:	60da      	str	r2, [r3, #12]
     8ca:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
     8ce:	e7fe      	b.n	8ce <NVIC_SystemReset+0x12>
     8d0:	e000ed00 	.word	0xe000ed00
     8d4:	05fa0004 	.word	0x05fa0004

000008d8 <system_reset>:
 * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources,
 * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set).
 *
 */
static inline void system_reset(void)
{
     8d8:	b580      	push	{r7, lr}
     8da:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
     8dc:	4b02      	ldr	r3, [pc, #8]	; (8e8 <system_reset+0x10>)
     8de:	4798      	blx	r3
}
     8e0:	46c0      	nop			; (mov r8, r8)
     8e2:	46bd      	mov	sp, r7
     8e4:	bd80      	pop	{r7, pc}
     8e6:	46c0      	nop			; (mov r8, r8)
     8e8:	000008bd 	.word	0x000008bd

000008ec <vCommandConsoleTask>:
/******************************************************************************
* CLI Thread
******************************************************************************/

void vCommandConsoleTask( void *pvParameters )
{
     8ec:	b580      	push	{r7, lr}
     8ee:	b086      	sub	sp, #24
     8f0:	af00      	add	r7, sp, #0
     8f2:	6078      	str	r0, [r7, #4]
//REGISTER COMMANDS HERE

FreeRTOS_CLIRegisterCommand( &xImuGetCommand );
     8f4:	4b95      	ldr	r3, [pc, #596]	; (b4c <vCommandConsoleTask+0x260>)
     8f6:	0018      	movs	r0, r3
     8f8:	4b95      	ldr	r3, [pc, #596]	; (b50 <vCommandConsoleTask+0x264>)
     8fa:	4798      	blx	r3
FreeRTOS_CLIRegisterCommand( &xClearScreen );
     8fc:	4b95      	ldr	r3, [pc, #596]	; (b54 <vCommandConsoleTask+0x268>)
     8fe:	0018      	movs	r0, r3
     900:	4b93      	ldr	r3, [pc, #588]	; (b50 <vCommandConsoleTask+0x264>)
     902:	4798      	blx	r3
FreeRTOS_CLIRegisterCommand( &xResetCommand );
     904:	4b94      	ldr	r3, [pc, #592]	; (b58 <vCommandConsoleTask+0x26c>)
     906:	0018      	movs	r0, r3
     908:	4b91      	ldr	r3, [pc, #580]	; (b50 <vCommandConsoleTask+0x264>)
     90a:	4798      	blx	r3
FreeRTOS_CLIRegisterCommand( &xNeotrellisTurnLEDCommand );
     90c:	4b93      	ldr	r3, [pc, #588]	; (b5c <vCommandConsoleTask+0x270>)
     90e:	0018      	movs	r0, r3
     910:	4b8f      	ldr	r3, [pc, #572]	; (b50 <vCommandConsoleTask+0x264>)
     912:	4798      	blx	r3

uint8_t cRxedChar[2], cInputIndex = 0;
     914:	2317      	movs	r3, #23
     916:	18fb      	adds	r3, r7, r3
     918:	2200      	movs	r2, #0
     91a:	701a      	strb	r2, [r3, #0]
    /* This code assumes the peripheral being used as the console has already
    been opened and configured, and is passed into the task as the task
    parameter.  Cast the task parameter to the correct type. */

    /* Send a welcome message to the user knows they are connected. */
    SerialConsoleWriteString( pcWelcomeMessage);
     91c:	4b90      	ldr	r3, [pc, #576]	; (b60 <vCommandConsoleTask+0x274>)
     91e:	0018      	movs	r0, r3
     920:	4b90      	ldr	r3, [pc, #576]	; (b64 <vCommandConsoleTask+0x278>)
     922:	4798      	blx	r3

	//Any semaphores/mutexes/etc you needed to be initialized, you can do them here
	cliCharReadySemaphore = xSemaphoreCreateBinary();
     924:	2203      	movs	r2, #3
     926:	2100      	movs	r1, #0
     928:	2001      	movs	r0, #1
     92a:	4b8f      	ldr	r3, [pc, #572]	; (b68 <vCommandConsoleTask+0x27c>)
     92c:	4798      	blx	r3
     92e:	0002      	movs	r2, r0
     930:	4b8e      	ldr	r3, [pc, #568]	; (b6c <vCommandConsoleTask+0x280>)
     932:	601a      	str	r2, [r3, #0]
	if(cliCharReadySemaphore == NULL)
     934:	4b8d      	ldr	r3, [pc, #564]	; (b6c <vCommandConsoleTask+0x280>)
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d107      	bne.n	94c <vCommandConsoleTask+0x60>
	{
		LogMessage(LOG_ERROR_LVL, "Could not allocate semaphore\r\n");
     93c:	4b8c      	ldr	r3, [pc, #560]	; (b70 <vCommandConsoleTask+0x284>)
     93e:	0019      	movs	r1, r3
     940:	2003      	movs	r0, #3
     942:	4b8c      	ldr	r3, [pc, #560]	; (b74 <vCommandConsoleTask+0x288>)
     944:	4798      	blx	r3
		vTaskSuspend( NULL );
     946:	2000      	movs	r0, #0
     948:	4b8b      	ldr	r3, [pc, #556]	; (b78 <vCommandConsoleTask+0x28c>)
     94a:	4798      	blx	r3


    for( ;; )
    {

	FreeRTOS_read(&cRxedChar[0]);
     94c:	230c      	movs	r3, #12
     94e:	18fb      	adds	r3, r7, r3
     950:	0018      	movs	r0, r3
     952:	4b8a      	ldr	r3, [pc, #552]	; (b7c <vCommandConsoleTask+0x290>)
     954:	4798      	blx	r3

	if( cRxedChar[0] == '\n' || cRxedChar[0] == '\r'  )
     956:	230c      	movs	r3, #12
     958:	18fb      	adds	r3, r7, r3
     95a:	781b      	ldrb	r3, [r3, #0]
     95c:	2b0a      	cmp	r3, #10
     95e:	d004      	beq.n	96a <vCommandConsoleTask+0x7e>
     960:	230c      	movs	r3, #12
     962:	18fb      	adds	r3, r7, r3
     964:	781b      	ldrb	r3, [r3, #0]
     966:	2b0d      	cmp	r3, #13
     968:	d137      	bne.n	9da <vCommandConsoleTask+0xee>
        {
            /* A newline character was received, so the input command string is
            complete and can be processed.  Transmit a line separator, just to
            make the output easier to read. */
            SerialConsoleWriteString("\r\n");
     96a:	4b85      	ldr	r3, [pc, #532]	; (b80 <vCommandConsoleTask+0x294>)
     96c:	0018      	movs	r0, r3
     96e:	4b7d      	ldr	r3, [pc, #500]	; (b64 <vCommandConsoleTask+0x278>)
     970:	4798      	blx	r3
			//Copy for last command
			isEscapeCode = false; pcEscapeCodePos = 0;
     972:	4b84      	ldr	r3, [pc, #528]	; (b84 <vCommandConsoleTask+0x298>)
     974:	2200      	movs	r2, #0
     976:	701a      	strb	r2, [r3, #0]
     978:	4b83      	ldr	r3, [pc, #524]	; (b88 <vCommandConsoleTask+0x29c>)
     97a:	2200      	movs	r2, #0
     97c:	701a      	strb	r2, [r3, #0]
			strncpy(pcLastCommand, pcInputString, MAX_INPUT_LENGTH_CLI-1);
     97e:	4983      	ldr	r1, [pc, #524]	; (b8c <vCommandConsoleTask+0x2a0>)
     980:	4b83      	ldr	r3, [pc, #524]	; (b90 <vCommandConsoleTask+0x2a4>)
     982:	2231      	movs	r2, #49	; 0x31
     984:	0018      	movs	r0, r3
     986:	4b83      	ldr	r3, [pc, #524]	; (b94 <vCommandConsoleTask+0x2a8>)
     988:	4798      	blx	r3
			pcLastCommand[MAX_INPUT_LENGTH_CLI-1] = 0;	//Ensure null termination
     98a:	4b81      	ldr	r3, [pc, #516]	; (b90 <vCommandConsoleTask+0x2a4>)
     98c:	2231      	movs	r2, #49	; 0x31
     98e:	2100      	movs	r1, #0
     990:	5499      	strb	r1, [r3, r2]
            do
            {
                /* Send the command string to the command interpreter.  Any
                output generated by the command interpreter will be placed in the
                pcOutputString buffer. */
                xMoreDataToFollow = FreeRTOS_CLIProcessCommand
     992:	4981      	ldr	r1, [pc, #516]	; (b98 <vCommandConsoleTask+0x2ac>)
     994:	4b7d      	ldr	r3, [pc, #500]	; (b8c <vCommandConsoleTask+0x2a0>)
     996:	2264      	movs	r2, #100	; 0x64
     998:	0018      	movs	r0, r3
     99a:	4b80      	ldr	r3, [pc, #512]	; (b9c <vCommandConsoleTask+0x2b0>)
     99c:	4798      	blx	r3
     99e:	0003      	movs	r3, r0
     9a0:	613b      	str	r3, [r7, #16]
                              );

                /* Write the output generated by the command interpreter to the
                console. */
				//Ensure it is null terminated
				pcOutputString[MAX_OUTPUT_LENGTH_CLI - 1] = 0;
     9a2:	4b7d      	ldr	r3, [pc, #500]	; (b98 <vCommandConsoleTask+0x2ac>)
     9a4:	2263      	movs	r2, #99	; 0x63
     9a6:	2100      	movs	r1, #0
     9a8:	5499      	strb	r1, [r3, r2]
                SerialConsoleWriteString(pcOutputString);
     9aa:	4b7b      	ldr	r3, [pc, #492]	; (b98 <vCommandConsoleTask+0x2ac>)
     9ac:	0018      	movs	r0, r3
     9ae:	4b6d      	ldr	r3, [pc, #436]	; (b64 <vCommandConsoleTask+0x278>)
     9b0:	4798      	blx	r3

            } while( xMoreDataToFollow != pdFALSE );
     9b2:	693b      	ldr	r3, [r7, #16]
     9b4:	2b00      	cmp	r3, #0
     9b6:	d1ec      	bne.n	992 <vCommandConsoleTask+0xa6>

            /* All the strings generated by the input command have been sent.
            Processing of the command is complete.  Clear the input string ready
            to receive the next command. */
            cInputIndex = 0;
     9b8:	2317      	movs	r3, #23
     9ba:	18fb      	adds	r3, r7, r3
     9bc:	2200      	movs	r2, #0
     9be:	701a      	strb	r2, [r3, #0]
            memset( pcInputString, 0x00, MAX_INPUT_LENGTH_CLI );
     9c0:	4b72      	ldr	r3, [pc, #456]	; (b8c <vCommandConsoleTask+0x2a0>)
     9c2:	2232      	movs	r2, #50	; 0x32
     9c4:	2100      	movs	r1, #0
     9c6:	0018      	movs	r0, r3
     9c8:	4b75      	ldr	r3, [pc, #468]	; (ba0 <vCommandConsoleTask+0x2b4>)
     9ca:	4798      	blx	r3
			memset( pcOutputString, 0, MAX_OUTPUT_LENGTH_CLI);
     9cc:	4b72      	ldr	r3, [pc, #456]	; (b98 <vCommandConsoleTask+0x2ac>)
     9ce:	2264      	movs	r2, #100	; 0x64
     9d0:	2100      	movs	r1, #0
     9d2:	0018      	movs	r0, r3
     9d4:	4b72      	ldr	r3, [pc, #456]	; (ba0 <vCommandConsoleTask+0x2b4>)
     9d6:	4798      	blx	r3
     9d8:	e0b6      	b.n	b48 <vCommandConsoleTask+0x25c>
        {
		            /* The if() clause performs the processing after a newline character
            is received.  This else clause performs the processing if any other
            character is received. */
		
			if (true == isEscapeCode) {
     9da:	4b6a      	ldr	r3, [pc, #424]	; (b84 <vCommandConsoleTask+0x298>)
     9dc:	781b      	ldrb	r3, [r3, #0]
     9de:	2b00      	cmp	r3, #0
     9e0:	d059      	beq.n	a96 <vCommandConsoleTask+0x1aa>

				if(pcEscapeCodePos < CLI_PC_ESCAPE_CODE_SIZE) {
     9e2:	4b69      	ldr	r3, [pc, #420]	; (b88 <vCommandConsoleTask+0x29c>)
     9e4:	781b      	ldrb	r3, [r3, #0]
     9e6:	2b03      	cmp	r3, #3
     9e8:	d80c      	bhi.n	a04 <vCommandConsoleTask+0x118>
					pcEscapeCodes[pcEscapeCodePos++] = cRxedChar[0];
     9ea:	4b67      	ldr	r3, [pc, #412]	; (b88 <vCommandConsoleTask+0x29c>)
     9ec:	781b      	ldrb	r3, [r3, #0]
     9ee:	1c5a      	adds	r2, r3, #1
     9f0:	b2d1      	uxtb	r1, r2
     9f2:	4a65      	ldr	r2, [pc, #404]	; (b88 <vCommandConsoleTask+0x29c>)
     9f4:	7011      	strb	r1, [r2, #0]
     9f6:	001a      	movs	r2, r3
     9f8:	230c      	movs	r3, #12
     9fa:	18fb      	adds	r3, r7, r3
     9fc:	7819      	ldrb	r1, [r3, #0]
     9fe:	4b69      	ldr	r3, [pc, #420]	; (ba4 <vCommandConsoleTask+0x2b8>)
     a00:	5499      	strb	r1, [r3, r2]
     a02:	e005      	b.n	a10 <vCommandConsoleTask+0x124>
				}
				else {
					isEscapeCode = false; pcEscapeCodePos = 0;
     a04:	4b5f      	ldr	r3, [pc, #380]	; (b84 <vCommandConsoleTask+0x298>)
     a06:	2200      	movs	r2, #0
     a08:	701a      	strb	r2, [r3, #0]
     a0a:	4b5f      	ldr	r3, [pc, #380]	; (b88 <vCommandConsoleTask+0x29c>)
     a0c:	2200      	movs	r2, #0
     a0e:	701a      	strb	r2, [r3, #0]
				}
			
				if (pcEscapeCodePos >= CLI_PC_MIN_ESCAPE_CODE_SIZE) {
     a10:	4b5d      	ldr	r3, [pc, #372]	; (b88 <vCommandConsoleTask+0x29c>)
     a12:	781b      	ldrb	r3, [r3, #0]
     a14:	2b01      	cmp	r3, #1
     a16:	d999      	bls.n	94c <vCommandConsoleTask+0x60>
				
					// UP ARROW SHOW LAST COMMAND
					if(strcasecmp(pcEscapeCodes, "oa"))	{
     a18:	4a63      	ldr	r2, [pc, #396]	; (ba8 <vCommandConsoleTask+0x2bc>)
     a1a:	4b62      	ldr	r3, [pc, #392]	; (ba4 <vCommandConsoleTask+0x2b8>)
     a1c:	0011      	movs	r1, r2
     a1e:	0018      	movs	r0, r3
     a20:	4b62      	ldr	r3, [pc, #392]	; (bac <vCommandConsoleTask+0x2c0>)
     a22:	4798      	blx	r3
     a24:	1e03      	subs	r3, r0, #0
     a26:	d02f      	beq.n	a88 <vCommandConsoleTask+0x19c>
                            /// Delete current line and add prompt (">")
                            sprintf(pcInputString, "%c[2K\r>", 27);
     a28:	4961      	ldr	r1, [pc, #388]	; (bb0 <vCommandConsoleTask+0x2c4>)
     a2a:	4b58      	ldr	r3, [pc, #352]	; (b8c <vCommandConsoleTask+0x2a0>)
     a2c:	221b      	movs	r2, #27
     a2e:	0018      	movs	r0, r3
     a30:	4b60      	ldr	r3, [pc, #384]	; (bb4 <vCommandConsoleTask+0x2c8>)
     a32:	4798      	blx	r3
				            SerialConsoleWriteString((char*)pcInputString);
     a34:	4b55      	ldr	r3, [pc, #340]	; (b8c <vCommandConsoleTask+0x2a0>)
     a36:	0018      	movs	r0, r3
     a38:	4b4a      	ldr	r3, [pc, #296]	; (b64 <vCommandConsoleTask+0x278>)
     a3a:	4798      	blx	r3
                            /// Clear input buffer
                            cInputIndex = 0;
     a3c:	2317      	movs	r3, #23
     a3e:	18fb      	adds	r3, r7, r3
     a40:	2200      	movs	r2, #0
     a42:	701a      	strb	r2, [r3, #0]
                            memset( pcInputString, 0x00, MAX_INPUT_LENGTH_CLI );
     a44:	4b51      	ldr	r3, [pc, #324]	; (b8c <vCommandConsoleTask+0x2a0>)
     a46:	2232      	movs	r2, #50	; 0x32
     a48:	2100      	movs	r1, #0
     a4a:	0018      	movs	r0, r3
     a4c:	4b54      	ldr	r3, [pc, #336]	; (ba0 <vCommandConsoleTask+0x2b4>)
     a4e:	4798      	blx	r3
                        /// Send last command
						strncpy(pcInputString, pcLastCommand, MAX_INPUT_LENGTH_CLI - 1); 	
     a50:	494f      	ldr	r1, [pc, #316]	; (b90 <vCommandConsoleTask+0x2a4>)
     a52:	4b4e      	ldr	r3, [pc, #312]	; (b8c <vCommandConsoleTask+0x2a0>)
     a54:	2231      	movs	r2, #49	; 0x31
     a56:	0018      	movs	r0, r3
     a58:	4b4e      	ldr	r3, [pc, #312]	; (b94 <vCommandConsoleTask+0x2a8>)
     a5a:	4798      	blx	r3
                        cInputIndex = (strlen(pcInputString) < MAX_INPUT_LENGTH_CLI - 1) ? strlen(pcLastCommand) : MAX_INPUT_LENGTH_CLI - 1;
     a5c:	4b4b      	ldr	r3, [pc, #300]	; (b8c <vCommandConsoleTask+0x2a0>)
     a5e:	0018      	movs	r0, r3
     a60:	4b55      	ldr	r3, [pc, #340]	; (bb8 <vCommandConsoleTask+0x2cc>)
     a62:	4798      	blx	r3
     a64:	0003      	movs	r3, r0
     a66:	2b30      	cmp	r3, #48	; 0x30
     a68:	d806      	bhi.n	a78 <vCommandConsoleTask+0x18c>
     a6a:	4b49      	ldr	r3, [pc, #292]	; (b90 <vCommandConsoleTask+0x2a4>)
     a6c:	0018      	movs	r0, r3
     a6e:	4b52      	ldr	r3, [pc, #328]	; (bb8 <vCommandConsoleTask+0x2cc>)
     a70:	4798      	blx	r3
     a72:	0003      	movs	r3, r0
     a74:	b2da      	uxtb	r2, r3
     a76:	e000      	b.n	a7a <vCommandConsoleTask+0x18e>
     a78:	2231      	movs	r2, #49	; 0x31
     a7a:	2317      	movs	r3, #23
     a7c:	18fb      	adds	r3, r7, r3
     a7e:	701a      	strb	r2, [r3, #0]
						SerialConsoleWriteString(pcInputString);
     a80:	4b42      	ldr	r3, [pc, #264]	; (b8c <vCommandConsoleTask+0x2a0>)
     a82:	0018      	movs	r0, r3
     a84:	4b37      	ldr	r3, [pc, #220]	; (b64 <vCommandConsoleTask+0x278>)
     a86:	4798      	blx	r3
					}
				
					isEscapeCode = false; pcEscapeCodePos = 0;
     a88:	4b3e      	ldr	r3, [pc, #248]	; (b84 <vCommandConsoleTask+0x298>)
     a8a:	2200      	movs	r2, #0
     a8c:	701a      	strb	r2, [r3, #0]
     a8e:	4b3e      	ldr	r3, [pc, #248]	; (b88 <vCommandConsoleTask+0x29c>)
     a90:	2200      	movs	r2, #0
     a92:	701a      	strb	r2, [r3, #0]
     a94:	e75a      	b.n	94c <vCommandConsoleTask+0x60>
			}
            /* The if() clause performs the processing after a newline character
            is received.  This else clause performs the processing if any other
            character is received. */

            else if( cRxedChar[0] == '\r' )
     a96:	230c      	movs	r3, #12
     a98:	18fb      	adds	r3, r7, r3
     a9a:	781b      	ldrb	r3, [r3, #0]
     a9c:	2b0d      	cmp	r3, #13
     a9e:	d100      	bne.n	aa2 <vCommandConsoleTask+0x1b6>
     aa0:	e754      	b.n	94c <vCommandConsoleTask+0x60>
            {
                /* Ignore carriage returns. */
            }
            else if( cRxedChar[0] == ASCII_BACKSPACE || cRxedChar[0] == ASCII_DELETE )
     aa2:	230c      	movs	r3, #12
     aa4:	18fb      	adds	r3, r7, r3
     aa6:	781b      	ldrb	r3, [r3, #0]
     aa8:	2b08      	cmp	r3, #8
     aaa:	d004      	beq.n	ab6 <vCommandConsoleTask+0x1ca>
     aac:	230c      	movs	r3, #12
     aae:	18fb      	adds	r3, r7, r3
     ab0:	781b      	ldrb	r3, [r3, #0]
     ab2:	2b7f      	cmp	r3, #127	; 0x7f
     ab4:	d11c      	bne.n	af0 <vCommandConsoleTask+0x204>
            {
				char erase[4] = {0x08, 0x20, 0x08, 0x00};
     ab6:	2308      	movs	r3, #8
     ab8:	18fb      	adds	r3, r7, r3
     aba:	4a40      	ldr	r2, [pc, #256]	; (bbc <vCommandConsoleTask+0x2d0>)
     abc:	6812      	ldr	r2, [r2, #0]
     abe:	601a      	str	r2, [r3, #0]
				SerialConsoleWriteString(erase);
     ac0:	2308      	movs	r3, #8
     ac2:	18fb      	adds	r3, r7, r3
     ac4:	0018      	movs	r0, r3
     ac6:	4b27      	ldr	r3, [pc, #156]	; (b64 <vCommandConsoleTask+0x278>)
     ac8:	4798      	blx	r3
                /* Backspace was pressed.  Erase the last character in the input
                buffer - if there are any. */
                if( cInputIndex > 0 )
     aca:	2317      	movs	r3, #23
     acc:	18fb      	adds	r3, r7, r3
     ace:	781b      	ldrb	r3, [r3, #0]
     ad0:	2b00      	cmp	r3, #0
     ad2:	d038      	beq.n	b46 <vCommandConsoleTask+0x25a>
                {
                    cInputIndex--;
     ad4:	2317      	movs	r3, #23
     ad6:	18fb      	adds	r3, r7, r3
     ad8:	781a      	ldrb	r2, [r3, #0]
     ada:	2317      	movs	r3, #23
     adc:	18fb      	adds	r3, r7, r3
     ade:	3a01      	subs	r2, #1
     ae0:	701a      	strb	r2, [r3, #0]
                    pcInputString[ cInputIndex ] = 0;
     ae2:	2317      	movs	r3, #23
     ae4:	18fb      	adds	r3, r7, r3
     ae6:	781b      	ldrb	r3, [r3, #0]
     ae8:	4a28      	ldr	r2, [pc, #160]	; (b8c <vCommandConsoleTask+0x2a0>)
     aea:	2100      	movs	r1, #0
     aec:	54d1      	strb	r1, [r2, r3]
            {
     aee:	e02a      	b.n	b46 <vCommandConsoleTask+0x25a>
                }
            }
			// ESC
			else if( cRxedChar[0] == ASCII_ESC) {
     af0:	230c      	movs	r3, #12
     af2:	18fb      	adds	r3, r7, r3
     af4:	781b      	ldrb	r3, [r3, #0]
     af6:	2b1b      	cmp	r3, #27
     af8:	d106      	bne.n	b08 <vCommandConsoleTask+0x21c>
				isEscapeCode = true; //Next characters will be code arguments
     afa:	4b22      	ldr	r3, [pc, #136]	; (b84 <vCommandConsoleTask+0x298>)
     afc:	2201      	movs	r2, #1
     afe:	701a      	strb	r2, [r3, #0]
				pcEscapeCodePos = 0;
     b00:	4b21      	ldr	r3, [pc, #132]	; (b88 <vCommandConsoleTask+0x29c>)
     b02:	2200      	movs	r2, #0
     b04:	701a      	strb	r2, [r3, #0]
     b06:	e721      	b.n	94c <vCommandConsoleTask+0x60>
            {
                /* A character was entered.  It was not a new line, backspace
                or carriage return, so it is accepted as part of the input and
                placed into the input buffer.  When a n is entered the complete
                string will be passed to the command interpreter. */
                if( cInputIndex < MAX_INPUT_LENGTH_CLI )
     b08:	2317      	movs	r3, #23
     b0a:	18fb      	adds	r3, r7, r3
     b0c:	781b      	ldrb	r3, [r3, #0]
     b0e:	2b31      	cmp	r3, #49	; 0x31
     b10:	d80f      	bhi.n	b32 <vCommandConsoleTask+0x246>
                {
                    pcInputString[ cInputIndex ] = cRxedChar[0];
     b12:	2317      	movs	r3, #23
     b14:	18fb      	adds	r3, r7, r3
     b16:	781b      	ldrb	r3, [r3, #0]
     b18:	220c      	movs	r2, #12
     b1a:	18ba      	adds	r2, r7, r2
     b1c:	7812      	ldrb	r2, [r2, #0]
     b1e:	b251      	sxtb	r1, r2
     b20:	4a1a      	ldr	r2, [pc, #104]	; (b8c <vCommandConsoleTask+0x2a0>)
     b22:	54d1      	strb	r1, [r2, r3]
                    cInputIndex++;
     b24:	2317      	movs	r3, #23
     b26:	18fb      	adds	r3, r7, r3
     b28:	781a      	ldrb	r2, [r3, #0]
     b2a:	2317      	movs	r3, #23
     b2c:	18fb      	adds	r3, r7, r3
     b2e:	3201      	adds	r2, #1
     b30:	701a      	strb	r2, [r3, #0]
                }

					//Order Echo
					cRxedChar[1] = 0;
     b32:	230c      	movs	r3, #12
     b34:	18fb      	adds	r3, r7, r3
     b36:	2200      	movs	r2, #0
     b38:	705a      	strb	r2, [r3, #1]
					SerialConsoleWriteString(&cRxedChar[0]);
     b3a:	230c      	movs	r3, #12
     b3c:	18fb      	adds	r3, r7, r3
     b3e:	0018      	movs	r0, r3
     b40:	4b08      	ldr	r3, [pc, #32]	; (b64 <vCommandConsoleTask+0x278>)
     b42:	4798      	blx	r3
     b44:	e702      	b.n	94c <vCommandConsoleTask+0x60>
            {
     b46:	46c0      	nop			; (mov r8, r8)
	FreeRTOS_read(&cRxedChar[0]);
     b48:	e700      	b.n	94c <vCommandConsoleTask+0x60>
     b4a:	46c0      	nop			; (mov r8, r8)
     b4c:	0000e95c 	.word	0x0000e95c
     b50:	000032f9 	.word	0x000032f9
     b54:	0000e98c 	.word	0x0000e98c
     b58:	0000e96c 	.word	0x0000e96c
     b5c:	0000e97c 	.word	0x0000e97c
     b60:	0000e7b8 	.word	0x0000e7b8
     b64:	00008fa9 	.word	0x00008fa9
     b68:	00005705 	.word	0x00005705
     b6c:	20003874 	.word	0x20003874
     b70:	0000e8bc 	.word	0x0000e8bc
     b74:	00009095 	.word	0x00009095
     b78:	000074e5 	.word	0x000074e5
     b7c:	00000bc1 	.word	0x00000bc1
     b80:	0000e8dc 	.word	0x0000e8dc
     b84:	2000022c 	.word	0x2000022c
     b88:	2000022d 	.word	0x2000022d
     b8c:	20000264 	.word	0x20000264
     b90:	20000230 	.word	0x20000230
     b94:	0000e051 	.word	0x0000e051
     b98:	20000298 	.word	0x20000298
     b9c:	00003369 	.word	0x00003369
     ba0:	0000ddb7 	.word	0x0000ddb7
     ba4:	200002fc 	.word	0x200002fc
     ba8:	0000e8e0 	.word	0x0000e8e0
     bac:	0000dfe5 	.word	0x0000dfe5
     bb0:	0000e8e4 	.word	0x0000e8e4
     bb4:	0000dfa1 	.word	0x0000dfa1
     bb8:	0000e021 	.word	0x0000e021
     bbc:	0000e8ec 	.word	0x0000e8ec

00000bc0 <FreeRTOS_read>:
* @brief		This function block the thread unless we received a character
* @details		This function blocks until UartSemaphoreHandle is released to continue reading characters in CLI
* @note
*****************************************************************************/
static void FreeRTOS_read(char* character)
{
     bc0:	b580      	push	{r7, lr}
     bc2:	b084      	sub	sp, #16
     bc4:	af00      	add	r7, sp, #0
     bc6:	6078      	str	r0, [r7, #4]


//We check if there are more characters in the buffer that arrived since the last time
//This function returns -1 if the buffer is empty, other value otherwise
int ret = SerialConsoleReadCharacter(character);
     bc8:	687b      	ldr	r3, [r7, #4]
     bca:	0018      	movs	r0, r3
     bcc:	4b0b      	ldr	r3, [pc, #44]	; (bfc <FreeRTOS_read+0x3c>)
     bce:	4798      	blx	r3
     bd0:	0003      	movs	r3, r0
     bd2:	60fb      	str	r3, [r7, #12]


if(ret == -1)
     bd4:	68fb      	ldr	r3, [r7, #12]
     bd6:	3301      	adds	r3, #1
     bd8:	d10b      	bne.n	bf2 <FreeRTOS_read+0x32>
{
	//there are no more characters - block the thread until we receive a semaphore indicating reception of at least 1 character
	xSemaphoreTake(cliCharReadySemaphore, portMAX_DELAY);
     bda:	4b09      	ldr	r3, [pc, #36]	; (c00 <FreeRTOS_read+0x40>)
     bdc:	681a      	ldr	r2, [r3, #0]
     bde:	2301      	movs	r3, #1
     be0:	425b      	negs	r3, r3
     be2:	0019      	movs	r1, r3
     be4:	0010      	movs	r0, r2
     be6:	4b07      	ldr	r3, [pc, #28]	; (c04 <FreeRTOS_read+0x44>)
     be8:	4798      	blx	r3

	//If we are here it means there are characters in the buffer - we re-read from the buffer to get the newly acquired character
	SerialConsoleReadCharacter(character);
     bea:	687b      	ldr	r3, [r7, #4]
     bec:	0018      	movs	r0, r3
     bee:	4b03      	ldr	r3, [pc, #12]	; (bfc <FreeRTOS_read+0x3c>)
     bf0:	4798      	blx	r3
}


}
     bf2:	46c0      	nop			; (mov r8, r8)
     bf4:	46bd      	mov	sp, r7
     bf6:	b004      	add	sp, #16
     bf8:	bd80      	pop	{r7, pc}
     bfa:	46c0      	nop			; (mov r8, r8)
     bfc:	00009045 	.word	0x00009045
     c00:	20003874 	.word	0x20003874
     c04:	000066bd 	.word	0x000066bd

00000c08 <CliCharReadySemaphoreGiveFromISR>:
* @brief		Give cliCharReadySemaphore binary semaphore from an ISR
* @details		
* @note
*****************************************************************************/
void CliCharReadySemaphoreGiveFromISR(void)
{
     c08:	b580      	push	{r7, lr}
     c0a:	af00      	add	r7, sp, #0
	static BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
     c0c:	4b0a      	ldr	r3, [pc, #40]	; (c38 <CliCharReadySemaphoreGiveFromISR+0x30>)
     c0e:	2200      	movs	r2, #0
     c10:	601a      	str	r2, [r3, #0]
	xSemaphoreGiveFromISR( cliCharReadySemaphore, &xHigherPriorityTaskWoken );
     c12:	4b0a      	ldr	r3, [pc, #40]	; (c3c <CliCharReadySemaphoreGiveFromISR+0x34>)
     c14:	681b      	ldr	r3, [r3, #0]
     c16:	4a08      	ldr	r2, [pc, #32]	; (c38 <CliCharReadySemaphoreGiveFromISR+0x30>)
     c18:	0011      	movs	r1, r2
     c1a:	0018      	movs	r0, r3
     c1c:	4b08      	ldr	r3, [pc, #32]	; (c40 <CliCharReadySemaphoreGiveFromISR+0x38>)
     c1e:	4798      	blx	r3
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
     c20:	4b05      	ldr	r3, [pc, #20]	; (c38 <CliCharReadySemaphoreGiveFromISR+0x30>)
     c22:	681b      	ldr	r3, [r3, #0]
     c24:	2b00      	cmp	r3, #0
     c26:	d003      	beq.n	c30 <CliCharReadySemaphoreGiveFromISR+0x28>
     c28:	4b06      	ldr	r3, [pc, #24]	; (c44 <CliCharReadySemaphoreGiveFromISR+0x3c>)
     c2a:	2280      	movs	r2, #128	; 0x80
     c2c:	0552      	lsls	r2, r2, #21
     c2e:	601a      	str	r2, [r3, #0]
}
     c30:	46c0      	nop			; (mov r8, r8)
     c32:	46bd      	mov	sp, r7
     c34:	bd80      	pop	{r7, pc}
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	20000300 	.word	0x20000300
     c3c:	20003874 	.word	0x20003874
     c40:	00006035 	.word	0x00006035
     c44:	e000ed04 	.word	0xe000ed04

00000c48 <CLI_GetImuData>:
/******************************************************************************
* CLI Functions - Define here
******************************************************************************/
//Example CLI Command. Reads from the IMU and returns data.
BaseType_t CLI_GetImuData( int8_t *pcWriteBuffer,size_t xWriteBufferLen,const int8_t *pcCommandString )
{
     c48:	b5b0      	push	{r4, r5, r7, lr}
     c4a:	b088      	sub	sp, #32
     c4c:	af02      	add	r7, sp, #8
     c4e:	60f8      	str	r0, [r7, #12]
     c50:	60b9      	str	r1, [r7, #8]
     c52:	607a      	str	r2, [r7, #4]
static int16_t  data_raw_acceleration[3];
static int16_t  data_raw_angular_rate;
static float acceleration_mg[3];
uint8_t reg;
stmdev_ctx_t *dev_ctx = GetImuStruct();
     c54:	4b30      	ldr	r3, [pc, #192]	; (d18 <CLI_GetImuData+0xd0>)
     c56:	4798      	blx	r3
     c58:	0003      	movs	r3, r0
     c5a:	617b      	str	r3, [r7, #20]


/* Read output only if new xl value is available */
lsm6dso_xl_flag_data_ready_get(GetImuStruct(), &reg);
     c5c:	4b2e      	ldr	r3, [pc, #184]	; (d18 <CLI_GetImuData+0xd0>)
     c5e:	4798      	blx	r3
     c60:	0002      	movs	r2, r0
     c62:	2313      	movs	r3, #19
     c64:	18fb      	adds	r3, r7, r3
     c66:	0019      	movs	r1, r3
     c68:	0010      	movs	r0, r2
     c6a:	4b2c      	ldr	r3, [pc, #176]	; (d1c <CLI_GetImuData+0xd4>)
     c6c:	4798      	blx	r3

if(reg){
     c6e:	2313      	movs	r3, #19
     c70:	18fb      	adds	r3, r7, r3
     c72:	781b      	ldrb	r3, [r3, #0]
     c74:	2b00      	cmp	r3, #0
     c76:	d043      	beq.n	d00 <CLI_GetImuData+0xb8>
	//original used raw_angular_rate, which is wrong. changed to data_raw_acceleration
	memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
     c78:	4b29      	ldr	r3, [pc, #164]	; (d20 <CLI_GetImuData+0xd8>)
     c7a:	2206      	movs	r2, #6
     c7c:	2100      	movs	r1, #0
     c7e:	0018      	movs	r0, r3
     c80:	4b28      	ldr	r3, [pc, #160]	; (d24 <CLI_GetImuData+0xdc>)
     c82:	4798      	blx	r3
      //lsm6dso_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
      lsm6dso_acceleration_raw_get(GetImuStruct(), data_raw_acceleration);
     c84:	4b24      	ldr	r3, [pc, #144]	; (d18 <CLI_GetImuData+0xd0>)
     c86:	4798      	blx	r3
     c88:	0002      	movs	r2, r0
     c8a:	4b25      	ldr	r3, [pc, #148]	; (d20 <CLI_GetImuData+0xd8>)
     c8c:	0019      	movs	r1, r3
     c8e:	0010      	movs	r0, r2
     c90:	4b25      	ldr	r3, [pc, #148]	; (d28 <CLI_GetImuData+0xe0>)
     c92:	4798      	blx	r3
      
	  acceleration_mg[0] =
      lsm6dso_from_fs2_to_mg(data_raw_acceleration[0]);
     c94:	4b22      	ldr	r3, [pc, #136]	; (d20 <CLI_GetImuData+0xd8>)
     c96:	2200      	movs	r2, #0
     c98:	5e9b      	ldrsh	r3, [r3, r2]
     c9a:	0018      	movs	r0, r3
     c9c:	4b23      	ldr	r3, [pc, #140]	; (d2c <CLI_GetImuData+0xe4>)
     c9e:	4798      	blx	r3
     ca0:	1c02      	adds	r2, r0, #0
	  acceleration_mg[0] =
     ca2:	4b23      	ldr	r3, [pc, #140]	; (d30 <CLI_GetImuData+0xe8>)
     ca4:	601a      	str	r2, [r3, #0]
      acceleration_mg[1] =
      lsm6dso_from_fs2_to_mg(data_raw_acceleration[1]);
     ca6:	4b1e      	ldr	r3, [pc, #120]	; (d20 <CLI_GetImuData+0xd8>)
     ca8:	2202      	movs	r2, #2
     caa:	5e9b      	ldrsh	r3, [r3, r2]
     cac:	0018      	movs	r0, r3
     cae:	4b1f      	ldr	r3, [pc, #124]	; (d2c <CLI_GetImuData+0xe4>)
     cb0:	4798      	blx	r3
     cb2:	1c02      	adds	r2, r0, #0
      acceleration_mg[1] =
     cb4:	4b1e      	ldr	r3, [pc, #120]	; (d30 <CLI_GetImuData+0xe8>)
     cb6:	605a      	str	r2, [r3, #4]
      acceleration_mg[2] =
      lsm6dso_from_fs2_to_mg(data_raw_acceleration[2]);
     cb8:	4b19      	ldr	r3, [pc, #100]	; (d20 <CLI_GetImuData+0xd8>)
     cba:	2204      	movs	r2, #4
     cbc:	5e9b      	ldrsh	r3, [r3, r2]
     cbe:	0018      	movs	r0, r3
     cc0:	4b1a      	ldr	r3, [pc, #104]	; (d2c <CLI_GetImuData+0xe4>)
     cc2:	4798      	blx	r3
     cc4:	1c02      	adds	r2, r0, #0
      acceleration_mg[2] =
     cc6:	4b1a      	ldr	r3, [pc, #104]	; (d30 <CLI_GetImuData+0xe8>)
     cc8:	609a      	str	r2, [r3, #8]

	snprintf(pcWriteBuffer,xWriteBufferLen, "Acceleration [mg]:X %d\tY %d\tZ %d\r\n",
	(int)acceleration_mg[0], (int)acceleration_mg[1], (int)acceleration_mg[2]);
     cca:	4b19      	ldr	r3, [pc, #100]	; (d30 <CLI_GetImuData+0xe8>)
     ccc:	681a      	ldr	r2, [r3, #0]
	snprintf(pcWriteBuffer,xWriteBufferLen, "Acceleration [mg]:X %d\tY %d\tZ %d\r\n",
     cce:	4b19      	ldr	r3, [pc, #100]	; (d34 <CLI_GetImuData+0xec>)
     cd0:	1c10      	adds	r0, r2, #0
     cd2:	4798      	blx	r3
     cd4:	0005      	movs	r5, r0
	(int)acceleration_mg[0], (int)acceleration_mg[1], (int)acceleration_mg[2]);
     cd6:	4b16      	ldr	r3, [pc, #88]	; (d30 <CLI_GetImuData+0xe8>)
     cd8:	685a      	ldr	r2, [r3, #4]
	snprintf(pcWriteBuffer,xWriteBufferLen, "Acceleration [mg]:X %d\tY %d\tZ %d\r\n",
     cda:	4b16      	ldr	r3, [pc, #88]	; (d34 <CLI_GetImuData+0xec>)
     cdc:	1c10      	adds	r0, r2, #0
     cde:	4798      	blx	r3
     ce0:	0004      	movs	r4, r0
	(int)acceleration_mg[0], (int)acceleration_mg[1], (int)acceleration_mg[2]);
     ce2:	4b13      	ldr	r3, [pc, #76]	; (d30 <CLI_GetImuData+0xe8>)
     ce4:	689a      	ldr	r2, [r3, #8]
	snprintf(pcWriteBuffer,xWriteBufferLen, "Acceleration [mg]:X %d\tY %d\tZ %d\r\n",
     ce6:	4b13      	ldr	r3, [pc, #76]	; (d34 <CLI_GetImuData+0xec>)
     ce8:	1c10      	adds	r0, r2, #0
     cea:	4798      	blx	r3
     cec:	0003      	movs	r3, r0
     cee:	4a12      	ldr	r2, [pc, #72]	; (d38 <CLI_GetImuData+0xf0>)
     cf0:	68b9      	ldr	r1, [r7, #8]
     cf2:	68f8      	ldr	r0, [r7, #12]
     cf4:	9301      	str	r3, [sp, #4]
     cf6:	9400      	str	r4, [sp, #0]
     cf8:	002b      	movs	r3, r5
     cfa:	4c10      	ldr	r4, [pc, #64]	; (d3c <CLI_GetImuData+0xf4>)
     cfc:	47a0      	blx	r4
     cfe:	e005      	b.n	d0c <CLI_GetImuData+0xc4>
}else
{
	snprintf(pcWriteBuffer,xWriteBufferLen, "No data ready! \r\n");
     d00:	4a0f      	ldr	r2, [pc, #60]	; (d40 <CLI_GetImuData+0xf8>)
     d02:	68b9      	ldr	r1, [r7, #8]
     d04:	68fb      	ldr	r3, [r7, #12]
     d06:	0018      	movs	r0, r3
     d08:	4b0c      	ldr	r3, [pc, #48]	; (d3c <CLI_GetImuData+0xf4>)
     d0a:	4798      	blx	r3
}
return pdFALSE;
     d0c:	2300      	movs	r3, #0
}
     d0e:	0018      	movs	r0, r3
     d10:	46bd      	mov	sp, r7
     d12:	b006      	add	sp, #24
     d14:	bdb0      	pop	{r4, r5, r7, pc}
     d16:	46c0      	nop			; (mov r8, r8)
     d18:	00002409 	.word	0x00002409
     d1c:	00001df5 	.word	0x00001df5
     d20:	20000304 	.word	0x20000304
     d24:	0000ddb7 	.word	0x0000ddb7
     d28:	00001e31 	.word	0x00001e31
     d2c:	00001685 	.word	0x00001685
     d30:	2000030c 	.word	0x2000030c
     d34:	0000c3a1 	.word	0x0000c3a1
     d38:	0000e8f0 	.word	0x0000e8f0
     d3c:	0000df3d 	.word	0x0000df3d
     d40:	0000e914 	.word	0x0000e914

00000d44 <xCliClearTerminalScreen>:
//THIS COMMAND USES vt100 TERMINAL COMMANDS TO CLEAR THE SCREEN ON A TERMINAL PROGRAM LIKE TERA TERM
//SEE http://www.csie.ntu.edu.tw/~r92094/c++/VT100.html for more info
//CLI SPECIFIC COMMANDS
static char bufCli[CLI_MSG_LEN];
BaseType_t xCliClearTerminalScreen( char *pcWriteBuffer,size_t xWriteBufferLen,const int8_t *pcCommandString )
{
     d44:	b590      	push	{r4, r7, lr}
     d46:	b087      	sub	sp, #28
     d48:	af00      	add	r7, sp, #0
     d4a:	60f8      	str	r0, [r7, #12]
     d4c:	60b9      	str	r1, [r7, #8]
     d4e:	607a      	str	r2, [r7, #4]
	char clearScreen = ASCII_ESC;
     d50:	2317      	movs	r3, #23
     d52:	18fb      	adds	r3, r7, r3
     d54:	221b      	movs	r2, #27
     d56:	701a      	strb	r2, [r3, #0]
	snprintf(bufCli, CLI_MSG_LEN - 1, "%c[2J", clearScreen);
     d58:	2317      	movs	r3, #23
     d5a:	18fb      	adds	r3, r7, r3
     d5c:	781b      	ldrb	r3, [r3, #0]
     d5e:	4a08      	ldr	r2, [pc, #32]	; (d80 <xCliClearTerminalScreen+0x3c>)
     d60:	4808      	ldr	r0, [pc, #32]	; (d84 <xCliClearTerminalScreen+0x40>)
     d62:	210f      	movs	r1, #15
     d64:	4c08      	ldr	r4, [pc, #32]	; (d88 <xCliClearTerminalScreen+0x44>)
     d66:	47a0      	blx	r4
	snprintf(pcWriteBuffer, xWriteBufferLen, bufCli);
     d68:	4a06      	ldr	r2, [pc, #24]	; (d84 <xCliClearTerminalScreen+0x40>)
     d6a:	68b9      	ldr	r1, [r7, #8]
     d6c:	68fb      	ldr	r3, [r7, #12]
     d6e:	0018      	movs	r0, r3
     d70:	4b05      	ldr	r3, [pc, #20]	; (d88 <xCliClearTerminalScreen+0x44>)
     d72:	4798      	blx	r3
	return pdFALSE;
     d74:	2300      	movs	r3, #0
}
     d76:	0018      	movs	r0, r3
     d78:	46bd      	mov	sp, r7
     d7a:	b007      	add	sp, #28
     d7c:	bd90      	pop	{r4, r7, pc}
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	0000e928 	.word	0x0000e928
     d84:	2000021c 	.word	0x2000021c
     d88:	0000df3d 	.word	0x0000df3d

00000d8c <CLI_ResetDevice>:


//Example CLI Command. Resets system.
BaseType_t CLI_ResetDevice( int8_t *pcWriteBuffer,size_t xWriteBufferLen,const int8_t *pcCommandString )
{
     d8c:	b580      	push	{r7, lr}
     d8e:	b084      	sub	sp, #16
     d90:	af00      	add	r7, sp, #0
     d92:	60f8      	str	r0, [r7, #12]
     d94:	60b9      	str	r1, [r7, #8]
     d96:	607a      	str	r2, [r7, #4]
	system_reset();
     d98:	4b03      	ldr	r3, [pc, #12]	; (da8 <CLI_ResetDevice+0x1c>)
     d9a:	4798      	blx	r3
	return pdFALSE;
     d9c:	2300      	movs	r3, #0
}
     d9e:	0018      	movs	r0, r3
     da0:	46bd      	mov	sp, r7
     da2:	b004      	add	sp, #16
     da4:	bd80      	pop	{r7, pc}
     da6:	46c0      	nop			; (mov r8, r8)
     da8:	000008d9 	.word	0x000008d9

00000dac <CLI_NeotrellisSetLed>:
* @note         Please see https://www.freertos.org/FreeRTOS-Plus/FreeRTOS_Plus_CLI/FreeRTOS_Plus_CLI_Accessing_Command_Line_Parameters.html
				for more information on how to use the FreeRTOS CLI.

*****************************************************************************/
BaseType_t CLI_NeotrellisSetLed( int8_t *pcWriteBuffer,size_t xWriteBufferLen,const int8_t *pcCommandString )
{
     dac:	b590      	push	{r4, r7, lr}
     dae:	b085      	sub	sp, #20
     db0:	af00      	add	r7, sp, #0
     db2:	60f8      	str	r0, [r7, #12]
     db4:	60b9      	str	r1, [r7, #8]
     db6:	607a      	str	r2, [r7, #4]
	snprintf(pcWriteBuffer,xWriteBufferLen, "Students to fill out!");
     db8:	4a0c      	ldr	r2, [pc, #48]	; (dec <CLI_NeotrellisSetLed+0x40>)
     dba:	68b9      	ldr	r1, [r7, #8]
     dbc:	68fb      	ldr	r3, [r7, #12]
     dbe:	0018      	movs	r0, r3
     dc0:	4b0b      	ldr	r3, [pc, #44]	; (df0 <CLI_NeotrellisSetLed+0x44>)
     dc2:	4798      	blx	r3
	SerialConsoleWriteString(pcWriteBuffer);
     dc4:	68fb      	ldr	r3, [r7, #12]
     dc6:	0018      	movs	r0, r3
     dc8:	4b0a      	ldr	r3, [pc, #40]	; (df4 <CLI_NeotrellisSetLed+0x48>)
     dca:	4798      	blx	r3
	snprintf(pcWriteBuffer, xWriteBufferLen, "the thing is: %s \r\n", pcCommandString);
     dcc:	687b      	ldr	r3, [r7, #4]
     dce:	4a0a      	ldr	r2, [pc, #40]	; (df8 <CLI_NeotrellisSetLed+0x4c>)
     dd0:	68b9      	ldr	r1, [r7, #8]
     dd2:	68f8      	ldr	r0, [r7, #12]
     dd4:	4c06      	ldr	r4, [pc, #24]	; (df0 <CLI_NeotrellisSetLed+0x44>)
     dd6:	47a0      	blx	r4
	SerialConsoleWriteString(pcWriteBuffer);
     dd8:	68fb      	ldr	r3, [r7, #12]
     dda:	0018      	movs	r0, r3
     ddc:	4b05      	ldr	r3, [pc, #20]	; (df4 <CLI_NeotrellisSetLed+0x48>)
     dde:	4798      	blx	r3
	//Check code SeesawSetLed and SeesawSetLed
	//How do you get parameters? check link in comments!
	//Check that the input is sanitized: Key between 0-15, RGB between 0-255. Print if there is an error!
	//return pdFalse to tell the FreeRTOS CLI your call is done and does not need to call again.
	//This function expects 4 arguments inside pcCommandString: key, R, G, B.
	return pdFALSE;
     de0:	2300      	movs	r3, #0
}
     de2:	0018      	movs	r0, r3
     de4:	46bd      	mov	sp, r7
     de6:	b005      	add	sp, #20
     de8:	bd90      	pop	{r4, r7, pc}
     dea:	46c0      	nop			; (mov r8, r8)
     dec:	0000e930 	.word	0x0000e930
     df0:	0000df3d 	.word	0x0000df3d
     df4:	00008fa9 	.word	0x00008fa9
     df8:	0000e948 	.word	0x0000e948

00000dfc <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     dfc:	b580      	push	{r7, lr}
     dfe:	b082      	sub	sp, #8
     e00:	af00      	add	r7, sp, #0
     e02:	0002      	movs	r2, r0
     e04:	1dfb      	adds	r3, r7, #7
     e06:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     e08:	4b06      	ldr	r3, [pc, #24]	; (e24 <system_interrupt_enable+0x28>)
     e0a:	1dfa      	adds	r2, r7, #7
     e0c:	7812      	ldrb	r2, [r2, #0]
     e0e:	0011      	movs	r1, r2
     e10:	221f      	movs	r2, #31
     e12:	400a      	ands	r2, r1
     e14:	2101      	movs	r1, #1
     e16:	4091      	lsls	r1, r2
     e18:	000a      	movs	r2, r1
     e1a:	601a      	str	r2, [r3, #0]
}
     e1c:	46c0      	nop			; (mov r8, r8)
     e1e:	46bd      	mov	sp, r7
     e20:	b002      	add	sp, #8
     e22:	bd80      	pop	{r7, pc}
     e24:	e000e100 	.word	0xe000e100

00000e28 <i2c_master_is_syncing>:
{
     e28:	b580      	push	{r7, lr}
     e2a:	b084      	sub	sp, #16
     e2c:	af00      	add	r7, sp, #0
     e2e:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     e30:	687b      	ldr	r3, [r7, #4]
     e32:	681b      	ldr	r3, [r3, #0]
     e34:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     e36:	68fb      	ldr	r3, [r7, #12]
     e38:	69db      	ldr	r3, [r3, #28]
     e3a:	2207      	movs	r2, #7
     e3c:	4013      	ands	r3, r2
     e3e:	1e5a      	subs	r2, r3, #1
     e40:	4193      	sbcs	r3, r2
     e42:	b2db      	uxtb	r3, r3
}
     e44:	0018      	movs	r0, r3
     e46:	46bd      	mov	sp, r7
     e48:	b004      	add	sp, #16
     e4a:	bd80      	pop	{r7, pc}

00000e4c <_i2c_master_wait_for_sync>:
{
     e4c:	b580      	push	{r7, lr}
     e4e:	b082      	sub	sp, #8
     e50:	af00      	add	r7, sp, #0
     e52:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
     e54:	46c0      	nop			; (mov r8, r8)
     e56:	687b      	ldr	r3, [r7, #4]
     e58:	0018      	movs	r0, r3
     e5a:	4b04      	ldr	r3, [pc, #16]	; (e6c <_i2c_master_wait_for_sync+0x20>)
     e5c:	4798      	blx	r3
     e5e:	1e03      	subs	r3, r0, #0
     e60:	d1f9      	bne.n	e56 <_i2c_master_wait_for_sync+0xa>
}
     e62:	46c0      	nop			; (mov r8, r8)
     e64:	46bd      	mov	sp, r7
     e66:	b002      	add	sp, #8
     e68:	bd80      	pop	{r7, pc}
     e6a:	46c0      	nop			; (mov r8, r8)
     e6c:	00000e29 	.word	0x00000e29

00000e70 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
     e70:	b580      	push	{r7, lr}
     e72:	b082      	sub	sp, #8
     e74:	af00      	add	r7, sp, #0
     e76:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     e78:	687b      	ldr	r3, [r7, #4]
     e7a:	2264      	movs	r2, #100	; 0x64
     e7c:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     e7e:	687b      	ldr	r3, [r7, #4]
     e80:	4a1b      	ldr	r2, [pc, #108]	; (ef0 <i2c_master_get_config_defaults+0x80>)
     e82:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     e84:	687b      	ldr	r3, [r7, #4]
     e86:	2200      	movs	r2, #0
     e88:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     e8a:	687b      	ldr	r3, [r7, #4]
     e8c:	2200      	movs	r2, #0
     e8e:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
     e90:	687b      	ldr	r3, [r7, #4]
     e92:	2200      	movs	r2, #0
     e94:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     e96:	687b      	ldr	r3, [r7, #4]
     e98:	2280      	movs	r2, #128	; 0x80
     e9a:	0392      	lsls	r2, r2, #14
     e9c:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
     e9e:	687b      	ldr	r3, [r7, #4]
     ea0:	2201      	movs	r2, #1
     ea2:	4252      	negs	r2, r2
     ea4:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
     ea6:	687b      	ldr	r3, [r7, #4]
     ea8:	2201      	movs	r2, #1
     eaa:	4252      	negs	r2, r2
     eac:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
     eae:	687b      	ldr	r3, [r7, #4]
     eb0:	2200      	movs	r2, #0
     eb2:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
     eb4:	687b      	ldr	r3, [r7, #4]
     eb6:	2200      	movs	r2, #0
     eb8:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	2224      	movs	r2, #36	; 0x24
     ebe:	2100      	movs	r1, #0
     ec0:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     ec2:	687b      	ldr	r3, [r7, #4]
     ec4:	2200      	movs	r2, #0
     ec6:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     ec8:	687b      	ldr	r3, [r7, #4]
     eca:	222c      	movs	r2, #44	; 0x2c
     ecc:	2100      	movs	r1, #0
     ece:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     ed0:	687b      	ldr	r3, [r7, #4]
     ed2:	222d      	movs	r2, #45	; 0x2d
     ed4:	2100      	movs	r1, #0
     ed6:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
     ed8:	687b      	ldr	r3, [r7, #4]
     eda:	222e      	movs	r2, #46	; 0x2e
     edc:	2100      	movs	r1, #0
     ede:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     ee0:	687b      	ldr	r3, [r7, #4]
     ee2:	22d7      	movs	r2, #215	; 0xd7
     ee4:	861a      	strh	r2, [r3, #48]	; 0x30
}
     ee6:	46c0      	nop			; (mov r8, r8)
     ee8:	46bd      	mov	sp, r7
     eea:	b002      	add	sp, #8
     eec:	bd80      	pop	{r7, pc}
     eee:	46c0      	nop			; (mov r8, r8)
     ef0:	00000d48 	.word	0x00000d48

00000ef4 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
     ef4:	b580      	push	{r7, lr}
     ef6:	b084      	sub	sp, #16
     ef8:	af00      	add	r7, sp, #0
     efa:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     efc:	687b      	ldr	r3, [r7, #4]
     efe:	681b      	ldr	r3, [r3, #0]
     f00:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     f02:	2300      	movs	r3, #0
     f04:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
     f06:	687b      	ldr	r3, [r7, #4]
     f08:	0018      	movs	r0, r3
     f0a:	4b14      	ldr	r3, [pc, #80]	; (f5c <i2c_master_enable+0x68>)
     f0c:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     f0e:	68bb      	ldr	r3, [r7, #8]
     f10:	681b      	ldr	r3, [r3, #0]
     f12:	2202      	movs	r2, #2
     f14:	431a      	orrs	r2, r3
     f16:	68bb      	ldr	r3, [r7, #8]
     f18:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     f1a:	687b      	ldr	r3, [r7, #4]
     f1c:	681b      	ldr	r3, [r3, #0]
     f1e:	0018      	movs	r0, r3
     f20:	4b0f      	ldr	r3, [pc, #60]	; (f60 <i2c_master_enable+0x6c>)
     f22:	4798      	blx	r3
     f24:	0003      	movs	r3, r0
     f26:	0018      	movs	r0, r3
     f28:	4b0e      	ldr	r3, [pc, #56]	; (f64 <i2c_master_enable+0x70>)
     f2a:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     f2c:	e00c      	b.n	f48 <i2c_master_enable+0x54>
		timeout_counter++;
     f2e:	68fb      	ldr	r3, [r7, #12]
     f30:	3301      	adds	r3, #1
     f32:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     f34:	687b      	ldr	r3, [r7, #4]
     f36:	88db      	ldrh	r3, [r3, #6]
     f38:	001a      	movs	r2, r3
     f3a:	68fb      	ldr	r3, [r7, #12]
     f3c:	429a      	cmp	r2, r3
     f3e:	d803      	bhi.n	f48 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     f40:	68bb      	ldr	r3, [r7, #8]
     f42:	2210      	movs	r2, #16
     f44:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
     f46:	e006      	b.n	f56 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     f48:	68bb      	ldr	r3, [r7, #8]
     f4a:	8b5b      	ldrh	r3, [r3, #26]
     f4c:	b29b      	uxth	r3, r3
     f4e:	001a      	movs	r2, r3
     f50:	2310      	movs	r3, #16
     f52:	4013      	ands	r3, r2
     f54:	d0eb      	beq.n	f2e <i2c_master_enable+0x3a>
		}
	}
}
     f56:	46bd      	mov	sp, r7
     f58:	b004      	add	sp, #16
     f5a:	bd80      	pop	{r7, pc}
     f5c:	00000e4d 	.word	0x00000e4d
     f60:	00009f19 	.word	0x00009f19
     f64:	00000dfd 	.word	0x00000dfd

00000f68 <i2c_master_enable_callback>:
 * \param[in]     callback_type  Callback type to enable
 */
static inline void i2c_master_enable_callback(
		struct i2c_master_module *const module,
		enum i2c_master_callback callback_type)
{
     f68:	b580      	push	{r7, lr}
     f6a:	b082      	sub	sp, #8
     f6c:	af00      	add	r7, sp, #0
     f6e:	6078      	str	r0, [r7, #4]
     f70:	000a      	movs	r2, r1
     f72:	1cfb      	adds	r3, r7, #3
     f74:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
     f76:	687b      	ldr	r3, [r7, #4]
     f78:	7e5b      	ldrb	r3, [r3, #25]
     f7a:	b2db      	uxtb	r3, r3
     f7c:	b25a      	sxtb	r2, r3
     f7e:	1cfb      	adds	r3, r7, #3
     f80:	781b      	ldrb	r3, [r3, #0]
     f82:	2101      	movs	r1, #1
     f84:	4099      	lsls	r1, r3
     f86:	000b      	movs	r3, r1
     f88:	b25b      	sxtb	r3, r3
     f8a:	4313      	orrs	r3, r2
     f8c:	b25b      	sxtb	r3, r3
     f8e:	b2da      	uxtb	r2, r3
     f90:	687b      	ldr	r3, [r7, #4]
     f92:	765a      	strb	r2, [r3, #25]
}
     f94:	46c0      	nop			; (mov r8, r8)
     f96:	46bd      	mov	sp, r7
     f98:	b002      	add	sp, #8
     f9a:	bd80      	pop	{r7, pc}

00000f9c <I2cDriverConfigureSensorBus>:
char checkerPrint[64]; //<variable to hold print statements
/******************************************************************************
* Forward Declarations
******************************************************************************/
static int32_t I2cDriverConfigureSensorBus(void)
{
     f9c:	b590      	push	{r4, r7, lr}
     f9e:	b091      	sub	sp, #68	; 0x44
     fa0:	af00      	add	r7, sp, #0
	int32_t error = STATUS_OK;
     fa2:	2300      	movs	r3, #0
     fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
	status_code_genare_t errCodeAsf = STATUS_OK;
     fa6:	233a      	movs	r3, #58	; 0x3a
     fa8:	18fb      	adds	r3, r7, r3
     faa:	2200      	movs	r2, #0
     fac:	701a      	strb	r2, [r3, #0]
	/* Initialize config structure and software module */
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
     fae:	1d3b      	adds	r3, r7, #4
     fb0:	0018      	movs	r0, r3
     fb2:	4b21      	ldr	r3, [pc, #132]	; (1038 <I2cDriverConfigureSensorBus+0x9c>)
     fb4:	4798      	blx	r3
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
     fb6:	1d3b      	adds	r3, r7, #4
     fb8:	4a20      	ldr	r2, [pc, #128]	; (103c <I2cDriverConfigureSensorBus+0xa0>)
     fba:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
     fbc:	1d3b      	adds	r3, r7, #4
     fbe:	4a20      	ldr	r2, [pc, #128]	; (1040 <I2cDriverConfigureSensorBus+0xa4>)
     fc0:	621a      	str	r2, [r3, #32]
	/* Change buffer timeout to something longer */
	config_i2c_master.buffer_timeout = 1000;
     fc2:	1d3b      	adds	r3, r7, #4
     fc4:	22fa      	movs	r2, #250	; 0xfa
     fc6:	0092      	lsls	r2, r2, #2
     fc8:	82da      	strh	r2, [r3, #22]
	/* Initialize and enable device with config. Try three times to initialize */
	
	for(uint8_t i = I2C_INIT_ATTEMPTS; i != 0; i--){
     fca:	233b      	movs	r3, #59	; 0x3b
     fcc:	18fb      	adds	r3, r7, r3
     fce:	2203      	movs	r2, #3
     fd0:	701a      	strb	r2, [r3, #0]
     fd2:	e01e      	b.n	1012 <I2cDriverConfigureSensorBus+0x76>
		errCodeAsf = i2c_master_init(&i2cSensorBusInstance, SERCOM0, &config_i2c_master);
     fd4:	233a      	movs	r3, #58	; 0x3a
     fd6:	18fc      	adds	r4, r7, r3
     fd8:	1d3a      	adds	r2, r7, #4
     fda:	491a      	ldr	r1, [pc, #104]	; (1044 <I2cDriverConfigureSensorBus+0xa8>)
     fdc:	4b1a      	ldr	r3, [pc, #104]	; (1048 <I2cDriverConfigureSensorBus+0xac>)
     fde:	0018      	movs	r0, r3
     fe0:	4b1a      	ldr	r3, [pc, #104]	; (104c <I2cDriverConfigureSensorBus+0xb0>)
     fe2:	4798      	blx	r3
     fe4:	0003      	movs	r3, r0
     fe6:	7023      	strb	r3, [r4, #0]
		if(STATUS_OK == errCodeAsf){
     fe8:	233a      	movs	r3, #58	; 0x3a
     fea:	18fb      	adds	r3, r7, r3
     fec:	781b      	ldrb	r3, [r3, #0]
     fee:	2b00      	cmp	r3, #0
     ff0:	d104      	bne.n	ffc <I2cDriverConfigureSensorBus+0x60>
			error = errCodeAsf;
     ff2:	233a      	movs	r3, #58	; 0x3a
     ff4:	18fb      	adds	r3, r7, r3
     ff6:	781b      	ldrb	r3, [r3, #0]
     ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
     ffa:	e00f      	b.n	101c <I2cDriverConfigureSensorBus+0x80>
			}else{
			i2c_master_reset(&i2cSensorBusInstance);
     ffc:	4b12      	ldr	r3, [pc, #72]	; (1048 <I2cDriverConfigureSensorBus+0xac>)
     ffe:	0018      	movs	r0, r3
    1000:	4b13      	ldr	r3, [pc, #76]	; (1050 <I2cDriverConfigureSensorBus+0xb4>)
    1002:	4798      	blx	r3
	for(uint8_t i = I2C_INIT_ATTEMPTS; i != 0; i--){
    1004:	233b      	movs	r3, #59	; 0x3b
    1006:	18fb      	adds	r3, r7, r3
    1008:	781a      	ldrb	r2, [r3, #0]
    100a:	233b      	movs	r3, #59	; 0x3b
    100c:	18fb      	adds	r3, r7, r3
    100e:	3a01      	subs	r2, #1
    1010:	701a      	strb	r2, [r3, #0]
    1012:	233b      	movs	r3, #59	; 0x3b
    1014:	18fb      	adds	r3, r7, r3
    1016:	781b      	ldrb	r3, [r3, #0]
    1018:	2b00      	cmp	r3, #0
    101a:	d1db      	bne.n	fd4 <I2cDriverConfigureSensorBus+0x38>
		}
	}
	
	if(STATUS_OK != error) goto exit;
    101c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    101e:	2b00      	cmp	r3, #0
    1020:	d104      	bne.n	102c <I2cDriverConfigureSensorBus+0x90>
	
	i2c_master_enable(&i2cSensorBusInstance);
    1022:	4b09      	ldr	r3, [pc, #36]	; (1048 <I2cDriverConfigureSensorBus+0xac>)
    1024:	0018      	movs	r0, r3
    1026:	4b0b      	ldr	r3, [pc, #44]	; (1054 <I2cDriverConfigureSensorBus+0xb8>)
    1028:	4798      	blx	r3
    102a:	e000      	b.n	102e <I2cDriverConfigureSensorBus+0x92>
	if(STATUS_OK != error) goto exit;
    102c:	46c0      	nop			; (mov r8, r8)
	
	exit:
	return error;
    102e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    1030:	0018      	movs	r0, r3
    1032:	46bd      	mov	sp, r7
    1034:	b011      	add	sp, #68	; 0x44
    1036:	bd90      	pop	{r4, r7, pc}
    1038:	00000e71 	.word	0x00000e71
    103c:	00080002 	.word	0x00080002
    1040:	00090002 	.word	0x00090002
    1044:	42000800 	.word	0x42000800
    1048:	2000387c 	.word	0x2000387c
    104c:	00002f59 	.word	0x00002f59
    1050:	0000308d 	.word	0x0000308d
    1054:	00000ef5 	.word	0x00000ef5

00001058 <I2cSensorsTxComplete>:
				and is currently waiting for a notification that it has finished.
 * @param[in]   i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return      This function is a callback, and it is registered as such when we send an I2C transmission on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsTxComplete(struct i2c_master_module *const module){
    1058:	b580      	push	{r7, lr}
    105a:	b084      	sub	sp, #16
    105c:	af00      	add	r7, sp, #0
    105e:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
    1060:	4b0e      	ldr	r3, [pc, #56]	; (109c <I2cSensorsTxComplete+0x44>)
    1062:	2200      	movs	r2, #0
    1064:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.rxDoneFlag = true;			
    1066:	4b0d      	ldr	r3, [pc, #52]	; (109c <I2cSensorsTxComplete+0x44>)
    1068:	2201      	movs	r2, #1
    106a:	609a      	str	r2, [r3, #8]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    106c:	2300      	movs	r3, #0
    106e:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
    1070:	4b0b      	ldr	r3, [pc, #44]	; (10a0 <I2cSensorsTxComplete+0x48>)
    1072:	681b      	ldr	r3, [r3, #0]
    1074:	220c      	movs	r2, #12
    1076:	18ba      	adds	r2, r7, r2
    1078:	0011      	movs	r1, r2
    107a:	0018      	movs	r0, r3
    107c:	4b09      	ldr	r3, [pc, #36]	; (10a4 <I2cSensorsTxComplete+0x4c>)
    107e:	4798      	blx	r3
	sensorTransmitError = false;
    1080:	4b09      	ldr	r3, [pc, #36]	; (10a8 <I2cSensorsTxComplete+0x50>)
    1082:	2200      	movs	r2, #0
    1084:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
    1086:	68fb      	ldr	r3, [r7, #12]
    1088:	2b00      	cmp	r3, #0
    108a:	d003      	beq.n	1094 <I2cSensorsTxComplete+0x3c>
    108c:	4b07      	ldr	r3, [pc, #28]	; (10ac <I2cSensorsTxComplete+0x54>)
    108e:	2280      	movs	r2, #128	; 0x80
    1090:	0552      	lsls	r2, r2, #21
    1092:	601a      	str	r2, [r3, #0]
}
    1094:	46c0      	nop			; (mov r8, r8)
    1096:	46bd      	mov	sp, r7
    1098:	b004      	add	sp, #16
    109a:	bd80      	pop	{r7, pc}
    109c:	2000031c 	.word	0x2000031c
    10a0:	200038a4 	.word	0x200038a4
    10a4:	00006035 	.word	0x00006035
    10a8:	20000318 	.word	0x20000318
    10ac:	e000ed04 	.word	0xe000ed04

000010b0 <I2cSensorsRxComplete>:
					and is currently waiting for a notification that it has finished.
 * @param[in]		i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return			This function is a callback, and it is registered as such when we send an I2C reception on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsRxComplete(struct i2c_master_module *const module){
    10b0:	b580      	push	{r7, lr}
    10b2:	b084      	sub	sp, #16
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
    10b8:	4b0e      	ldr	r3, [pc, #56]	; (10f4 <I2cSensorsRxComplete+0x44>)
    10ba:	2200      	movs	r2, #0
    10bc:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.rxDoneFlag = true;
    10be:	4b0d      	ldr	r3, [pc, #52]	; (10f4 <I2cSensorsRxComplete+0x44>)
    10c0:	2201      	movs	r2, #1
    10c2:	609a      	str	r2, [r3, #8]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    10c4:	2300      	movs	r3, #0
    10c6:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
    10c8:	4b0b      	ldr	r3, [pc, #44]	; (10f8 <I2cSensorsRxComplete+0x48>)
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	220c      	movs	r2, #12
    10ce:	18ba      	adds	r2, r7, r2
    10d0:	0011      	movs	r1, r2
    10d2:	0018      	movs	r0, r3
    10d4:	4b09      	ldr	r3, [pc, #36]	; (10fc <I2cSensorsRxComplete+0x4c>)
    10d6:	4798      	blx	r3
	sensorTransmitError = false;
    10d8:	4b09      	ldr	r3, [pc, #36]	; (1100 <I2cSensorsRxComplete+0x50>)
    10da:	2200      	movs	r2, #0
    10dc:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
    10de:	68fb      	ldr	r3, [r7, #12]
    10e0:	2b00      	cmp	r3, #0
    10e2:	d003      	beq.n	10ec <I2cSensorsRxComplete+0x3c>
    10e4:	4b07      	ldr	r3, [pc, #28]	; (1104 <I2cSensorsRxComplete+0x54>)
    10e6:	2280      	movs	r2, #128	; 0x80
    10e8:	0552      	lsls	r2, r2, #21
    10ea:	601a      	str	r2, [r3, #0]
}
    10ec:	46c0      	nop			; (mov r8, r8)
    10ee:	46bd      	mov	sp, r7
    10f0:	b004      	add	sp, #16
    10f2:	bd80      	pop	{r7, pc}
    10f4:	2000031c 	.word	0x2000031c
    10f8:	200038a4 	.word	0x200038a4
    10fc:	00006035 	.word	0x00006035
    1100:	20000318 	.word	0x20000318
    1104:	e000ed04 	.word	0xe000ed04

00001108 <I2cSensorsError>:
					and is currently waiting for a notification that it has finished.
 * @param[in]		i2c Pointer to I2C structure used inside the Atmel ASFv3  framework
 * @return			This function is a callback, and it is registered as such when we send an I2C reception on this I2C bus.
 * @note        
 *****************************************************************************/
void I2cSensorsError(struct i2c_master_module *const module){
    1108:	b580      	push	{r7, lr}
    110a:	b084      	sub	sp, #16
    110c:	af00      	add	r7, sp, #0
    110e:	6078      	str	r0, [r7, #4]
	
	I2cSensorBusState.i2cState = I2C_BUS_READY;
    1110:	4b0e      	ldr	r3, [pc, #56]	; (114c <I2cSensorsError+0x44>)
    1112:	2200      	movs	r2, #0
    1114:	701a      	strb	r2, [r3, #0]
	I2cSensorBusState.txDoneFlag = true;
    1116:	4b0d      	ldr	r3, [pc, #52]	; (114c <I2cSensorsError+0x44>)
    1118:	2201      	movs	r2, #1
    111a:	605a      	str	r2, [r3, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    111c:	2300      	movs	r3, #0
    111e:	60fb      	str	r3, [r7, #12]
	
	xSemaphoreGiveFromISR( sensorI2cSemaphoreHandle, &xHigherPriorityTaskWoken );
    1120:	4b0b      	ldr	r3, [pc, #44]	; (1150 <I2cSensorsError+0x48>)
    1122:	681b      	ldr	r3, [r3, #0]
    1124:	220c      	movs	r2, #12
    1126:	18ba      	adds	r2, r7, r2
    1128:	0011      	movs	r1, r2
    112a:	0018      	movs	r0, r3
    112c:	4b09      	ldr	r3, [pc, #36]	; (1154 <I2cSensorsError+0x4c>)
    112e:	4798      	blx	r3
	sensorTransmitError = false;
    1130:	4b09      	ldr	r3, [pc, #36]	; (1158 <I2cSensorsError+0x50>)
    1132:	2200      	movs	r2, #0
    1134:	701a      	strb	r2, [r3, #0]
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
    1136:	68fb      	ldr	r3, [r7, #12]
    1138:	2b00      	cmp	r3, #0
    113a:	d003      	beq.n	1144 <I2cSensorsError+0x3c>
    113c:	4b07      	ldr	r3, [pc, #28]	; (115c <I2cSensorsError+0x54>)
    113e:	2280      	movs	r2, #128	; 0x80
    1140:	0552      	lsls	r2, r2, #21
    1142:	601a      	str	r2, [r3, #0]
}
    1144:	46c0      	nop			; (mov r8, r8)
    1146:	46bd      	mov	sp, r7
    1148:	b004      	add	sp, #16
    114a:	bd80      	pop	{r7, pc}
    114c:	2000031c 	.word	0x2000031c
    1150:	200038a4 	.word	0x200038a4
    1154:	00006035 	.word	0x00006035
    1158:	20000318 	.word	0x20000318
    115c:	e000ed04 	.word	0xe000ed04

00001160 <I2cDriverRegisterSensorBusCallbacks>:



void I2cDriverRegisterSensorBusCallbacks(void)
{
    1160:	b580      	push	{r7, lr}
    1162:	af00      	add	r7, sp, #0
	/* Register callback function. */
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsTxComplete,I2C_MASTER_CALLBACK_WRITE_COMPLETE);
    1164:	4911      	ldr	r1, [pc, #68]	; (11ac <I2cDriverRegisterSensorBusCallbacks+0x4c>)
    1166:	4b12      	ldr	r3, [pc, #72]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    1168:	2200      	movs	r2, #0
    116a:	0018      	movs	r0, r3
    116c:	4b11      	ldr	r3, [pc, #68]	; (11b4 <I2cDriverRegisterSensorBusCallbacks+0x54>)
    116e:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_WRITE_COMPLETE);
    1170:	4b0f      	ldr	r3, [pc, #60]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    1172:	2100      	movs	r1, #0
    1174:	0018      	movs	r0, r3
    1176:	4b10      	ldr	r3, [pc, #64]	; (11b8 <I2cDriverRegisterSensorBusCallbacks+0x58>)
    1178:	4798      	blx	r3
	
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsRxComplete, I2C_MASTER_CALLBACK_READ_COMPLETE);
    117a:	4910      	ldr	r1, [pc, #64]	; (11bc <I2cDriverRegisterSensorBusCallbacks+0x5c>)
    117c:	4b0c      	ldr	r3, [pc, #48]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    117e:	2201      	movs	r2, #1
    1180:	0018      	movs	r0, r3
    1182:	4b0c      	ldr	r3, [pc, #48]	; (11b4 <I2cDriverRegisterSensorBusCallbacks+0x54>)
    1184:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_READ_COMPLETE);
    1186:	4b0a      	ldr	r3, [pc, #40]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    1188:	2101      	movs	r1, #1
    118a:	0018      	movs	r0, r3
    118c:	4b0a      	ldr	r3, [pc, #40]	; (11b8 <I2cDriverRegisterSensorBusCallbacks+0x58>)
    118e:	4798      	blx	r3
	
	i2c_master_register_callback(&i2cSensorBusInstance, I2cSensorsError,I2C_MASTER_CALLBACK_ERROR);
    1190:	490b      	ldr	r1, [pc, #44]	; (11c0 <I2cDriverRegisterSensorBusCallbacks+0x60>)
    1192:	4b07      	ldr	r3, [pc, #28]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    1194:	2202      	movs	r2, #2
    1196:	0018      	movs	r0, r3
    1198:	4b06      	ldr	r3, [pc, #24]	; (11b4 <I2cDriverRegisterSensorBusCallbacks+0x54>)
    119a:	4798      	blx	r3
	i2c_master_enable_callback(&i2cSensorBusInstance,I2C_MASTER_CALLBACK_ERROR);
    119c:	4b04      	ldr	r3, [pc, #16]	; (11b0 <I2cDriverRegisterSensorBusCallbacks+0x50>)
    119e:	2102      	movs	r1, #2
    11a0:	0018      	movs	r0, r3
    11a2:	4b05      	ldr	r3, [pc, #20]	; (11b8 <I2cDriverRegisterSensorBusCallbacks+0x58>)
    11a4:	4798      	blx	r3
}
    11a6:	46c0      	nop			; (mov r8, r8)
    11a8:	46bd      	mov	sp, r7
    11aa:	bd80      	pop	{r7, pc}
    11ac:	00001059 	.word	0x00001059
    11b0:	2000387c 	.word	0x2000387c
    11b4:	00000385 	.word	0x00000385
    11b8:	00000f69 	.word	0x00000f69
    11bc:	000010b1 	.word	0x000010b1
    11c0:	00001109 	.word	0x00001109

000011c4 <I2cInitializeDriver>:
 * @fn			int32_t I2cInitializeDriver(void)
 * @brief       Function call to initialize the I2C driver\
 * @details     This function must be called from an RTOS thread if using RTOS, and must be called before any I2C call
 * @note        
 *****************************************************************************/
 int32_t I2cInitializeDriver(void){
    11c4:	b580      	push	{r7, lr}
    11c6:	b082      	sub	sp, #8
    11c8:	af00      	add	r7, sp, #0
	
	int32_t error = STATUS_OK;
    11ca:	2300      	movs	r3, #0
    11cc:	607b      	str	r3, [r7, #4]


	error = I2cDriverConfigureSensorBus();
    11ce:	4b14      	ldr	r3, [pc, #80]	; (1220 <I2cInitializeDriver+0x5c>)
    11d0:	4798      	blx	r3
    11d2:	0003      	movs	r3, r0
    11d4:	607b      	str	r3, [r7, #4]
	if(STATUS_OK != error) goto exit;
    11d6:	687b      	ldr	r3, [r7, #4]
    11d8:	2b00      	cmp	r3, #0
    11da:	d11a      	bne.n	1212 <I2cInitializeDriver+0x4e>
	
	I2cDriverRegisterSensorBusCallbacks();
    11dc:	4b11      	ldr	r3, [pc, #68]	; (1224 <I2cInitializeDriver+0x60>)
    11de:	4798      	blx	r3
	
		
	sensorI2cMutexHandle = xSemaphoreCreateMutex();
    11e0:	2001      	movs	r0, #1
    11e2:	4b11      	ldr	r3, [pc, #68]	; (1228 <I2cInitializeDriver+0x64>)
    11e4:	4798      	blx	r3
    11e6:	0002      	movs	r2, r0
    11e8:	4b10      	ldr	r3, [pc, #64]	; (122c <I2cInitializeDriver+0x68>)
    11ea:	601a      	str	r2, [r3, #0]
	
	sensorI2cSemaphoreHandle = xSemaphoreCreateBinary();
    11ec:	2203      	movs	r2, #3
    11ee:	2100      	movs	r1, #0
    11f0:	2001      	movs	r0, #1
    11f2:	4b0f      	ldr	r3, [pc, #60]	; (1230 <I2cInitializeDriver+0x6c>)
    11f4:	4798      	blx	r3
    11f6:	0002      	movs	r2, r0
    11f8:	4b0e      	ldr	r3, [pc, #56]	; (1234 <I2cInitializeDriver+0x70>)
    11fa:	601a      	str	r2, [r3, #0]
	//xSemaphoreGive(sensorI2cSemaphoreHandle);

	
	if(NULL == sensorI2cMutexHandle || NULL == sensorI2cSemaphoreHandle){
    11fc:	4b0b      	ldr	r3, [pc, #44]	; (122c <I2cInitializeDriver+0x68>)
    11fe:	681b      	ldr	r3, [r3, #0]
    1200:	2b00      	cmp	r3, #0
    1202:	d003      	beq.n	120c <I2cInitializeDriver+0x48>
    1204:	4b0b      	ldr	r3, [pc, #44]	; (1234 <I2cInitializeDriver+0x70>)
    1206:	681b      	ldr	r3, [r3, #0]
    1208:	2b00      	cmp	r3, #0
    120a:	d103      	bne.n	1214 <I2cInitializeDriver+0x50>
		error = STATUS_SUSPEND;	//Could not initialize mutex!
    120c:	2306      	movs	r3, #6
    120e:	607b      	str	r3, [r7, #4]
		goto exit;
    1210:	e000      	b.n	1214 <I2cInitializeDriver+0x50>
	if(STATUS_OK != error) goto exit;
    1212:	46c0      	nop			; (mov r8, r8)
	}

	exit:
	return error;		
    1214:	687b      	ldr	r3, [r7, #4]
}
    1216:	0018      	movs	r0, r3
    1218:	46bd      	mov	sp, r7
    121a:	b002      	add	sp, #8
    121c:	bd80      	pop	{r7, pc}
    121e:	46c0      	nop			; (mov r8, r8)
    1220:	00000f9d 	.word	0x00000f9d
    1224:	00001161 	.word	0x00001161
    1228:	0000596d 	.word	0x0000596d
    122c:	20003878 	.word	0x20003878
    1230:	00005705 	.word	0x00005705
    1234:	200038a4 	.word	0x200038a4

00001238 <I2cWriteData>:
 * @param[in]   data Pointer to I2C data structure which has all the information needed to send an I2C message
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/

int32_t I2cWriteData(I2C_Data *data){
    1238:	b590      	push	{r4, r7, lr}
    123a:	b089      	sub	sp, #36	; 0x24
    123c:	af00      	add	r7, sp, #0
    123e:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
    1240:	2300      	movs	r3, #0
    1242:	61fb      	str	r3, [r7, #28]
	enum status_code hwError;
	struct i2c_master_module *I2CBusHw = NULL;
    1244:	2300      	movs	r3, #0
    1246:	61bb      	str	r3, [r7, #24]
	I2C_Bus_State * busI2cState;
	struct i2c_master_packet *writePacket = NULL;
    1248:	2300      	movs	r3, #0
    124a:	617b      	str	r3, [r7, #20]
	struct i2c_master_packet *readPacket = NULL;
    124c:	2300      	movs	r3, #0
    124e:	613b      	str	r3, [r7, #16]
	
	//Check parameters
	if(data == NULL || data->msgOut == NULL){
    1250:	687b      	ldr	r3, [r7, #4]
    1252:	2b00      	cmp	r3, #0
    1254:	d003      	beq.n	125e <I2cWriteData+0x26>
    1256:	687b      	ldr	r3, [r7, #4]
    1258:	685b      	ldr	r3, [r3, #4]
    125a:	2b00      	cmp	r3, #0
    125c:	d103      	bne.n	1266 <I2cWriteData+0x2e>
		error = ERR_INVALID_ARG;
    125e:	2308      	movs	r3, #8
    1260:	425b      	negs	r3, r3
    1262:	61fb      	str	r3, [r7, #28]
		goto exit;
    1264:	e01f      	b.n	12a6 <I2cWriteData+0x6e>
	}

	//Prepare to write
	sensorPacketWrite.address = data->address;
    1266:	687b      	ldr	r3, [r7, #4]
    1268:	781b      	ldrb	r3, [r3, #0]
    126a:	b29a      	uxth	r2, r3
    126c:	4b10      	ldr	r3, [pc, #64]	; (12b0 <I2cWriteData+0x78>)
    126e:	801a      	strh	r2, [r3, #0]
	sensorPacketWrite.data = (uint8_t*) data->msgOut;
    1270:	687b      	ldr	r3, [r7, #4]
    1272:	685a      	ldr	r2, [r3, #4]
    1274:	4b0e      	ldr	r3, [pc, #56]	; (12b0 <I2cWriteData+0x78>)
    1276:	605a      	str	r2, [r3, #4]
	sensorPacketWrite.data_length = data->lenOut;
    1278:	687b      	ldr	r3, [r7, #4]
    127a:	89da      	ldrh	r2, [r3, #14]
    127c:	4b0c      	ldr	r3, [pc, #48]	; (12b0 <I2cWriteData+0x78>)
    127e:	805a      	strh	r2, [r3, #2]
	
	//Write

	 hwError = i2c_master_write_packet_job(&i2cSensorBusInstance, &sensorPacketWrite);
    1280:	230f      	movs	r3, #15
    1282:	18fc      	adds	r4, r7, r3
    1284:	4a0a      	ldr	r2, [pc, #40]	; (12b0 <I2cWriteData+0x78>)
    1286:	4b0b      	ldr	r3, [pc, #44]	; (12b4 <I2cWriteData+0x7c>)
    1288:	0011      	movs	r1, r2
    128a:	0018      	movs	r0, r3
    128c:	4b0a      	ldr	r3, [pc, #40]	; (12b8 <I2cWriteData+0x80>)
    128e:	4798      	blx	r3
    1290:	0003      	movs	r3, r0
    1292:	7023      	strb	r3, [r4, #0]
	
	if(STATUS_OK != hwError)
    1294:	230f      	movs	r3, #15
    1296:	18fb      	adds	r3, r7, r3
    1298:	781b      	ldrb	r3, [r3, #0]
    129a:	2b00      	cmp	r3, #0
    129c:	d003      	beq.n	12a6 <I2cWriteData+0x6e>
	{
		error = ERROR_IO;
    129e:	2306      	movs	r3, #6
    12a0:	425b      	negs	r3, r3
    12a2:	61fb      	str	r3, [r7, #28]
		goto exit;
    12a4:	46c0      	nop			; (mov r8, r8)
	}
	
	exit:
	return error;
    12a6:	69fb      	ldr	r3, [r7, #28]
}
    12a8:	0018      	movs	r0, r3
    12aa:	46bd      	mov	sp, r7
    12ac:	b009      	add	sp, #36	; 0x24
    12ae:	bd90      	pop	{r4, r7, pc}
    12b0:	200038e8 	.word	0x200038e8
    12b4:	2000387c 	.word	0x2000387c
    12b8:	00000609 	.word	0x00000609

000012bc <I2cReadData>:
 * @details     
 * @param[in]   data Pointer to I2C data structure which has all the information needed to send an I2C message
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
int32_t I2cReadData(I2C_Data *data){
    12bc:	b590      	push	{r4, r7, lr}
    12be:	b089      	sub	sp, #36	; 0x24
    12c0:	af00      	add	r7, sp, #0
    12c2:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
    12c4:	2300      	movs	r3, #0
    12c6:	61fb      	str	r3, [r7, #28]
	enum status_code hwError;
	struct i2c_master_module *I2CBusHw = NULL;
    12c8:	2300      	movs	r3, #0
    12ca:	61bb      	str	r3, [r7, #24]
	I2C_Bus_State * busI2cState;
	struct i2c_master_packet *writePacket = NULL;
    12cc:	2300      	movs	r3, #0
    12ce:	617b      	str	r3, [r7, #20]
	struct i2c_master_packet *readPacket = NULL;
    12d0:	2300      	movs	r3, #0
    12d2:	613b      	str	r3, [r7, #16]
	
	
	//Check parameters
	if(data == NULL || data->msgOut == NULL){
    12d4:	687b      	ldr	r3, [r7, #4]
    12d6:	2b00      	cmp	r3, #0
    12d8:	d003      	beq.n	12e2 <I2cReadData+0x26>
    12da:	687b      	ldr	r3, [r7, #4]
    12dc:	685b      	ldr	r3, [r3, #4]
    12de:	2b00      	cmp	r3, #0
    12e0:	d103      	bne.n	12ea <I2cReadData+0x2e>
		error = ERR_INVALID_ARG;
    12e2:	2308      	movs	r3, #8
    12e4:	425b      	negs	r3, r3
    12e6:	61fb      	str	r3, [r7, #28]
		goto exit;
    12e8:	e01f      	b.n	132a <I2cReadData+0x6e>
	}

	//Prepare to read
	sensorPacketWrite.address = data->address;
    12ea:	687b      	ldr	r3, [r7, #4]
    12ec:	781b      	ldrb	r3, [r3, #0]
    12ee:	b29a      	uxth	r2, r3
    12f0:	4b10      	ldr	r3, [pc, #64]	; (1334 <I2cReadData+0x78>)
    12f2:	801a      	strh	r2, [r3, #0]
	sensorPacketWrite.data = data->msgIn;
    12f4:	687b      	ldr	r3, [r7, #4]
    12f6:	689a      	ldr	r2, [r3, #8]
    12f8:	4b0e      	ldr	r3, [pc, #56]	; (1334 <I2cReadData+0x78>)
    12fa:	605a      	str	r2, [r3, #4]
	sensorPacketWrite.data_length = data->lenIn;
    12fc:	687b      	ldr	r3, [r7, #4]
    12fe:	899a      	ldrh	r2, [r3, #12]
    1300:	4b0c      	ldr	r3, [pc, #48]	; (1334 <I2cReadData+0x78>)
    1302:	805a      	strh	r2, [r3, #2]
	
	//Read

	hwError = i2c_master_read_packet_job(&i2cSensorBusInstance, &sensorPacketWrite);
    1304:	230f      	movs	r3, #15
    1306:	18fc      	adds	r4, r7, r3
    1308:	4a0a      	ldr	r2, [pc, #40]	; (1334 <I2cReadData+0x78>)
    130a:	4b0b      	ldr	r3, [pc, #44]	; (1338 <I2cReadData+0x7c>)
    130c:	0011      	movs	r1, r2
    130e:	0018      	movs	r0, r3
    1310:	4b0a      	ldr	r3, [pc, #40]	; (133c <I2cReadData+0x80>)
    1312:	4798      	blx	r3
    1314:	0003      	movs	r3, r0
    1316:	7023      	strb	r3, [r4, #0]
	
	if(STATUS_OK != hwError)
    1318:	230f      	movs	r3, #15
    131a:	18fb      	adds	r3, r7, r3
    131c:	781b      	ldrb	r3, [r3, #0]
    131e:	2b00      	cmp	r3, #0
    1320:	d003      	beq.n	132a <I2cReadData+0x6e>
	{
		error = ERROR_IO;
    1322:	2306      	movs	r3, #6
    1324:	425b      	negs	r3, r3
    1326:	61fb      	str	r3, [r7, #28]
		goto exit;
    1328:	46c0      	nop			; (mov r8, r8)
	}
	
	exit:
	return error;
    132a:	69fb      	ldr	r3, [r7, #28]
}
    132c:	0018      	movs	r0, r3
    132e:	46bd      	mov	sp, r7
    1330:	b009      	add	sp, #36	; 0x24
    1332:	bd90      	pop	{r4, r7, pc}
    1334:	200038e8 	.word	0x200038e8
    1338:	2000387c 	.word	0x2000387c
    133c:	00000525 	.word	0x00000525

00001340 <I2cFreeMutex>:
 * @details     
 * @param[in]   bus Enum that represents the bus in which we are interested to free the mutex of.
 * @return      Returns (ERROR_NONE) if the bus is ready, (ERROR_NOT_INITIALIZED) if it is busy.
 * @note        STUDENTS TO FILL OUT!
 *****************************************************************************/
int32_t I2cFreeMutex(void){
    1340:	b590      	push	{r4, r7, lr}
    1342:	b083      	sub	sp, #12
    1344:	af00      	add	r7, sp, #0
	int32_t error = ERROR_NONE;
    1346:	2300      	movs	r3, #0
    1348:	607b      	str	r3, [r7, #4]
	//give semaphore back
	if(xSemaphoreGive(sensorI2cMutexHandle) != pdTRUE)
    134a:	4b09      	ldr	r3, [pc, #36]	; (1370 <I2cFreeMutex+0x30>)
    134c:	6818      	ldr	r0, [r3, #0]
    134e:	2300      	movs	r3, #0
    1350:	2200      	movs	r2, #0
    1352:	2100      	movs	r1, #0
    1354:	4c07      	ldr	r4, [pc, #28]	; (1374 <I2cFreeMutex+0x34>)
    1356:	47a0      	blx	r4
    1358:	0003      	movs	r3, r0
    135a:	2b01      	cmp	r3, #1
    135c:	d002      	beq.n	1364 <I2cFreeMutex+0x24>
		{
			error = ERROR_NOT_INITIALIZED;
    135e:	2314      	movs	r3, #20
    1360:	425b      	negs	r3, r3
    1362:	607b      	str	r3, [r7, #4]
		}
	return error;
    1364:	687b      	ldr	r3, [r7, #4]

}
    1366:	0018      	movs	r0, r3
    1368:	46bd      	mov	sp, r7
    136a:	b003      	add	sp, #12
    136c:	bd90      	pop	{r4, r7, pc}
    136e:	46c0      	nop			; (mov r8, r8)
    1370:	20003878 	.word	0x20003878
    1374:	000059ad 	.word	0x000059ad

00001378 <I2cGetMutex>:
 * @details     
 * @param[in]   waitTime Time to wait for the mutex to be freed.
 * @return      Returns (ERROR_NONE) if we got the mutex, (ERROR_NOT_READY) if we time out before we got it
 * @note        
 *****************************************************************************/
int32_t I2cGetMutex(TickType_t waitTime){
    1378:	b580      	push	{r7, lr}
    137a:	b084      	sub	sp, #16
    137c:	af00      	add	r7, sp, #0
    137e:	6078      	str	r0, [r7, #4]
	
	int32_t error = ERROR_NONE;
    1380:	2300      	movs	r3, #0
    1382:	60fb      	str	r3, [r7, #12]
	//use semaphoreTake to get sensorI2c
	if(xSemaphoreTake(sensorI2cMutexHandle, waitTime) != pdTRUE)
    1384:	4b08      	ldr	r3, [pc, #32]	; (13a8 <I2cGetMutex+0x30>)
    1386:	681b      	ldr	r3, [r3, #0]
    1388:	687a      	ldr	r2, [r7, #4]
    138a:	0011      	movs	r1, r2
    138c:	0018      	movs	r0, r3
    138e:	4b07      	ldr	r3, [pc, #28]	; (13ac <I2cGetMutex+0x34>)
    1390:	4798      	blx	r3
    1392:	0003      	movs	r3, r0
    1394:	2b01      	cmp	r3, #1
    1396:	d002      	beq.n	139e <I2cGetMutex+0x26>
		{
			error = ERROR_NOT_READY;
    1398:	231d      	movs	r3, #29
    139a:	425b      	negs	r3, r3
    139c:	60fb      	str	r3, [r7, #12]
		}
	return error;
    139e:	68fb      	ldr	r3, [r7, #12]
	
}
    13a0:	0018      	movs	r0, r3
    13a2:	46bd      	mov	sp, r7
    13a4:	b004      	add	sp, #16
    13a6:	bd80      	pop	{r7, pc}
    13a8:	20003878 	.word	0x20003878
    13ac:	000066bd 	.word	0x000066bd

000013b0 <I2cGetSemaphoreHandle>:

static int32_t I2cGetSemaphoreHandle(SemaphoreHandle_t *handle){
    13b0:	b580      	push	{r7, lr}
    13b2:	b084      	sub	sp, #16
    13b4:	af00      	add	r7, sp, #0
    13b6:	6078      	str	r0, [r7, #4]
	int32_t error = ERROR_NONE;
    13b8:	2300      	movs	r3, #0
    13ba:	60fb      	str	r3, [r7, #12]
	*handle = sensorI2cSemaphoreHandle;
    13bc:	4b04      	ldr	r3, [pc, #16]	; (13d0 <I2cGetSemaphoreHandle+0x20>)
    13be:	681a      	ldr	r2, [r3, #0]
    13c0:	687b      	ldr	r3, [r7, #4]
    13c2:	601a      	str	r2, [r3, #0]
	return error;
    13c4:	68fb      	ldr	r3, [r7, #12]
}
    13c6:	0018      	movs	r0, r3
    13c8:	46bd      	mov	sp, r7
    13ca:	b004      	add	sp, #16
    13cc:	bd80      	pop	{r7, pc}
    13ce:	46c0      	nop			; (mov r8, r8)
    13d0:	200038a4 	.word	0x200038a4

000013d4 <I2cGetTaskErrorStatus>:
 * @brief       Sets the error state of the latest I2C bus transaction for a given I2C data, which holds which physical I2C bus we are using.
 * @details     This error flag is set to indicate when a I2C transaction has failed on a given I2C bus (encapsulated in the I2C data structure).
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
 static uint8_t I2cGetTaskErrorStatus(void){
    13d4:	b580      	push	{r7, lr}
    13d6:	af00      	add	r7, sp, #0
	 return sensorTransmitError;
    13d8:	4b02      	ldr	r3, [pc, #8]	; (13e4 <I2cGetTaskErrorStatus+0x10>)
    13da:	781b      	ldrb	r3, [r3, #0]
 }
    13dc:	0018      	movs	r0, r3
    13de:	46bd      	mov	sp, r7
    13e0:	bd80      	pop	{r7, pc}
    13e2:	46c0      	nop			; (mov r8, r8)
    13e4:	20000318 	.word	0x20000318

000013e8 <I2cSetTaskErrorStatus>:
 * @details     This error flag is set to indicate when a I2C transaction has failed on a given I2C bus (encapsulated in the I2C data structure).
 * @param[in]   value Value to which to set the error flag to.
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        
 *****************************************************************************/
 static void I2cSetTaskErrorStatus(uint8_t value){
    13e8:	b580      	push	{r7, lr}
    13ea:	b082      	sub	sp, #8
    13ec:	af00      	add	r7, sp, #0
    13ee:	0002      	movs	r2, r0
    13f0:	1dfb      	adds	r3, r7, #7
    13f2:	701a      	strb	r2, [r3, #0]
	sensorTransmitError = value;
    13f4:	4b03      	ldr	r3, [pc, #12]	; (1404 <I2cSetTaskErrorStatus+0x1c>)
    13f6:	1dfa      	adds	r2, r7, #7
    13f8:	7812      	ldrb	r2, [r2, #0]
    13fa:	701a      	strb	r2, [r3, #0]
 }
    13fc:	46c0      	nop			; (mov r8, r8)
    13fe:	46bd      	mov	sp, r7
    1400:	b002      	add	sp, #8
    1402:	bd80      	pop	{r7, pc}
    1404:	20000318 	.word	0x20000318

00001408 <I2cWriteDataWait>:
				the delay an I2C device needs to make a measurement.
 * @param[in]   xMaxBlockTime Maximum time for the thread to wait until the I2C mutex is free.
 * @return      Returns an error message in case of error.
 * @note        
 *****************************************************************************/
int32_t I2cWriteDataWait(I2C_Data *data, const TickType_t xMaxBlockTime){
    1408:	b580      	push	{r7, lr}
    140a:	b084      	sub	sp, #16
    140c:	af00      	add	r7, sp, #0
    140e:	6078      	str	r0, [r7, #4]
    1410:	6039      	str	r1, [r7, #0]

int32_t error = ERROR_NONE;
    1412:	2300      	movs	r3, #0
    1414:	60fb      	str	r3, [r7, #12]
SemaphoreHandle_t semHandle = NULL;
    1416:	2300      	movs	r3, #0
    1418:	60bb      	str	r3, [r7, #8]


//---0. Get Mutex
error = I2cGetMutex(xMaxBlockTime); //Students to fill out
    141a:	683b      	ldr	r3, [r7, #0]
    141c:	0018      	movs	r0, r3
    141e:	4b27      	ldr	r3, [pc, #156]	; (14bc <I2cWriteDataWait+0xb4>)
    1420:	4798      	blx	r3
    1422:	0003      	movs	r3, r0
    1424:	60fb      	str	r3, [r7, #12]
if(ERROR_NONE != error) goto exit;
    1426:	68fb      	ldr	r3, [r7, #12]
    1428:	2b00      	cmp	r3, #0
    142a:	d138      	bne.n	149e <I2cWriteDataWait+0x96>


//---1. Get Semaphore Handle
error = 0;I2cGetSemaphoreHandle(&semHandle);
    142c:	2300      	movs	r3, #0
    142e:	60fb      	str	r3, [r7, #12]
    1430:	2308      	movs	r3, #8
    1432:	18fb      	adds	r3, r7, r3
    1434:	0018      	movs	r0, r3
    1436:	4b22      	ldr	r3, [pc, #136]	; (14c0 <I2cWriteDataWait+0xb8>)
    1438:	4798      	blx	r3
if(ERROR_NONE != error) goto exit;
    143a:	68fb      	ldr	r3, [r7, #12]
    143c:	2b00      	cmp	r3, #0
    143e:	d130      	bne.n	14a2 <I2cWriteDataWait+0x9a>

//---2. Initiate sending data

error = I2cWriteData(data);
    1440:	687b      	ldr	r3, [r7, #4]
    1442:	0018      	movs	r0, r3
    1444:	4b1f      	ldr	r3, [pc, #124]	; (14c4 <I2cWriteDataWait+0xbc>)
    1446:	4798      	blx	r3
    1448:	0003      	movs	r3, r0
    144a:	60fb      	str	r3, [r7, #12]
if (ERROR_NONE != error){
    144c:	68fb      	ldr	r3, [r7, #12]
    144e:	2b00      	cmp	r3, #0
    1450:	d12a      	bne.n	14a8 <I2cWriteDataWait+0xa0>
	goto exitError0;
}

//---2. Wait for binary semaphore to tell us that we are done!
if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
    1452:	68bb      	ldr	r3, [r7, #8]
    1454:	683a      	ldr	r2, [r7, #0]
    1456:	0011      	movs	r1, r2
    1458:	0018      	movs	r0, r3
    145a:	4b1b      	ldr	r3, [pc, #108]	; (14c8 <I2cWriteDataWait+0xc0>)
    145c:	4798      	blx	r3
    145e:	0003      	movs	r3, r0
    1460:	2b01      	cmp	r3, #1
    1462:	d111      	bne.n	1488 <I2cWriteDataWait+0x80>
	/* The transmission ended as expected. We now delay until the I2C sensor is finished */
	if(I2cGetTaskErrorStatus()){
    1464:	4b19      	ldr	r3, [pc, #100]	; (14cc <I2cWriteDataWait+0xc4>)
    1466:	4798      	blx	r3
    1468:	1e03      	subs	r3, r0, #0
    146a:	d011      	beq.n	1490 <I2cWriteDataWait+0x88>
		I2cSetTaskErrorStatus(false);
    146c:	2000      	movs	r0, #0
    146e:	4b18      	ldr	r3, [pc, #96]	; (14d0 <I2cWriteDataWait+0xc8>)
    1470:	4798      	blx	r3
		if(error != ERROR_NONE){
    1472:	68fb      	ldr	r3, [r7, #12]
    1474:	2b00      	cmp	r3, #0
    1476:	d003      	beq.n	1480 <I2cWriteDataWait+0x78>
    		error = ERROR_I2C_HANG_RESET;
    1478:	2321      	movs	r3, #33	; 0x21
    147a:	425b      	negs	r3, r3
    147c:	60fb      	str	r3, [r7, #12]
    	}else{
    		error = ERROR_ABORTED;
		}
		goto exitError0;
    147e:	e014      	b.n	14aa <I2cWriteDataWait+0xa2>
    		error = ERROR_ABORTED;
    1480:	2303      	movs	r3, #3
    1482:	425b      	negs	r3, r3
    1484:	60fb      	str	r3, [r7, #12]
		goto exitError0;
    1486:	e010      	b.n	14aa <I2cWriteDataWait+0xa2>
	}
}else{
	/* The call to ulTaskNotifyTake() timed out. */
	error = ERR_TIMEOUT;
    1488:	2303      	movs	r3, #3
    148a:	425b      	negs	r3, r3
    148c:	60fb      	str	r3, [r7, #12]
	goto exitError0;
    148e:	e00c      	b.n	14aa <I2cWriteDataWait+0xa2>
}

//---8. Release Mutex
error |= I2cFreeMutex();
    1490:	4b10      	ldr	r3, [pc, #64]	; (14d4 <I2cWriteDataWait+0xcc>)
    1492:	4798      	blx	r3
    1494:	0002      	movs	r2, r0
    1496:	68fb      	ldr	r3, [r7, #12]
    1498:	4313      	orrs	r3, r2
    149a:	60fb      	str	r3, [r7, #12]
    149c:	e002      	b.n	14a4 <I2cWriteDataWait+0x9c>
if(ERROR_NONE != error) goto exit;
    149e:	46c0      	nop			; (mov r8, r8)
    14a0:	e000      	b.n	14a4 <I2cWriteDataWait+0x9c>
if(ERROR_NONE != error) goto exit;
    14a2:	46c0      	nop			; (mov r8, r8)

exit:
return error;
    14a4:	68fb      	ldr	r3, [r7, #12]
    14a6:	e005      	b.n	14b4 <I2cWriteDataWait+0xac>
	goto exitError0;
    14a8:	46c0      	nop			; (mov r8, r8)

exitError0:
error = I2cFreeMutex();
    14aa:	4b0a      	ldr	r3, [pc, #40]	; (14d4 <I2cWriteDataWait+0xcc>)
    14ac:	4798      	blx	r3
    14ae:	0003      	movs	r3, r0
    14b0:	60fb      	str	r3, [r7, #12]

return error;
    14b2:	68fb      	ldr	r3, [r7, #12]

}
    14b4:	0018      	movs	r0, r3
    14b6:	46bd      	mov	sp, r7
    14b8:	b004      	add	sp, #16
    14ba:	bd80      	pop	{r7, pc}
    14bc:	00001379 	.word	0x00001379
    14c0:	000013b1 	.word	0x000013b1
    14c4:	00001239 	.word	0x00001239
    14c8:	000066bd 	.word	0x000066bd
    14cc:	000013d5 	.word	0x000013d5
    14d0:	000013e9 	.word	0x000013e9
    14d4:	00001341 	.word	0x00001341

000014d8 <I2cReadDataWait>:
 * @return      Returns an error message in case of error. See ErrCodes.h
 * @note        THIS IS THE FREERTOS VERSION! DO NOT Declare #define USE_FREERTOS if you wish to use the baremetal version!      
				students to fill!
 *****************************************************************************/

int32_t I2cReadDataWait(I2C_Data *data, const TickType_t delay, const TickType_t xMaxBlockTime){
    14d8:	b580      	push	{r7, lr}
    14da:	b086      	sub	sp, #24
    14dc:	af00      	add	r7, sp, #0
    14de:	60f8      	str	r0, [r7, #12]
    14e0:	60b9      	str	r1, [r7, #8]
    14e2:	607a      	str	r2, [r7, #4]
	int32_t error = ERROR_NONE;
    14e4:	2300      	movs	r3, #0
    14e6:	617b      	str	r3, [r7, #20]
	SemaphoreHandle_t semHandle = NULL;
    14e8:	2300      	movs	r3, #0
    14ea:	613b      	str	r3, [r7, #16]

	//first WRITE the incoming data
	//---0. Get Mutex
	error = I2cGetMutex(xMaxBlockTime); //Students to fill out
    14ec:	687b      	ldr	r3, [r7, #4]
    14ee:	0018      	movs	r0, r3
    14f0:	4b39      	ldr	r3, [pc, #228]	; (15d8 <I2cReadDataWait+0x100>)
    14f2:	4798      	blx	r3
    14f4:	0003      	movs	r3, r0
    14f6:	617b      	str	r3, [r7, #20]
	if(ERROR_NONE != error) goto exit;
    14f8:	697b      	ldr	r3, [r7, #20]
    14fa:	2b00      	cmp	r3, #0
    14fc:	d15d      	bne.n	15ba <I2cReadDataWait+0xe2>


	//---1. Get Semaphore Handle
	error = 0;I2cGetSemaphoreHandle(&semHandle);
    14fe:	2300      	movs	r3, #0
    1500:	617b      	str	r3, [r7, #20]
    1502:	2310      	movs	r3, #16
    1504:	18fb      	adds	r3, r7, r3
    1506:	0018      	movs	r0, r3
    1508:	4b34      	ldr	r3, [pc, #208]	; (15dc <I2cReadDataWait+0x104>)
    150a:	4798      	blx	r3
	if(ERROR_NONE != error) goto exit;
    150c:	697b      	ldr	r3, [r7, #20]
    150e:	2b00      	cmp	r3, #0
    1510:	d155      	bne.n	15be <I2cReadDataWait+0xe6>

	//---2. Initiate sending data

	error = I2cWriteData(data);
    1512:	68fb      	ldr	r3, [r7, #12]
    1514:	0018      	movs	r0, r3
    1516:	4b32      	ldr	r3, [pc, #200]	; (15e0 <I2cReadDataWait+0x108>)
    1518:	4798      	blx	r3
    151a:	0003      	movs	r3, r0
    151c:	617b      	str	r3, [r7, #20]
	if (ERROR_NONE != error){
    151e:	697b      	ldr	r3, [r7, #20]
    1520:	2b00      	cmp	r3, #0
    1522:	d14f      	bne.n	15c4 <I2cReadDataWait+0xec>
		goto exitError0;
	}

	//---2. Wait for binary semaphore to tell us that we are done!
	if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
    1524:	693b      	ldr	r3, [r7, #16]
    1526:	687a      	ldr	r2, [r7, #4]
    1528:	0011      	movs	r1, r2
    152a:	0018      	movs	r0, r3
    152c:	4b2d      	ldr	r3, [pc, #180]	; (15e4 <I2cReadDataWait+0x10c>)
    152e:	4798      	blx	r3
    1530:	0003      	movs	r3, r0
    1532:	2b01      	cmp	r3, #1
    1534:	d111      	bne.n	155a <I2cReadDataWait+0x82>
		/* The transmission ended as expected. We now delay until the I2C sensor is finished */
		if(I2cGetTaskErrorStatus()){
    1536:	4b2c      	ldr	r3, [pc, #176]	; (15e8 <I2cReadDataWait+0x110>)
    1538:	4798      	blx	r3
    153a:	1e03      	subs	r3, r0, #0
    153c:	d011      	beq.n	1562 <I2cReadDataWait+0x8a>
			I2cSetTaskErrorStatus(false);
    153e:	2000      	movs	r0, #0
    1540:	4b2a      	ldr	r3, [pc, #168]	; (15ec <I2cReadDataWait+0x114>)
    1542:	4798      	blx	r3
			if(error != ERROR_NONE){
    1544:	697b      	ldr	r3, [r7, #20]
    1546:	2b00      	cmp	r3, #0
    1548:	d003      	beq.n	1552 <I2cReadDataWait+0x7a>
				error = ERROR_I2C_HANG_RESET;
    154a:	2321      	movs	r3, #33	; 0x21
    154c:	425b      	negs	r3, r3
    154e:	617b      	str	r3, [r7, #20]
				}else{
				error = ERROR_ABORTED;
			}
			goto exitError0;
    1550:	e039      	b.n	15c6 <I2cReadDataWait+0xee>
				error = ERROR_ABORTED;
    1552:	2303      	movs	r3, #3
    1554:	425b      	negs	r3, r3
    1556:	617b      	str	r3, [r7, #20]
			goto exitError0;
    1558:	e035      	b.n	15c6 <I2cReadDataWait+0xee>
		}
		}else{
		/* The call to ulTaskNotifyTake() timed out. */
		error = ERR_TIMEOUT;
    155a:	2303      	movs	r3, #3
    155c:	425b      	negs	r3, r3
    155e:	617b      	str	r3, [r7, #20]
		goto exitError0;
    1560:	e031      	b.n	15c6 <I2cReadDataWait+0xee>
	}
	//then read the data to handle it properly
	error = I2cReadData(data);
    1562:	68fb      	ldr	r3, [r7, #12]
    1564:	0018      	movs	r0, r3
    1566:	4b22      	ldr	r3, [pc, #136]	; (15f0 <I2cReadDataWait+0x118>)
    1568:	4798      	blx	r3
    156a:	0003      	movs	r3, r0
    156c:	617b      	str	r3, [r7, #20]
	if( xSemaphoreTake( semHandle, xMaxBlockTime ) == pdTRUE ){
    156e:	693b      	ldr	r3, [r7, #16]
    1570:	687a      	ldr	r2, [r7, #4]
    1572:	0011      	movs	r1, r2
    1574:	0018      	movs	r0, r3
    1576:	4b1b      	ldr	r3, [pc, #108]	; (15e4 <I2cReadDataWait+0x10c>)
    1578:	4798      	blx	r3
    157a:	0003      	movs	r3, r0
    157c:	2b01      	cmp	r3, #1
    157e:	d111      	bne.n	15a4 <I2cReadDataWait+0xcc>
		/* The transmission ended as expected. We now delay until the I2C sensor is finished */
		if(I2cGetTaskErrorStatus()){
    1580:	4b19      	ldr	r3, [pc, #100]	; (15e8 <I2cReadDataWait+0x110>)
    1582:	4798      	blx	r3
    1584:	1e03      	subs	r3, r0, #0
    1586:	d011      	beq.n	15ac <I2cReadDataWait+0xd4>
			I2cSetTaskErrorStatus(false);
    1588:	2000      	movs	r0, #0
    158a:	4b18      	ldr	r3, [pc, #96]	; (15ec <I2cReadDataWait+0x114>)
    158c:	4798      	blx	r3
			if(error != ERROR_NONE){
    158e:	697b      	ldr	r3, [r7, #20]
    1590:	2b00      	cmp	r3, #0
    1592:	d003      	beq.n	159c <I2cReadDataWait+0xc4>
				error = ERROR_I2C_HANG_RESET;
    1594:	2321      	movs	r3, #33	; 0x21
    1596:	425b      	negs	r3, r3
    1598:	617b      	str	r3, [r7, #20]
				}else{
				error = ERROR_ABORTED;
			}
			goto exitError0;
    159a:	e014      	b.n	15c6 <I2cReadDataWait+0xee>
				error = ERROR_ABORTED;
    159c:	2303      	movs	r3, #3
    159e:	425b      	negs	r3, r3
    15a0:	617b      	str	r3, [r7, #20]
			goto exitError0;
    15a2:	e010      	b.n	15c6 <I2cReadDataWait+0xee>
		}
		}else{
		/* The call to ulTaskNotifyTake() timed out. */
		error = ERR_TIMEOUT;
    15a4:	2303      	movs	r3, #3
    15a6:	425b      	negs	r3, r3
    15a8:	617b      	str	r3, [r7, #20]
		goto exitError0;
    15aa:	e00c      	b.n	15c6 <I2cReadDataWait+0xee>
	}
	//---8. Release Mutex once done
	error |= I2cFreeMutex();
    15ac:	4b11      	ldr	r3, [pc, #68]	; (15f4 <I2cReadDataWait+0x11c>)
    15ae:	4798      	blx	r3
    15b0:	0002      	movs	r2, r0
    15b2:	697b      	ldr	r3, [r7, #20]
    15b4:	4313      	orrs	r3, r2
    15b6:	617b      	str	r3, [r7, #20]
    15b8:	e002      	b.n	15c0 <I2cReadDataWait+0xe8>
	if(ERROR_NONE != error) goto exit;
    15ba:	46c0      	nop			; (mov r8, r8)
    15bc:	e000      	b.n	15c0 <I2cReadDataWait+0xe8>
	if(ERROR_NONE != error) goto exit;
    15be:	46c0      	nop			; (mov r8, r8)
	
	exit:
	return error;
    15c0:	697b      	ldr	r3, [r7, #20]
    15c2:	e005      	b.n	15d0 <I2cReadDataWait+0xf8>
		goto exitError0;
    15c4:	46c0      	nop			; (mov r8, r8)

	exitError0:
	error = I2cFreeMutex();
    15c6:	4b0b      	ldr	r3, [pc, #44]	; (15f4 <I2cReadDataWait+0x11c>)
    15c8:	4798      	blx	r3
    15ca:	0003      	movs	r3, r0
    15cc:	617b      	str	r3, [r7, #20]

	return error;
    15ce:	697b      	ldr	r3, [r7, #20]


}
    15d0:	0018      	movs	r0, r3
    15d2:	46bd      	mov	sp, r7
    15d4:	b006      	add	sp, #24
    15d6:	bd80      	pop	{r7, pc}
    15d8:	00001379 	.word	0x00001379
    15dc:	000013b1 	.word	0x000013b1
    15e0:	00001239 	.word	0x00001239
    15e4:	000066bd 	.word	0x000066bd
    15e8:	000013d5 	.word	0x000013d5
    15ec:	000013e9 	.word	0x000013e9
    15f0:	000012bd 	.word	0x000012bd
    15f4:	00001341 	.word	0x00001341

000015f8 <lsm6dso_read_reg>:
  *
  */
int32_t lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
    15f8:	b5b0      	push	{r4, r5, r7, lr}
    15fa:	b086      	sub	sp, #24
    15fc:	af00      	add	r7, sp, #0
    15fe:	60f8      	str	r0, [r7, #12]
    1600:	0008      	movs	r0, r1
    1602:	607a      	str	r2, [r7, #4]
    1604:	0019      	movs	r1, r3
    1606:	230b      	movs	r3, #11
    1608:	18fb      	adds	r3, r7, r3
    160a:	1c02      	adds	r2, r0, #0
    160c:	701a      	strb	r2, [r3, #0]
    160e:	2308      	movs	r3, #8
    1610:	18fb      	adds	r3, r7, r3
    1612:	1c0a      	adds	r2, r1, #0
    1614:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
    1616:	68fb      	ldr	r3, [r7, #12]
    1618:	685c      	ldr	r4, [r3, #4]
    161a:	68fb      	ldr	r3, [r7, #12]
    161c:	6898      	ldr	r0, [r3, #8]
    161e:	2308      	movs	r3, #8
    1620:	18fb      	adds	r3, r7, r3
    1622:	881d      	ldrh	r5, [r3, #0]
    1624:	687a      	ldr	r2, [r7, #4]
    1626:	230b      	movs	r3, #11
    1628:	18fb      	adds	r3, r7, r3
    162a:	7819      	ldrb	r1, [r3, #0]
    162c:	002b      	movs	r3, r5
    162e:	47a0      	blx	r4
    1630:	0003      	movs	r3, r0
    1632:	617b      	str	r3, [r7, #20]

  return ret;
    1634:	697b      	ldr	r3, [r7, #20]
}
    1636:	0018      	movs	r0, r3
    1638:	46bd      	mov	sp, r7
    163a:	b006      	add	sp, #24
    163c:	bdb0      	pop	{r4, r5, r7, pc}

0000163e <lsm6dso_write_reg>:
  *
  */
int32_t lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
    163e:	b5b0      	push	{r4, r5, r7, lr}
    1640:	b086      	sub	sp, #24
    1642:	af00      	add	r7, sp, #0
    1644:	60f8      	str	r0, [r7, #12]
    1646:	0008      	movs	r0, r1
    1648:	607a      	str	r2, [r7, #4]
    164a:	0019      	movs	r1, r3
    164c:	230b      	movs	r3, #11
    164e:	18fb      	adds	r3, r7, r3
    1650:	1c02      	adds	r2, r0, #0
    1652:	701a      	strb	r2, [r3, #0]
    1654:	2308      	movs	r3, #8
    1656:	18fb      	adds	r3, r7, r3
    1658:	1c0a      	adds	r2, r1, #0
    165a:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
    165c:	68fb      	ldr	r3, [r7, #12]
    165e:	681c      	ldr	r4, [r3, #0]
    1660:	68fb      	ldr	r3, [r7, #12]
    1662:	6898      	ldr	r0, [r3, #8]
    1664:	2308      	movs	r3, #8
    1666:	18fb      	adds	r3, r7, r3
    1668:	881d      	ldrh	r5, [r3, #0]
    166a:	687a      	ldr	r2, [r7, #4]
    166c:	230b      	movs	r3, #11
    166e:	18fb      	adds	r3, r7, r3
    1670:	7819      	ldrb	r1, [r3, #0]
    1672:	002b      	movs	r3, r5
    1674:	47a0      	blx	r4
    1676:	0003      	movs	r3, r0
    1678:	617b      	str	r3, [r7, #20]

  return ret;
    167a:	697b      	ldr	r3, [r7, #20]
}
    167c:	0018      	movs	r0, r3
    167e:	46bd      	mov	sp, r7
    1680:	b006      	add	sp, #24
    1682:	bdb0      	pop	{r4, r5, r7, pc}

00001684 <lsm6dso_from_fs2_to_mg>:
  * @brief     These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lsm6dso_from_fs2_to_mg(int16_t lsb)
{
    1684:	b580      	push	{r7, lr}
    1686:	b082      	sub	sp, #8
    1688:	af00      	add	r7, sp, #0
    168a:	0002      	movs	r2, r0
    168c:	1dbb      	adds	r3, r7, #6
    168e:	801a      	strh	r2, [r3, #0]
  return ((float_t)lsb) * 0.061f;
    1690:	1dbb      	adds	r3, r7, #6
    1692:	2200      	movs	r2, #0
    1694:	5e9a      	ldrsh	r2, [r3, r2]
    1696:	4b06      	ldr	r3, [pc, #24]	; (16b0 <lsm6dso_from_fs2_to_mg+0x2c>)
    1698:	0010      	movs	r0, r2
    169a:	4798      	blx	r3
    169c:	1c02      	adds	r2, r0, #0
    169e:	4b05      	ldr	r3, [pc, #20]	; (16b4 <lsm6dso_from_fs2_to_mg+0x30>)
    16a0:	4905      	ldr	r1, [pc, #20]	; (16b8 <lsm6dso_from_fs2_to_mg+0x34>)
    16a2:	1c10      	adds	r0, r2, #0
    16a4:	4798      	blx	r3
    16a6:	1c03      	adds	r3, r0, #0
}
    16a8:	1c18      	adds	r0, r3, #0
    16aa:	46bd      	mov	sp, r7
    16ac:	b002      	add	sp, #8
    16ae:	bd80      	pop	{r7, pc}
    16b0:	0000c3e1 	.word	0x0000c3e1
    16b4:	0000c161 	.word	0x0000c161
    16b8:	3d79db23 	.word	0x3d79db23

000016bc <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
    16bc:	b590      	push	{r4, r7, lr}
    16be:	b085      	sub	sp, #20
    16c0:	af00      	add	r7, sp, #0
    16c2:	6078      	str	r0, [r7, #4]
    16c4:	000a      	movs	r2, r1
    16c6:	1cfb      	adds	r3, r7, #3
    16c8:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    16ca:	2308      	movs	r3, #8
    16cc:	18fa      	adds	r2, r7, r3
    16ce:	6878      	ldr	r0, [r7, #4]
    16d0:	2301      	movs	r3, #1
    16d2:	2110      	movs	r1, #16
    16d4:	4c12      	ldr	r4, [pc, #72]	; (1720 <lsm6dso_xl_full_scale_set+0x64>)
    16d6:	47a0      	blx	r4
    16d8:	0003      	movs	r3, r0
    16da:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    16dc:	68fb      	ldr	r3, [r7, #12]
    16de:	2b00      	cmp	r3, #0
    16e0:	d119      	bne.n	1716 <lsm6dso_xl_full_scale_set+0x5a>
  {
    reg.fs_xl = (uint8_t) val;
    16e2:	1cfb      	adds	r3, r7, #3
    16e4:	781b      	ldrb	r3, [r3, #0]
    16e6:	2203      	movs	r2, #3
    16e8:	4013      	ands	r3, r2
    16ea:	b2da      	uxtb	r2, r3
    16ec:	2308      	movs	r3, #8
    16ee:	18fb      	adds	r3, r7, r3
    16f0:	2103      	movs	r1, #3
    16f2:	400a      	ands	r2, r1
    16f4:	0090      	lsls	r0, r2, #2
    16f6:	781a      	ldrb	r2, [r3, #0]
    16f8:	210c      	movs	r1, #12
    16fa:	438a      	bics	r2, r1
    16fc:	1c11      	adds	r1, r2, #0
    16fe:	1c02      	adds	r2, r0, #0
    1700:	430a      	orrs	r2, r1
    1702:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    1704:	2308      	movs	r3, #8
    1706:	18fa      	adds	r2, r7, r3
    1708:	6878      	ldr	r0, [r7, #4]
    170a:	2301      	movs	r3, #1
    170c:	2110      	movs	r1, #16
    170e:	4c05      	ldr	r4, [pc, #20]	; (1724 <lsm6dso_xl_full_scale_set+0x68>)
    1710:	47a0      	blx	r4
    1712:	0003      	movs	r3, r0
    1714:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1716:	68fb      	ldr	r3, [r7, #12]
}
    1718:	0018      	movs	r0, r3
    171a:	46bd      	mov	sp, r7
    171c:	b005      	add	sp, #20
    171e:	bd90      	pop	{r4, r7, pc}
    1720:	000015f9 	.word	0x000015f9
    1724:	0000163f 	.word	0x0000163f

00001728 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
    1728:	b590      	push	{r4, r7, lr}
    172a:	b087      	sub	sp, #28
    172c:	af00      	add	r7, sp, #0
    172e:	6078      	str	r0, [r7, #4]
    1730:	000a      	movs	r2, r1
    1732:	1cfb      	adds	r3, r7, #3
    1734:	701a      	strb	r2, [r3, #0]
  lsm6dso_odr_xl_t odr_xl =  val;
    1736:	2317      	movs	r3, #23
    1738:	18fb      	adds	r3, r7, r3
    173a:	1cfa      	adds	r2, r7, #3
    173c:	7812      	ldrb	r2, [r2, #0]
    173e:	701a      	strb	r2, [r3, #0]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
    1740:	230c      	movs	r3, #12
    1742:	18fa      	adds	r2, r7, r3
    1744:	687b      	ldr	r3, [r7, #4]
    1746:	0011      	movs	r1, r2
    1748:	0018      	movs	r0, r3
    174a:	4ba4      	ldr	r3, [pc, #656]	; (19dc <lsm6dso_xl_data_rate_set+0x2b4>)
    174c:	4798      	blx	r3
    174e:	0003      	movs	r3, r0
    1750:	613b      	str	r3, [r7, #16]

  if (ret == 0)
    1752:	693b      	ldr	r3, [r7, #16]
    1754:	2b00      	cmp	r3, #0
    1756:	d000      	beq.n	175a <lsm6dso_xl_data_rate_set+0x32>
    1758:	e113      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    175a:	230c      	movs	r3, #12
    175c:	18fb      	adds	r3, r7, r3
    175e:	781b      	ldrb	r3, [r3, #0]
    1760:	07db      	lsls	r3, r3, #31
    1762:	0fdb      	lsrs	r3, r3, #31
    1764:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
    1766:	230c      	movs	r3, #12
    1768:	18fb      	adds	r3, r7, r3
    176a:	781b      	ldrb	r3, [r3, #0]
    176c:	079b      	lsls	r3, r3, #30
    176e:	0fdb      	lsrs	r3, r3, #31
    1770:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    1772:	4313      	orrs	r3, r2
    1774:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
    1776:	230c      	movs	r3, #12
    1778:	18fb      	adds	r3, r7, r3
    177a:	781b      	ldrb	r3, [r3, #0]
    177c:	075b      	lsls	r3, r3, #29
    177e:	0fdb      	lsrs	r3, r3, #31
    1780:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
    1782:	4313      	orrs	r3, r2
    1784:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
    1786:	230c      	movs	r3, #12
    1788:	18fb      	adds	r3, r7, r3
    178a:	781b      	ldrb	r3, [r3, #0]
    178c:	071b      	lsls	r3, r3, #28
    178e:	0fdb      	lsrs	r3, r3, #31
    1790:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
    1792:	4313      	orrs	r3, r2
    1794:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
    1796:	230c      	movs	r3, #12
    1798:	18fb      	adds	r3, r7, r3
    179a:	781b      	ldrb	r3, [r3, #0]
    179c:	06db      	lsls	r3, r3, #27
    179e:	0fdb      	lsrs	r3, r3, #31
    17a0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
    17a2:	4313      	orrs	r3, r2
    17a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
    17a6:	230c      	movs	r3, #12
    17a8:	18fb      	adds	r3, r7, r3
    17aa:	781b      	ldrb	r3, [r3, #0]
    17ac:	069b      	lsls	r3, r3, #26
    17ae:	0fdb      	lsrs	r3, r3, #31
    17b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
    17b2:	4313      	orrs	r3, r2
    17b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
    17b6:	230c      	movs	r3, #12
    17b8:	18fb      	adds	r3, r7, r3
    17ba:	781b      	ldrb	r3, [r3, #0]
    17bc:	065b      	lsls	r3, r3, #25
    17be:	0fdb      	lsrs	r3, r3, #31
    17c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
    17c2:	4313      	orrs	r3, r2
    17c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
    17c6:	230c      	movs	r3, #12
    17c8:	18fb      	adds	r3, r7, r3
    17ca:	781b      	ldrb	r3, [r3, #0]
    17cc:	061b      	lsls	r3, r3, #24
    17ce:	0fdb      	lsrs	r3, r3, #31
    17d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
    17d2:	4313      	orrs	r3, r2
    17d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
    17d6:	230c      	movs	r3, #12
    17d8:	18fb      	adds	r3, r7, r3
    17da:	785b      	ldrb	r3, [r3, #1]
    17dc:	07db      	lsls	r3, r3, #31
    17de:	0fdb      	lsrs	r3, r3, #31
    17e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
    17e2:	4313      	orrs	r3, r2
    17e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
    17e6:	230c      	movs	r3, #12
    17e8:	18fb      	adds	r3, r7, r3
    17ea:	785b      	ldrb	r3, [r3, #1]
    17ec:	079b      	lsls	r3, r3, #30
    17ee:	0fdb      	lsrs	r3, r3, #31
    17f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
    17f2:	4313      	orrs	r3, r2
    17f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
    17f6:	230c      	movs	r3, #12
    17f8:	18fb      	adds	r3, r7, r3
    17fa:	785b      	ldrb	r3, [r3, #1]
    17fc:	075b      	lsls	r3, r3, #29
    17fe:	0fdb      	lsrs	r3, r3, #31
    1800:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
    1802:	4313      	orrs	r3, r2
    1804:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
    1806:	230c      	movs	r3, #12
    1808:	18fb      	adds	r3, r7, r3
    180a:	785b      	ldrb	r3, [r3, #1]
    180c:	071b      	lsls	r3, r3, #28
    180e:	0fdb      	lsrs	r3, r3, #31
    1810:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
    1812:	4313      	orrs	r3, r2
    1814:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
    1816:	230c      	movs	r3, #12
    1818:	18fb      	adds	r3, r7, r3
    181a:	785b      	ldrb	r3, [r3, #1]
    181c:	06db      	lsls	r3, r3, #27
    181e:	0fdb      	lsrs	r3, r3, #31
    1820:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
    1822:	4313      	orrs	r3, r2
    1824:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
    1826:	230c      	movs	r3, #12
    1828:	18fb      	adds	r3, r7, r3
    182a:	785b      	ldrb	r3, [r3, #1]
    182c:	069b      	lsls	r3, r3, #26
    182e:	0fdb      	lsrs	r3, r3, #31
    1830:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
    1832:	4313      	orrs	r3, r2
    1834:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
    1836:	230c      	movs	r3, #12
    1838:	18fb      	adds	r3, r7, r3
    183a:	785b      	ldrb	r3, [r3, #1]
    183c:	065b      	lsls	r3, r3, #25
    183e:	0fdb      	lsrs	r3, r3, #31
    1840:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
    1842:	4313      	orrs	r3, r2
    1844:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
    1846:	230c      	movs	r3, #12
    1848:	18fb      	adds	r3, r7, r3
    184a:	785b      	ldrb	r3, [r3, #1]
    184c:	061b      	lsls	r3, r3, #24
    184e:	0fdb      	lsrs	r3, r3, #31
    1850:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
    1852:	4313      	orrs	r3, r2
    1854:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    1856:	2b01      	cmp	r3, #1
    1858:	d000      	beq.n	185c <lsm6dso_xl_data_rate_set+0x134>
    185a:	e092      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
    185c:	230b      	movs	r3, #11
    185e:	18fa      	adds	r2, r7, r3
    1860:	687b      	ldr	r3, [r7, #4]
    1862:	0011      	movs	r1, r2
    1864:	0018      	movs	r0, r3
    1866:	4b5e      	ldr	r3, [pc, #376]	; (19e0 <lsm6dso_xl_data_rate_set+0x2b8>)
    1868:	4798      	blx	r3
    186a:	0003      	movs	r3, r0
    186c:	613b      	str	r3, [r7, #16]

      if (ret == 0)
    186e:	693b      	ldr	r3, [r7, #16]
    1870:	2b00      	cmp	r3, #0
    1872:	d000      	beq.n	1876 <lsm6dso_xl_data_rate_set+0x14e>
    1874:	e085      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
      {
        switch (fsm_odr)
    1876:	230b      	movs	r3, #11
    1878:	18fb      	adds	r3, r7, r3
    187a:	781b      	ldrb	r3, [r3, #0]
    187c:	2b01      	cmp	r3, #1
    187e:	d017      	beq.n	18b0 <lsm6dso_xl_data_rate_set+0x188>
    1880:	dc02      	bgt.n	1888 <lsm6dso_xl_data_rate_set+0x160>
    1882:	2b00      	cmp	r3, #0
    1884:	d005      	beq.n	1892 <lsm6dso_xl_data_rate_set+0x16a>
    1886:	e076      	b.n	1976 <lsm6dso_xl_data_rate_set+0x24e>
    1888:	2b02      	cmp	r3, #2
    188a:	d029      	beq.n	18e0 <lsm6dso_xl_data_rate_set+0x1b8>
    188c:	2b03      	cmp	r3, #3
    188e:	d048      	beq.n	1922 <lsm6dso_xl_data_rate_set+0x1fa>
    1890:	e071      	b.n	1976 <lsm6dso_xl_data_rate_set+0x24e>
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
    1892:	1cfb      	adds	r3, r7, #3
    1894:	781b      	ldrb	r3, [r3, #0]
    1896:	2b00      	cmp	r3, #0
    1898:	d104      	bne.n	18a4 <lsm6dso_xl_data_rate_set+0x17c>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
    189a:	2317      	movs	r3, #23
    189c:	18fb      	adds	r3, r7, r3
    189e:	2201      	movs	r2, #1
    18a0:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
    18a2:	e06e      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
              odr_xl = val;
    18a4:	2317      	movs	r3, #23
    18a6:	18fb      	adds	r3, r7, r3
    18a8:	1cfa      	adds	r2, r7, #3
    18aa:	7812      	ldrb	r2, [r2, #0]
    18ac:	701a      	strb	r2, [r3, #0]
            break;
    18ae:	e068      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
    18b0:	1cfb      	adds	r3, r7, #3
    18b2:	781b      	ldrb	r3, [r3, #0]
    18b4:	2b00      	cmp	r3, #0
    18b6:	d104      	bne.n	18c2 <lsm6dso_xl_data_rate_set+0x19a>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
    18b8:	2317      	movs	r3, #23
    18ba:	18fb      	adds	r3, r7, r3
    18bc:	2202      	movs	r2, #2
    18be:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
    18c0:	e05f      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
    18c2:	1cfb      	adds	r3, r7, #3
    18c4:	781b      	ldrb	r3, [r3, #0]
    18c6:	2b01      	cmp	r3, #1
    18c8:	d104      	bne.n	18d4 <lsm6dso_xl_data_rate_set+0x1ac>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
    18ca:	2317      	movs	r3, #23
    18cc:	18fb      	adds	r3, r7, r3
    18ce:	2202      	movs	r2, #2
    18d0:	701a      	strb	r2, [r3, #0]
            break;
    18d2:	e056      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
              odr_xl = val;
    18d4:	2317      	movs	r3, #23
    18d6:	18fb      	adds	r3, r7, r3
    18d8:	1cfa      	adds	r2, r7, #3
    18da:	7812      	ldrb	r2, [r2, #0]
    18dc:	701a      	strb	r2, [r3, #0]
            break;
    18de:	e050      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
    18e0:	1cfb      	adds	r3, r7, #3
    18e2:	781b      	ldrb	r3, [r3, #0]
    18e4:	2b00      	cmp	r3, #0
    18e6:	d104      	bne.n	18f2 <lsm6dso_xl_data_rate_set+0x1ca>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
    18e8:	2317      	movs	r3, #23
    18ea:	18fb      	adds	r3, r7, r3
    18ec:	2203      	movs	r2, #3
    18ee:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
    18f0:	e047      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
    18f2:	1cfb      	adds	r3, r7, #3
    18f4:	781b      	ldrb	r3, [r3, #0]
    18f6:	2b01      	cmp	r3, #1
    18f8:	d104      	bne.n	1904 <lsm6dso_xl_data_rate_set+0x1dc>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
    18fa:	2317      	movs	r3, #23
    18fc:	18fb      	adds	r3, r7, r3
    18fe:	2203      	movs	r2, #3
    1900:	701a      	strb	r2, [r3, #0]
            break;
    1902:	e03e      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_26Hz)
    1904:	1cfb      	adds	r3, r7, #3
    1906:	781b      	ldrb	r3, [r3, #0]
    1908:	2b02      	cmp	r3, #2
    190a:	d104      	bne.n	1916 <lsm6dso_xl_data_rate_set+0x1ee>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
    190c:	2317      	movs	r3, #23
    190e:	18fb      	adds	r3, r7, r3
    1910:	2203      	movs	r2, #3
    1912:	701a      	strb	r2, [r3, #0]
            break;
    1914:	e035      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
              odr_xl = val;
    1916:	2317      	movs	r3, #23
    1918:	18fb      	adds	r3, r7, r3
    191a:	1cfa      	adds	r2, r7, #3
    191c:	7812      	ldrb	r2, [r2, #0]
    191e:	701a      	strb	r2, [r3, #0]
            break;
    1920:	e02f      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
    1922:	1cfb      	adds	r3, r7, #3
    1924:	781b      	ldrb	r3, [r3, #0]
    1926:	2b00      	cmp	r3, #0
    1928:	d104      	bne.n	1934 <lsm6dso_xl_data_rate_set+0x20c>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
    192a:	2317      	movs	r3, #23
    192c:	18fb      	adds	r3, r7, r3
    192e:	2204      	movs	r2, #4
    1930:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_xl = val;
            }

            break;
    1932:	e026      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
    1934:	1cfb      	adds	r3, r7, #3
    1936:	781b      	ldrb	r3, [r3, #0]
    1938:	2b01      	cmp	r3, #1
    193a:	d104      	bne.n	1946 <lsm6dso_xl_data_rate_set+0x21e>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
    193c:	2317      	movs	r3, #23
    193e:	18fb      	adds	r3, r7, r3
    1940:	2204      	movs	r2, #4
    1942:	701a      	strb	r2, [r3, #0]
            break;
    1944:	e01d      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_26Hz)
    1946:	1cfb      	adds	r3, r7, #3
    1948:	781b      	ldrb	r3, [r3, #0]
    194a:	2b02      	cmp	r3, #2
    194c:	d104      	bne.n	1958 <lsm6dso_xl_data_rate_set+0x230>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
    194e:	2317      	movs	r3, #23
    1950:	18fb      	adds	r3, r7, r3
    1952:	2204      	movs	r2, #4
    1954:	701a      	strb	r2, [r3, #0]
            break;
    1956:	e014      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
            else if (val == LSM6DSO_XL_ODR_52Hz)
    1958:	1cfb      	adds	r3, r7, #3
    195a:	781b      	ldrb	r3, [r3, #0]
    195c:	2b03      	cmp	r3, #3
    195e:	d104      	bne.n	196a <lsm6dso_xl_data_rate_set+0x242>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
    1960:	2317      	movs	r3, #23
    1962:	18fb      	adds	r3, r7, r3
    1964:	2204      	movs	r2, #4
    1966:	701a      	strb	r2, [r3, #0]
            break;
    1968:	e00b      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>
              odr_xl = val;
    196a:	2317      	movs	r3, #23
    196c:	18fb      	adds	r3, r7, r3
    196e:	1cfa      	adds	r2, r7, #3
    1970:	7812      	ldrb	r2, [r2, #0]
    1972:	701a      	strb	r2, [r3, #0]
            break;
    1974:	e005      	b.n	1982 <lsm6dso_xl_data_rate_set+0x25a>

          default:
            odr_xl = val;
    1976:	2317      	movs	r3, #23
    1978:	18fb      	adds	r3, r7, r3
    197a:	1cfa      	adds	r2, r7, #3
    197c:	7812      	ldrb	r2, [r2, #0]
    197e:	701a      	strb	r2, [r3, #0]
            break;
    1980:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  if (ret == 0)
    1982:	693b      	ldr	r3, [r7, #16]
    1984:	2b00      	cmp	r3, #0
    1986:	d108      	bne.n	199a <lsm6dso_xl_data_rate_set+0x272>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    1988:	2308      	movs	r3, #8
    198a:	18fa      	adds	r2, r7, r3
    198c:	6878      	ldr	r0, [r7, #4]
    198e:	2301      	movs	r3, #1
    1990:	2110      	movs	r1, #16
    1992:	4c14      	ldr	r4, [pc, #80]	; (19e4 <lsm6dso_xl_data_rate_set+0x2bc>)
    1994:	47a0      	blx	r4
    1996:	0003      	movs	r3, r0
    1998:	613b      	str	r3, [r7, #16]
  }

  if (ret == 0)
    199a:	693b      	ldr	r3, [r7, #16]
    199c:	2b00      	cmp	r3, #0
    199e:	d118      	bne.n	19d2 <lsm6dso_xl_data_rate_set+0x2aa>
  {
    reg.odr_xl = (uint8_t) odr_xl;
    19a0:	2317      	movs	r3, #23
    19a2:	18fb      	adds	r3, r7, r3
    19a4:	781b      	ldrb	r3, [r3, #0]
    19a6:	220f      	movs	r2, #15
    19a8:	4013      	ands	r3, r2
    19aa:	b2da      	uxtb	r2, r3
    19ac:	2308      	movs	r3, #8
    19ae:	18fb      	adds	r3, r7, r3
    19b0:	0110      	lsls	r0, r2, #4
    19b2:	781a      	ldrb	r2, [r3, #0]
    19b4:	210f      	movs	r1, #15
    19b6:	400a      	ands	r2, r1
    19b8:	1c11      	adds	r1, r2, #0
    19ba:	1c02      	adds	r2, r0, #0
    19bc:	430a      	orrs	r2, r1
    19be:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    19c0:	2308      	movs	r3, #8
    19c2:	18fa      	adds	r2, r7, r3
    19c4:	6878      	ldr	r0, [r7, #4]
    19c6:	2301      	movs	r3, #1
    19c8:	2110      	movs	r1, #16
    19ca:	4c07      	ldr	r4, [pc, #28]	; (19e8 <lsm6dso_xl_data_rate_set+0x2c0>)
    19cc:	47a0      	blx	r4
    19ce:	0003      	movs	r3, r0
    19d0:	613b      	str	r3, [r7, #16]
  }

  return ret;
    19d2:	693b      	ldr	r3, [r7, #16]
}
    19d4:	0018      	movs	r0, r3
    19d6:	46bd      	mov	sp, r7
    19d8:	b007      	add	sp, #28
    19da:	bd90      	pop	{r4, r7, pc}
    19dc:	00002205 	.word	0x00002205
    19e0:	00002259 	.word	0x00002259
    19e4:	000015f9 	.word	0x000015f9
    19e8:	0000163f 	.word	0x0000163f

000019ec <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
    19ec:	b590      	push	{r4, r7, lr}
    19ee:	b085      	sub	sp, #20
    19f0:	af00      	add	r7, sp, #0
    19f2:	6078      	str	r0, [r7, #4]
    19f4:	000a      	movs	r2, r1
    19f6:	1cfb      	adds	r3, r7, #3
    19f8:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
    19fa:	2308      	movs	r3, #8
    19fc:	18fa      	adds	r2, r7, r3
    19fe:	6878      	ldr	r0, [r7, #4]
    1a00:	2301      	movs	r3, #1
    1a02:	2111      	movs	r1, #17
    1a04:	4c12      	ldr	r4, [pc, #72]	; (1a50 <lsm6dso_gy_full_scale_set+0x64>)
    1a06:	47a0      	blx	r4
    1a08:	0003      	movs	r3, r0
    1a0a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    1a0c:	68fb      	ldr	r3, [r7, #12]
    1a0e:	2b00      	cmp	r3, #0
    1a10:	d119      	bne.n	1a46 <lsm6dso_gy_full_scale_set+0x5a>
  {
    reg.fs_g = (uint8_t) val;
    1a12:	1cfb      	adds	r3, r7, #3
    1a14:	781b      	ldrb	r3, [r3, #0]
    1a16:	2207      	movs	r2, #7
    1a18:	4013      	ands	r3, r2
    1a1a:	b2da      	uxtb	r2, r3
    1a1c:	2308      	movs	r3, #8
    1a1e:	18fb      	adds	r3, r7, r3
    1a20:	2107      	movs	r1, #7
    1a22:	400a      	ands	r2, r1
    1a24:	1890      	adds	r0, r2, r2
    1a26:	781a      	ldrb	r2, [r3, #0]
    1a28:	210e      	movs	r1, #14
    1a2a:	438a      	bics	r2, r1
    1a2c:	1c11      	adds	r1, r2, #0
    1a2e:	1c02      	adds	r2, r0, #0
    1a30:	430a      	orrs	r2, r1
    1a32:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
    1a34:	2308      	movs	r3, #8
    1a36:	18fa      	adds	r2, r7, r3
    1a38:	6878      	ldr	r0, [r7, #4]
    1a3a:	2301      	movs	r3, #1
    1a3c:	2111      	movs	r1, #17
    1a3e:	4c05      	ldr	r4, [pc, #20]	; (1a54 <lsm6dso_gy_full_scale_set+0x68>)
    1a40:	47a0      	blx	r4
    1a42:	0003      	movs	r3, r0
    1a44:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1a46:	68fb      	ldr	r3, [r7, #12]
}
    1a48:	0018      	movs	r0, r3
    1a4a:	46bd      	mov	sp, r7
    1a4c:	b005      	add	sp, #20
    1a4e:	bd90      	pop	{r4, r7, pc}
    1a50:	000015f9 	.word	0x000015f9
    1a54:	0000163f 	.word	0x0000163f

00001a58 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
    1a58:	b590      	push	{r4, r7, lr}
    1a5a:	b087      	sub	sp, #28
    1a5c:	af00      	add	r7, sp, #0
    1a5e:	6078      	str	r0, [r7, #4]
    1a60:	000a      	movs	r2, r1
    1a62:	1cfb      	adds	r3, r7, #3
    1a64:	701a      	strb	r2, [r3, #0]
  lsm6dso_odr_g_t odr_gy =  val;
    1a66:	2317      	movs	r3, #23
    1a68:	18fb      	adds	r3, r7, r3
    1a6a:	1cfa      	adds	r2, r7, #3
    1a6c:	7812      	ldrb	r2, [r2, #0]
    1a6e:	701a      	strb	r2, [r3, #0]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
    1a70:	230c      	movs	r3, #12
    1a72:	18fa      	adds	r2, r7, r3
    1a74:	687b      	ldr	r3, [r7, #4]
    1a76:	0011      	movs	r1, r2
    1a78:	0018      	movs	r0, r3
    1a7a:	4ba4      	ldr	r3, [pc, #656]	; (1d0c <lsm6dso_gy_data_rate_set+0x2b4>)
    1a7c:	4798      	blx	r3
    1a7e:	0003      	movs	r3, r0
    1a80:	613b      	str	r3, [r7, #16]

  if (ret == 0)
    1a82:	693b      	ldr	r3, [r7, #16]
    1a84:	2b00      	cmp	r3, #0
    1a86:	d000      	beq.n	1a8a <lsm6dso_gy_data_rate_set+0x32>
    1a88:	e113      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    1a8a:	230c      	movs	r3, #12
    1a8c:	18fb      	adds	r3, r7, r3
    1a8e:	781b      	ldrb	r3, [r3, #0]
    1a90:	07db      	lsls	r3, r3, #31
    1a92:	0fdb      	lsrs	r3, r3, #31
    1a94:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
    1a96:	230c      	movs	r3, #12
    1a98:	18fb      	adds	r3, r7, r3
    1a9a:	781b      	ldrb	r3, [r3, #0]
    1a9c:	079b      	lsls	r3, r3, #30
    1a9e:	0fdb      	lsrs	r3, r3, #31
    1aa0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    1aa2:	4313      	orrs	r3, r2
    1aa4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
    1aa6:	230c      	movs	r3, #12
    1aa8:	18fb      	adds	r3, r7, r3
    1aaa:	781b      	ldrb	r3, [r3, #0]
    1aac:	075b      	lsls	r3, r3, #29
    1aae:	0fdb      	lsrs	r3, r3, #31
    1ab0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
    1ab2:	4313      	orrs	r3, r2
    1ab4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
    1ab6:	230c      	movs	r3, #12
    1ab8:	18fb      	adds	r3, r7, r3
    1aba:	781b      	ldrb	r3, [r3, #0]
    1abc:	071b      	lsls	r3, r3, #28
    1abe:	0fdb      	lsrs	r3, r3, #31
    1ac0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
    1ac2:	4313      	orrs	r3, r2
    1ac4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
    1ac6:	230c      	movs	r3, #12
    1ac8:	18fb      	adds	r3, r7, r3
    1aca:	781b      	ldrb	r3, [r3, #0]
    1acc:	06db      	lsls	r3, r3, #27
    1ace:	0fdb      	lsrs	r3, r3, #31
    1ad0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
    1ad2:	4313      	orrs	r3, r2
    1ad4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
    1ad6:	230c      	movs	r3, #12
    1ad8:	18fb      	adds	r3, r7, r3
    1ada:	781b      	ldrb	r3, [r3, #0]
    1adc:	069b      	lsls	r3, r3, #26
    1ade:	0fdb      	lsrs	r3, r3, #31
    1ae0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
    1ae2:	4313      	orrs	r3, r2
    1ae4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
    1ae6:	230c      	movs	r3, #12
    1ae8:	18fb      	adds	r3, r7, r3
    1aea:	781b      	ldrb	r3, [r3, #0]
    1aec:	065b      	lsls	r3, r3, #25
    1aee:	0fdb      	lsrs	r3, r3, #31
    1af0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
    1af2:	4313      	orrs	r3, r2
    1af4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
    1af6:	230c      	movs	r3, #12
    1af8:	18fb      	adds	r3, r7, r3
    1afa:	781b      	ldrb	r3, [r3, #0]
    1afc:	061b      	lsls	r3, r3, #24
    1afe:	0fdb      	lsrs	r3, r3, #31
    1b00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
    1b02:	4313      	orrs	r3, r2
    1b04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
    1b06:	230c      	movs	r3, #12
    1b08:	18fb      	adds	r3, r7, r3
    1b0a:	785b      	ldrb	r3, [r3, #1]
    1b0c:	07db      	lsls	r3, r3, #31
    1b0e:	0fdb      	lsrs	r3, r3, #31
    1b10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
    1b12:	4313      	orrs	r3, r2
    1b14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
    1b16:	230c      	movs	r3, #12
    1b18:	18fb      	adds	r3, r7, r3
    1b1a:	785b      	ldrb	r3, [r3, #1]
    1b1c:	079b      	lsls	r3, r3, #30
    1b1e:	0fdb      	lsrs	r3, r3, #31
    1b20:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
    1b22:	4313      	orrs	r3, r2
    1b24:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
    1b26:	230c      	movs	r3, #12
    1b28:	18fb      	adds	r3, r7, r3
    1b2a:	785b      	ldrb	r3, [r3, #1]
    1b2c:	075b      	lsls	r3, r3, #29
    1b2e:	0fdb      	lsrs	r3, r3, #31
    1b30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
    1b32:	4313      	orrs	r3, r2
    1b34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
    1b36:	230c      	movs	r3, #12
    1b38:	18fb      	adds	r3, r7, r3
    1b3a:	785b      	ldrb	r3, [r3, #1]
    1b3c:	071b      	lsls	r3, r3, #28
    1b3e:	0fdb      	lsrs	r3, r3, #31
    1b40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
    1b42:	4313      	orrs	r3, r2
    1b44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
    1b46:	230c      	movs	r3, #12
    1b48:	18fb      	adds	r3, r7, r3
    1b4a:	785b      	ldrb	r3, [r3, #1]
    1b4c:	06db      	lsls	r3, r3, #27
    1b4e:	0fdb      	lsrs	r3, r3, #31
    1b50:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
    1b52:	4313      	orrs	r3, r2
    1b54:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
    1b56:	230c      	movs	r3, #12
    1b58:	18fb      	adds	r3, r7, r3
    1b5a:	785b      	ldrb	r3, [r3, #1]
    1b5c:	069b      	lsls	r3, r3, #26
    1b5e:	0fdb      	lsrs	r3, r3, #31
    1b60:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
    1b62:	4313      	orrs	r3, r2
    1b64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
    1b66:	230c      	movs	r3, #12
    1b68:	18fb      	adds	r3, r7, r3
    1b6a:	785b      	ldrb	r3, [r3, #1]
    1b6c:	065b      	lsls	r3, r3, #25
    1b6e:	0fdb      	lsrs	r3, r3, #31
    1b70:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
    1b72:	4313      	orrs	r3, r2
    1b74:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
    1b76:	230c      	movs	r3, #12
    1b78:	18fb      	adds	r3, r7, r3
    1b7a:	785b      	ldrb	r3, [r3, #1]
    1b7c:	061b      	lsls	r3, r3, #24
    1b7e:	0fdb      	lsrs	r3, r3, #31
    1b80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
    1b82:	4313      	orrs	r3, r2
    1b84:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
    1b86:	2b01      	cmp	r3, #1
    1b88:	d000      	beq.n	1b8c <lsm6dso_gy_data_rate_set+0x134>
    1b8a:	e092      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
    1b8c:	230b      	movs	r3, #11
    1b8e:	18fa      	adds	r2, r7, r3
    1b90:	687b      	ldr	r3, [r7, #4]
    1b92:	0011      	movs	r1, r2
    1b94:	0018      	movs	r0, r3
    1b96:	4b5e      	ldr	r3, [pc, #376]	; (1d10 <lsm6dso_gy_data_rate_set+0x2b8>)
    1b98:	4798      	blx	r3
    1b9a:	0003      	movs	r3, r0
    1b9c:	613b      	str	r3, [r7, #16]

      if (ret == 0)
    1b9e:	693b      	ldr	r3, [r7, #16]
    1ba0:	2b00      	cmp	r3, #0
    1ba2:	d000      	beq.n	1ba6 <lsm6dso_gy_data_rate_set+0x14e>
    1ba4:	e085      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
      {
        switch (fsm_odr)
    1ba6:	230b      	movs	r3, #11
    1ba8:	18fb      	adds	r3, r7, r3
    1baa:	781b      	ldrb	r3, [r3, #0]
    1bac:	2b01      	cmp	r3, #1
    1bae:	d017      	beq.n	1be0 <lsm6dso_gy_data_rate_set+0x188>
    1bb0:	dc02      	bgt.n	1bb8 <lsm6dso_gy_data_rate_set+0x160>
    1bb2:	2b00      	cmp	r3, #0
    1bb4:	d005      	beq.n	1bc2 <lsm6dso_gy_data_rate_set+0x16a>
    1bb6:	e076      	b.n	1ca6 <lsm6dso_gy_data_rate_set+0x24e>
    1bb8:	2b02      	cmp	r3, #2
    1bba:	d029      	beq.n	1c10 <lsm6dso_gy_data_rate_set+0x1b8>
    1bbc:	2b03      	cmp	r3, #3
    1bbe:	d048      	beq.n	1c52 <lsm6dso_gy_data_rate_set+0x1fa>
    1bc0:	e071      	b.n	1ca6 <lsm6dso_gy_data_rate_set+0x24e>
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
    1bc2:	1cfb      	adds	r3, r7, #3
    1bc4:	781b      	ldrb	r3, [r3, #0]
    1bc6:	2b00      	cmp	r3, #0
    1bc8:	d104      	bne.n	1bd4 <lsm6dso_gy_data_rate_set+0x17c>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
    1bca:	2317      	movs	r3, #23
    1bcc:	18fb      	adds	r3, r7, r3
    1bce:	2201      	movs	r2, #1
    1bd0:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
    1bd2:	e06e      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
              odr_gy = val;
    1bd4:	2317      	movs	r3, #23
    1bd6:	18fb      	adds	r3, r7, r3
    1bd8:	1cfa      	adds	r2, r7, #3
    1bda:	7812      	ldrb	r2, [r2, #0]
    1bdc:	701a      	strb	r2, [r3, #0]
            break;
    1bde:	e068      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
    1be0:	1cfb      	adds	r3, r7, #3
    1be2:	781b      	ldrb	r3, [r3, #0]
    1be4:	2b00      	cmp	r3, #0
    1be6:	d104      	bne.n	1bf2 <lsm6dso_gy_data_rate_set+0x19a>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
    1be8:	2317      	movs	r3, #23
    1bea:	18fb      	adds	r3, r7, r3
    1bec:	2202      	movs	r2, #2
    1bee:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
    1bf0:	e05f      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
    1bf2:	1cfb      	adds	r3, r7, #3
    1bf4:	781b      	ldrb	r3, [r3, #0]
    1bf6:	2b01      	cmp	r3, #1
    1bf8:	d104      	bne.n	1c04 <lsm6dso_gy_data_rate_set+0x1ac>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
    1bfa:	2317      	movs	r3, #23
    1bfc:	18fb      	adds	r3, r7, r3
    1bfe:	2202      	movs	r2, #2
    1c00:	701a      	strb	r2, [r3, #0]
            break;
    1c02:	e056      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
              odr_gy = val;
    1c04:	2317      	movs	r3, #23
    1c06:	18fb      	adds	r3, r7, r3
    1c08:	1cfa      	adds	r2, r7, #3
    1c0a:	7812      	ldrb	r2, [r2, #0]
    1c0c:	701a      	strb	r2, [r3, #0]
            break;
    1c0e:	e050      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
    1c10:	1cfb      	adds	r3, r7, #3
    1c12:	781b      	ldrb	r3, [r3, #0]
    1c14:	2b00      	cmp	r3, #0
    1c16:	d104      	bne.n	1c22 <lsm6dso_gy_data_rate_set+0x1ca>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
    1c18:	2317      	movs	r3, #23
    1c1a:	18fb      	adds	r3, r7, r3
    1c1c:	2203      	movs	r2, #3
    1c1e:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
    1c20:	e047      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
    1c22:	1cfb      	adds	r3, r7, #3
    1c24:	781b      	ldrb	r3, [r3, #0]
    1c26:	2b01      	cmp	r3, #1
    1c28:	d104      	bne.n	1c34 <lsm6dso_gy_data_rate_set+0x1dc>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
    1c2a:	2317      	movs	r3, #23
    1c2c:	18fb      	adds	r3, r7, r3
    1c2e:	2203      	movs	r2, #3
    1c30:	701a      	strb	r2, [r3, #0]
            break;
    1c32:	e03e      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_26Hz)
    1c34:	1cfb      	adds	r3, r7, #3
    1c36:	781b      	ldrb	r3, [r3, #0]
    1c38:	2b02      	cmp	r3, #2
    1c3a:	d104      	bne.n	1c46 <lsm6dso_gy_data_rate_set+0x1ee>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
    1c3c:	2317      	movs	r3, #23
    1c3e:	18fb      	adds	r3, r7, r3
    1c40:	2203      	movs	r2, #3
    1c42:	701a      	strb	r2, [r3, #0]
            break;
    1c44:	e035      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
              odr_gy = val;
    1c46:	2317      	movs	r3, #23
    1c48:	18fb      	adds	r3, r7, r3
    1c4a:	1cfa      	adds	r2, r7, #3
    1c4c:	7812      	ldrb	r2, [r2, #0]
    1c4e:	701a      	strb	r2, [r3, #0]
            break;
    1c50:	e02f      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
    1c52:	1cfb      	adds	r3, r7, #3
    1c54:	781b      	ldrb	r3, [r3, #0]
    1c56:	2b00      	cmp	r3, #0
    1c58:	d104      	bne.n	1c64 <lsm6dso_gy_data_rate_set+0x20c>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
    1c5a:	2317      	movs	r3, #23
    1c5c:	18fb      	adds	r3, r7, r3
    1c5e:	2204      	movs	r2, #4
    1c60:	701a      	strb	r2, [r3, #0]
            else
            {
              odr_gy = val;
            }

            break;
    1c62:	e026      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
    1c64:	1cfb      	adds	r3, r7, #3
    1c66:	781b      	ldrb	r3, [r3, #0]
    1c68:	2b01      	cmp	r3, #1
    1c6a:	d104      	bne.n	1c76 <lsm6dso_gy_data_rate_set+0x21e>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
    1c6c:	2317      	movs	r3, #23
    1c6e:	18fb      	adds	r3, r7, r3
    1c70:	2204      	movs	r2, #4
    1c72:	701a      	strb	r2, [r3, #0]
            break;
    1c74:	e01d      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_26Hz)
    1c76:	1cfb      	adds	r3, r7, #3
    1c78:	781b      	ldrb	r3, [r3, #0]
    1c7a:	2b02      	cmp	r3, #2
    1c7c:	d104      	bne.n	1c88 <lsm6dso_gy_data_rate_set+0x230>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
    1c7e:	2317      	movs	r3, #23
    1c80:	18fb      	adds	r3, r7, r3
    1c82:	2204      	movs	r2, #4
    1c84:	701a      	strb	r2, [r3, #0]
            break;
    1c86:	e014      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
            else if (val == LSM6DSO_GY_ODR_52Hz)
    1c88:	1cfb      	adds	r3, r7, #3
    1c8a:	781b      	ldrb	r3, [r3, #0]
    1c8c:	2b03      	cmp	r3, #3
    1c8e:	d104      	bne.n	1c9a <lsm6dso_gy_data_rate_set+0x242>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
    1c90:	2317      	movs	r3, #23
    1c92:	18fb      	adds	r3, r7, r3
    1c94:	2204      	movs	r2, #4
    1c96:	701a      	strb	r2, [r3, #0]
            break;
    1c98:	e00b      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>
              odr_gy = val;
    1c9a:	2317      	movs	r3, #23
    1c9c:	18fb      	adds	r3, r7, r3
    1c9e:	1cfa      	adds	r2, r7, #3
    1ca0:	7812      	ldrb	r2, [r2, #0]
    1ca2:	701a      	strb	r2, [r3, #0]
            break;
    1ca4:	e005      	b.n	1cb2 <lsm6dso_gy_data_rate_set+0x25a>

          default:
            odr_gy = val;
    1ca6:	2317      	movs	r3, #23
    1ca8:	18fb      	adds	r3, r7, r3
    1caa:	1cfa      	adds	r2, r7, #3
    1cac:	7812      	ldrb	r2, [r2, #0]
    1cae:	701a      	strb	r2, [r3, #0]
            break;
    1cb0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  if (ret == 0)
    1cb2:	693b      	ldr	r3, [r7, #16]
    1cb4:	2b00      	cmp	r3, #0
    1cb6:	d108      	bne.n	1cca <lsm6dso_gy_data_rate_set+0x272>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
    1cb8:	2308      	movs	r3, #8
    1cba:	18fa      	adds	r2, r7, r3
    1cbc:	6878      	ldr	r0, [r7, #4]
    1cbe:	2301      	movs	r3, #1
    1cc0:	2111      	movs	r1, #17
    1cc2:	4c14      	ldr	r4, [pc, #80]	; (1d14 <lsm6dso_gy_data_rate_set+0x2bc>)
    1cc4:	47a0      	blx	r4
    1cc6:	0003      	movs	r3, r0
    1cc8:	613b      	str	r3, [r7, #16]
  }

  if (ret == 0)
    1cca:	693b      	ldr	r3, [r7, #16]
    1ccc:	2b00      	cmp	r3, #0
    1cce:	d118      	bne.n	1d02 <lsm6dso_gy_data_rate_set+0x2aa>
  {
    reg.odr_g = (uint8_t) odr_gy;
    1cd0:	2317      	movs	r3, #23
    1cd2:	18fb      	adds	r3, r7, r3
    1cd4:	781b      	ldrb	r3, [r3, #0]
    1cd6:	220f      	movs	r2, #15
    1cd8:	4013      	ands	r3, r2
    1cda:	b2da      	uxtb	r2, r3
    1cdc:	2308      	movs	r3, #8
    1cde:	18fb      	adds	r3, r7, r3
    1ce0:	0110      	lsls	r0, r2, #4
    1ce2:	781a      	ldrb	r2, [r3, #0]
    1ce4:	210f      	movs	r1, #15
    1ce6:	400a      	ands	r2, r1
    1ce8:	1c11      	adds	r1, r2, #0
    1cea:	1c02      	adds	r2, r0, #0
    1cec:	430a      	orrs	r2, r1
    1cee:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
    1cf0:	2308      	movs	r3, #8
    1cf2:	18fa      	adds	r2, r7, r3
    1cf4:	6878      	ldr	r0, [r7, #4]
    1cf6:	2301      	movs	r3, #1
    1cf8:	2111      	movs	r1, #17
    1cfa:	4c07      	ldr	r4, [pc, #28]	; (1d18 <lsm6dso_gy_data_rate_set+0x2c0>)
    1cfc:	47a0      	blx	r4
    1cfe:	0003      	movs	r3, r0
    1d00:	613b      	str	r3, [r7, #16]
  }

  return ret;
    1d02:	693b      	ldr	r3, [r7, #16]
}
    1d04:	0018      	movs	r0, r3
    1d06:	46bd      	mov	sp, r7
    1d08:	b007      	add	sp, #28
    1d0a:	bd90      	pop	{r4, r7, pc}
    1d0c:	00002205 	.word	0x00002205
    1d10:	00002259 	.word	0x00002259
    1d14:	000015f9 	.word	0x000015f9
    1d18:	0000163f 	.word	0x0000163f

00001d1c <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
    1d1c:	b590      	push	{r4, r7, lr}
    1d1e:	b085      	sub	sp, #20
    1d20:	af00      	add	r7, sp, #0
    1d22:	6078      	str	r0, [r7, #4]
    1d24:	000a      	movs	r2, r1
    1d26:	1cfb      	adds	r3, r7, #3
    1d28:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
    1d2a:	2308      	movs	r3, #8
    1d2c:	18fa      	adds	r2, r7, r3
    1d2e:	6878      	ldr	r0, [r7, #4]
    1d30:	2301      	movs	r3, #1
    1d32:	2112      	movs	r1, #18
    1d34:	4c12      	ldr	r4, [pc, #72]	; (1d80 <lsm6dso_block_data_update_set+0x64>)
    1d36:	47a0      	blx	r4
    1d38:	0003      	movs	r3, r0
    1d3a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    1d3c:	68fb      	ldr	r3, [r7, #12]
    1d3e:	2b00      	cmp	r3, #0
    1d40:	d119      	bne.n	1d76 <lsm6dso_block_data_update_set+0x5a>
  {
    reg.bdu = val;
    1d42:	1cfb      	adds	r3, r7, #3
    1d44:	781b      	ldrb	r3, [r3, #0]
    1d46:	2201      	movs	r2, #1
    1d48:	4013      	ands	r3, r2
    1d4a:	b2da      	uxtb	r2, r3
    1d4c:	2308      	movs	r3, #8
    1d4e:	18fb      	adds	r3, r7, r3
    1d50:	2101      	movs	r1, #1
    1d52:	400a      	ands	r2, r1
    1d54:	0190      	lsls	r0, r2, #6
    1d56:	781a      	ldrb	r2, [r3, #0]
    1d58:	2140      	movs	r1, #64	; 0x40
    1d5a:	438a      	bics	r2, r1
    1d5c:	1c11      	adds	r1, r2, #0
    1d5e:	1c02      	adds	r2, r0, #0
    1d60:	430a      	orrs	r2, r1
    1d62:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
    1d64:	2308      	movs	r3, #8
    1d66:	18fa      	adds	r2, r7, r3
    1d68:	6878      	ldr	r0, [r7, #4]
    1d6a:	2301      	movs	r3, #1
    1d6c:	2112      	movs	r1, #18
    1d6e:	4c05      	ldr	r4, [pc, #20]	; (1d84 <lsm6dso_block_data_update_set+0x68>)
    1d70:	47a0      	blx	r4
    1d72:	0003      	movs	r3, r0
    1d74:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1d76:	68fb      	ldr	r3, [r7, #12]
}
    1d78:	0018      	movs	r0, r3
    1d7a:	46bd      	mov	sp, r7
    1d7c:	b005      	add	sp, #20
    1d7e:	bd90      	pop	{r4, r7, pc}
    1d80:	000015f9 	.word	0x000015f9
    1d84:	0000163f 	.word	0x0000163f

00001d88 <lsm6dso_xl_offset_weight_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_offset_weight_set(stmdev_ctx_t *ctx,
                                     lsm6dso_usr_off_w_t val)
{
    1d88:	b590      	push	{r4, r7, lr}
    1d8a:	b085      	sub	sp, #20
    1d8c:	af00      	add	r7, sp, #0
    1d8e:	6078      	str	r0, [r7, #4]
    1d90:	000a      	movs	r2, r1
    1d92:	1cfb      	adds	r3, r7, #3
    1d94:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl6_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL6_C, (uint8_t *)&reg, 1);
    1d96:	2308      	movs	r3, #8
    1d98:	18fa      	adds	r2, r7, r3
    1d9a:	6878      	ldr	r0, [r7, #4]
    1d9c:	2301      	movs	r3, #1
    1d9e:	2115      	movs	r1, #21
    1da0:	4c12      	ldr	r4, [pc, #72]	; (1dec <lsm6dso_xl_offset_weight_set+0x64>)
    1da2:	47a0      	blx	r4
    1da4:	0003      	movs	r3, r0
    1da6:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    1da8:	68fb      	ldr	r3, [r7, #12]
    1daa:	2b00      	cmp	r3, #0
    1dac:	d119      	bne.n	1de2 <lsm6dso_xl_offset_weight_set+0x5a>
  {
    reg.usr_off_w = (uint8_t)val;
    1dae:	1cfb      	adds	r3, r7, #3
    1db0:	781b      	ldrb	r3, [r3, #0]
    1db2:	2201      	movs	r2, #1
    1db4:	4013      	ands	r3, r2
    1db6:	b2da      	uxtb	r2, r3
    1db8:	2308      	movs	r3, #8
    1dba:	18fb      	adds	r3, r7, r3
    1dbc:	2101      	movs	r1, #1
    1dbe:	400a      	ands	r2, r1
    1dc0:	00d0      	lsls	r0, r2, #3
    1dc2:	781a      	ldrb	r2, [r3, #0]
    1dc4:	2108      	movs	r1, #8
    1dc6:	438a      	bics	r2, r1
    1dc8:	1c11      	adds	r1, r2, #0
    1dca:	1c02      	adds	r2, r0, #0
    1dcc:	430a      	orrs	r2, r1
    1dce:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL6_C, (uint8_t *)&reg, 1);
    1dd0:	2308      	movs	r3, #8
    1dd2:	18fa      	adds	r2, r7, r3
    1dd4:	6878      	ldr	r0, [r7, #4]
    1dd6:	2301      	movs	r3, #1
    1dd8:	2115      	movs	r1, #21
    1dda:	4c05      	ldr	r4, [pc, #20]	; (1df0 <lsm6dso_xl_offset_weight_set+0x68>)
    1ddc:	47a0      	blx	r4
    1dde:	0003      	movs	r3, r0
    1de0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1de2:	68fb      	ldr	r3, [r7, #12]
}
    1de4:	0018      	movs	r0, r3
    1de6:	46bd      	mov	sp, r7
    1de8:	b005      	add	sp, #20
    1dea:	bd90      	pop	{r4, r7, pc}
    1dec:	000015f9 	.word	0x000015f9
    1df0:	0000163f 	.word	0x0000163f

00001df4 <lsm6dso_xl_flag_data_ready_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
    1df4:	b590      	push	{r4, r7, lr}
    1df6:	b085      	sub	sp, #20
    1df8:	af00      	add	r7, sp, #0
    1dfa:	6078      	str	r0, [r7, #4]
    1dfc:	6039      	str	r1, [r7, #0]
  lsm6dso_status_reg_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_STATUS_REG, (uint8_t *)&reg, 1);
    1dfe:	2308      	movs	r3, #8
    1e00:	18fa      	adds	r2, r7, r3
    1e02:	6878      	ldr	r0, [r7, #4]
    1e04:	2301      	movs	r3, #1
    1e06:	211e      	movs	r1, #30
    1e08:	4c08      	ldr	r4, [pc, #32]	; (1e2c <lsm6dso_xl_flag_data_ready_get+0x38>)
    1e0a:	47a0      	blx	r4
    1e0c:	0003      	movs	r3, r0
    1e0e:	60fb      	str	r3, [r7, #12]
  *val = reg.xlda;
    1e10:	2308      	movs	r3, #8
    1e12:	18fb      	adds	r3, r7, r3
    1e14:	781b      	ldrb	r3, [r3, #0]
    1e16:	07db      	lsls	r3, r3, #31
    1e18:	0fdb      	lsrs	r3, r3, #31
    1e1a:	b2db      	uxtb	r3, r3
    1e1c:	001a      	movs	r2, r3
    1e1e:	683b      	ldr	r3, [r7, #0]
    1e20:	701a      	strb	r2, [r3, #0]

  return ret;
    1e22:	68fb      	ldr	r3, [r7, #12]
}
    1e24:	0018      	movs	r0, r3
    1e26:	46bd      	mov	sp, r7
    1e28:	b005      	add	sp, #20
    1e2a:	bd90      	pop	{r4, r7, pc}
    1e2c:	000015f9 	.word	0x000015f9

00001e30 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
    1e30:	b590      	push	{r4, r7, lr}
    1e32:	b087      	sub	sp, #28
    1e34:	af00      	add	r7, sp, #0
    1e36:	6078      	str	r0, [r7, #4]
    1e38:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
    1e3a:	230c      	movs	r3, #12
    1e3c:	18fa      	adds	r2, r7, r3
    1e3e:	6878      	ldr	r0, [r7, #4]
    1e40:	2306      	movs	r3, #6
    1e42:	2128      	movs	r1, #40	; 0x28
    1e44:	4c26      	ldr	r4, [pc, #152]	; (1ee0 <lsm6dso_acceleration_raw_get+0xb0>)
    1e46:	47a0      	blx	r4
    1e48:	0003      	movs	r3, r0
    1e4a:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
    1e4c:	230c      	movs	r3, #12
    1e4e:	18fb      	adds	r3, r7, r3
    1e50:	785b      	ldrb	r3, [r3, #1]
    1e52:	b21a      	sxth	r2, r3
    1e54:	683b      	ldr	r3, [r7, #0]
    1e56:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
    1e58:	683b      	ldr	r3, [r7, #0]
    1e5a:	2200      	movs	r2, #0
    1e5c:	5e9b      	ldrsh	r3, [r3, r2]
    1e5e:	b29b      	uxth	r3, r3
    1e60:	021b      	lsls	r3, r3, #8
    1e62:	b29a      	uxth	r2, r3
    1e64:	230c      	movs	r3, #12
    1e66:	18fb      	adds	r3, r7, r3
    1e68:	781b      	ldrb	r3, [r3, #0]
    1e6a:	b29b      	uxth	r3, r3
    1e6c:	18d3      	adds	r3, r2, r3
    1e6e:	b29b      	uxth	r3, r3
    1e70:	b21a      	sxth	r2, r3
    1e72:	683b      	ldr	r3, [r7, #0]
    1e74:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
    1e76:	683b      	ldr	r3, [r7, #0]
    1e78:	3302      	adds	r3, #2
    1e7a:	220c      	movs	r2, #12
    1e7c:	18ba      	adds	r2, r7, r2
    1e7e:	78d2      	ldrb	r2, [r2, #3]
    1e80:	b212      	sxth	r2, r2
    1e82:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
    1e84:	683b      	ldr	r3, [r7, #0]
    1e86:	3302      	adds	r3, #2
    1e88:	683a      	ldr	r2, [r7, #0]
    1e8a:	3202      	adds	r2, #2
    1e8c:	2100      	movs	r1, #0
    1e8e:	5e52      	ldrsh	r2, [r2, r1]
    1e90:	b292      	uxth	r2, r2
    1e92:	0212      	lsls	r2, r2, #8
    1e94:	b291      	uxth	r1, r2
    1e96:	220c      	movs	r2, #12
    1e98:	18ba      	adds	r2, r7, r2
    1e9a:	7892      	ldrb	r2, [r2, #2]
    1e9c:	b292      	uxth	r2, r2
    1e9e:	188a      	adds	r2, r1, r2
    1ea0:	b292      	uxth	r2, r2
    1ea2:	b212      	sxth	r2, r2
    1ea4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
    1ea6:	683b      	ldr	r3, [r7, #0]
    1ea8:	3304      	adds	r3, #4
    1eaa:	220c      	movs	r2, #12
    1eac:	18ba      	adds	r2, r7, r2
    1eae:	7952      	ldrb	r2, [r2, #5]
    1eb0:	b212      	sxth	r2, r2
    1eb2:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
    1eb4:	683b      	ldr	r3, [r7, #0]
    1eb6:	3304      	adds	r3, #4
    1eb8:	683a      	ldr	r2, [r7, #0]
    1eba:	3204      	adds	r2, #4
    1ebc:	2100      	movs	r1, #0
    1ebe:	5e52      	ldrsh	r2, [r2, r1]
    1ec0:	b292      	uxth	r2, r2
    1ec2:	0212      	lsls	r2, r2, #8
    1ec4:	b291      	uxth	r1, r2
    1ec6:	220c      	movs	r2, #12
    1ec8:	18ba      	adds	r2, r7, r2
    1eca:	7912      	ldrb	r2, [r2, #4]
    1ecc:	b292      	uxth	r2, r2
    1ece:	188a      	adds	r2, r1, r2
    1ed0:	b292      	uxth	r2, r2
    1ed2:	b212      	sxth	r2, r2
    1ed4:	801a      	strh	r2, [r3, #0]

  return ret;
    1ed6:	697b      	ldr	r3, [r7, #20]
}
    1ed8:	0018      	movs	r0, r3
    1eda:	46bd      	mov	sp, r7
    1edc:	b007      	add	sp, #28
    1ede:	bd90      	pop	{r4, r7, pc}
    1ee0:	000015f9 	.word	0x000015f9

00001ee4 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
    1ee4:	b590      	push	{r4, r7, lr}
    1ee6:	b085      	sub	sp, #20
    1ee8:	af00      	add	r7, sp, #0
    1eea:	6078      	str	r0, [r7, #4]
    1eec:	000a      	movs	r2, r1
    1eee:	1cfb      	adds	r3, r7, #3
    1ef0:	701a      	strb	r2, [r3, #0]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
    1ef2:	2308      	movs	r3, #8
    1ef4:	18fa      	adds	r2, r7, r3
    1ef6:	6878      	ldr	r0, [r7, #4]
    1ef8:	2301      	movs	r3, #1
    1efa:	2101      	movs	r1, #1
    1efc:	4c11      	ldr	r4, [pc, #68]	; (1f44 <lsm6dso_mem_bank_set+0x60>)
    1efe:	47a0      	blx	r4
    1f00:	0003      	movs	r3, r0
    1f02:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    1f04:	68fb      	ldr	r3, [r7, #12]
    1f06:	2b00      	cmp	r3, #0
    1f08:	d117      	bne.n	1f3a <lsm6dso_mem_bank_set+0x56>
  {
    reg.reg_access = (uint8_t)val;
    1f0a:	1cfb      	adds	r3, r7, #3
    1f0c:	781b      	ldrb	r3, [r3, #0]
    1f0e:	2203      	movs	r2, #3
    1f10:	4013      	ands	r3, r2
    1f12:	b2da      	uxtb	r2, r3
    1f14:	2308      	movs	r3, #8
    1f16:	18fb      	adds	r3, r7, r3
    1f18:	0190      	lsls	r0, r2, #6
    1f1a:	781a      	ldrb	r2, [r3, #0]
    1f1c:	213f      	movs	r1, #63	; 0x3f
    1f1e:	400a      	ands	r2, r1
    1f20:	1c11      	adds	r1, r2, #0
    1f22:	1c02      	adds	r2, r0, #0
    1f24:	430a      	orrs	r2, r1
    1f26:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
    1f28:	2308      	movs	r3, #8
    1f2a:	18fa      	adds	r2, r7, r3
    1f2c:	6878      	ldr	r0, [r7, #4]
    1f2e:	2301      	movs	r3, #1
    1f30:	2101      	movs	r1, #1
    1f32:	4c05      	ldr	r4, [pc, #20]	; (1f48 <lsm6dso_mem_bank_set+0x64>)
    1f34:	47a0      	blx	r4
    1f36:	0003      	movs	r3, r0
    1f38:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1f3a:	68fb      	ldr	r3, [r7, #12]
}
    1f3c:	0018      	movs	r0, r3
    1f3e:	46bd      	mov	sp, r7
    1f40:	b005      	add	sp, #20
    1f42:	bd90      	pop	{r4, r7, pc}
    1f44:	000015f9 	.word	0x000015f9
    1f48:	0000163f 	.word	0x0000163f

00001f4c <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
    1f4c:	b590      	push	{r4, r7, lr}
    1f4e:	b085      	sub	sp, #20
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
    1f54:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
    1f56:	683a      	ldr	r2, [r7, #0]
    1f58:	6878      	ldr	r0, [r7, #4]
    1f5a:	2301      	movs	r3, #1
    1f5c:	210f      	movs	r1, #15
    1f5e:	4c04      	ldr	r4, [pc, #16]	; (1f70 <lsm6dso_device_id_get+0x24>)
    1f60:	47a0      	blx	r4
    1f62:	0003      	movs	r3, r0
    1f64:	60fb      	str	r3, [r7, #12]

  return ret;
    1f66:	68fb      	ldr	r3, [r7, #12]
}
    1f68:	0018      	movs	r0, r3
    1f6a:	46bd      	mov	sp, r7
    1f6c:	b005      	add	sp, #20
    1f6e:	bd90      	pop	{r4, r7, pc}
    1f70:	000015f9 	.word	0x000015f9

00001f74 <lsm6dso_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
    1f74:	b590      	push	{r4, r7, lr}
    1f76:	b085      	sub	sp, #20
    1f78:	af00      	add	r7, sp, #0
    1f7a:	6078      	str	r0, [r7, #4]
    1f7c:	000a      	movs	r2, r1
    1f7e:	1cfb      	adds	r3, r7, #3
    1f80:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
    1f82:	2308      	movs	r3, #8
    1f84:	18fa      	adds	r2, r7, r3
    1f86:	6878      	ldr	r0, [r7, #4]
    1f88:	2301      	movs	r3, #1
    1f8a:	2112      	movs	r1, #18
    1f8c:	4c12      	ldr	r4, [pc, #72]	; (1fd8 <lsm6dso_reset_set+0x64>)
    1f8e:	47a0      	blx	r4
    1f90:	0003      	movs	r3, r0
    1f92:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    1f94:	68fb      	ldr	r3, [r7, #12]
    1f96:	2b00      	cmp	r3, #0
    1f98:	d119      	bne.n	1fce <lsm6dso_reset_set+0x5a>
  {
    reg.sw_reset = val;
    1f9a:	1cfb      	adds	r3, r7, #3
    1f9c:	781b      	ldrb	r3, [r3, #0]
    1f9e:	2201      	movs	r2, #1
    1fa0:	4013      	ands	r3, r2
    1fa2:	b2da      	uxtb	r2, r3
    1fa4:	2308      	movs	r3, #8
    1fa6:	18fb      	adds	r3, r7, r3
    1fa8:	2101      	movs	r1, #1
    1faa:	400a      	ands	r2, r1
    1fac:	0010      	movs	r0, r2
    1fae:	781a      	ldrb	r2, [r3, #0]
    1fb0:	2101      	movs	r1, #1
    1fb2:	438a      	bics	r2, r1
    1fb4:	1c11      	adds	r1, r2, #0
    1fb6:	1c02      	adds	r2, r0, #0
    1fb8:	430a      	orrs	r2, r1
    1fba:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
    1fbc:	2308      	movs	r3, #8
    1fbe:	18fa      	adds	r2, r7, r3
    1fc0:	6878      	ldr	r0, [r7, #4]
    1fc2:	2301      	movs	r3, #1
    1fc4:	2112      	movs	r1, #18
    1fc6:	4c05      	ldr	r4, [pc, #20]	; (1fdc <lsm6dso_reset_set+0x68>)
    1fc8:	47a0      	blx	r4
    1fca:	0003      	movs	r3, r0
    1fcc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    1fce:	68fb      	ldr	r3, [r7, #12]
}
    1fd0:	0018      	movs	r0, r3
    1fd2:	46bd      	mov	sp, r7
    1fd4:	b005      	add	sp, #20
    1fd6:	bd90      	pop	{r4, r7, pc}
    1fd8:	000015f9 	.word	0x000015f9
    1fdc:	0000163f 	.word	0x0000163f

00001fe0 <lsm6dso_reset_get>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
    1fe0:	b590      	push	{r4, r7, lr}
    1fe2:	b085      	sub	sp, #20
    1fe4:	af00      	add	r7, sp, #0
    1fe6:	6078      	str	r0, [r7, #4]
    1fe8:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
    1fea:	2308      	movs	r3, #8
    1fec:	18fa      	adds	r2, r7, r3
    1fee:	6878      	ldr	r0, [r7, #4]
    1ff0:	2301      	movs	r3, #1
    1ff2:	2112      	movs	r1, #18
    1ff4:	4c08      	ldr	r4, [pc, #32]	; (2018 <STACK_SIZE+0x18>)
    1ff6:	47a0      	blx	r4
    1ff8:	0003      	movs	r3, r0
    1ffa:	60fb      	str	r3, [r7, #12]
  *val = reg.sw_reset;
    1ffc:	2308      	movs	r3, #8
    1ffe:	18fb      	adds	r3, r7, r3
    2000:	781b      	ldrb	r3, [r3, #0]
    2002:	07db      	lsls	r3, r3, #31
    2004:	0fdb      	lsrs	r3, r3, #31
    2006:	b2db      	uxtb	r3, r3
    2008:	001a      	movs	r2, r3
    200a:	683b      	ldr	r3, [r7, #0]
    200c:	701a      	strb	r2, [r3, #0]

  return ret;
    200e:	68fb      	ldr	r3, [r7, #12]
}
    2010:	0018      	movs	r0, r3
    2012:	46bd      	mov	sp, r7
    2014:	b005      	add	sp, #20
    2016:	bd90      	pop	{r4, r7, pc}
    2018:	000015f9 	.word	0x000015f9

0000201c <lsm6dso_xl_filter_lp2_set>:
  * @param  val      change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
    201c:	b590      	push	{r4, r7, lr}
    201e:	b085      	sub	sp, #20
    2020:	af00      	add	r7, sp, #0
    2022:	6078      	str	r0, [r7, #4]
    2024:	000a      	movs	r2, r1
    2026:	1cfb      	adds	r3, r7, #3
    2028:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    202a:	2308      	movs	r3, #8
    202c:	18fa      	adds	r2, r7, r3
    202e:	6878      	ldr	r0, [r7, #4]
    2030:	2301      	movs	r3, #1
    2032:	2110      	movs	r1, #16
    2034:	4c12      	ldr	r4, [pc, #72]	; (2080 <lsm6dso_xl_filter_lp2_set+0x64>)
    2036:	47a0      	blx	r4
    2038:	0003      	movs	r3, r0
    203a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    203c:	68fb      	ldr	r3, [r7, #12]
    203e:	2b00      	cmp	r3, #0
    2040:	d119      	bne.n	2076 <lsm6dso_xl_filter_lp2_set+0x5a>
  {
    reg.lpf2_xl_en = val;
    2042:	1cfb      	adds	r3, r7, #3
    2044:	781b      	ldrb	r3, [r3, #0]
    2046:	2201      	movs	r2, #1
    2048:	4013      	ands	r3, r2
    204a:	b2da      	uxtb	r2, r3
    204c:	2308      	movs	r3, #8
    204e:	18fb      	adds	r3, r7, r3
    2050:	2101      	movs	r1, #1
    2052:	400a      	ands	r2, r1
    2054:	1890      	adds	r0, r2, r2
    2056:	781a      	ldrb	r2, [r3, #0]
    2058:	2102      	movs	r1, #2
    205a:	438a      	bics	r2, r1
    205c:	1c11      	adds	r1, r2, #0
    205e:	1c02      	adds	r2, r0, #0
    2060:	430a      	orrs	r2, r1
    2062:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
    2064:	2308      	movs	r3, #8
    2066:	18fa      	adds	r2, r7, r3
    2068:	6878      	ldr	r0, [r7, #4]
    206a:	2301      	movs	r3, #1
    206c:	2110      	movs	r1, #16
    206e:	4c05      	ldr	r4, [pc, #20]	; (2084 <lsm6dso_xl_filter_lp2_set+0x68>)
    2070:	47a0      	blx	r4
    2072:	0003      	movs	r3, r0
    2074:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    2076:	68fb      	ldr	r3, [r7, #12]
}
    2078:	0018      	movs	r0, r3
    207a:	46bd      	mov	sp, r7
    207c:	b005      	add	sp, #20
    207e:	bd90      	pop	{r4, r7, pc}
    2080:	000015f9 	.word	0x000015f9
    2084:	0000163f 	.word	0x0000163f

00002088 <lsm6dso_xl_hp_path_on_out_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dso_hp_slope_xl_en_t val)
{
    2088:	b590      	push	{r4, r7, lr}
    208a:	b085      	sub	sp, #20
    208c:	af00      	add	r7, sp, #0
    208e:	6078      	str	r0, [r7, #4]
    2090:	000a      	movs	r2, r1
    2092:	1cfb      	adds	r3, r7, #3
    2094:	701a      	strb	r2, [r3, #0]
  lsm6dso_ctrl8_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL8_XL, (uint8_t *)&reg, 1);
    2096:	2308      	movs	r3, #8
    2098:	18fa      	adds	r2, r7, r3
    209a:	6878      	ldr	r0, [r7, #4]
    209c:	2301      	movs	r3, #1
    209e:	2117      	movs	r1, #23
    20a0:	4c25      	ldr	r4, [pc, #148]	; (2138 <lsm6dso_xl_hp_path_on_out_set+0xb0>)
    20a2:	47a0      	blx	r4
    20a4:	0003      	movs	r3, r0
    20a6:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    20a8:	68fb      	ldr	r3, [r7, #12]
    20aa:	2b00      	cmp	r3, #0
    20ac:	d13f      	bne.n	212e <lsm6dso_xl_hp_path_on_out_set+0xa6>
  {
    reg.hp_slope_xl_en = ((uint8_t)val & 0x10U) >> 4;
    20ae:	1cfb      	adds	r3, r7, #3
    20b0:	781b      	ldrb	r3, [r3, #0]
    20b2:	091b      	lsrs	r3, r3, #4
    20b4:	b2db      	uxtb	r3, r3
    20b6:	1c1a      	adds	r2, r3, #0
    20b8:	2301      	movs	r3, #1
    20ba:	4013      	ands	r3, r2
    20bc:	b2da      	uxtb	r2, r3
    20be:	2308      	movs	r3, #8
    20c0:	18fb      	adds	r3, r7, r3
    20c2:	2101      	movs	r1, #1
    20c4:	400a      	ands	r2, r1
    20c6:	0090      	lsls	r0, r2, #2
    20c8:	781a      	ldrb	r2, [r3, #0]
    20ca:	2104      	movs	r1, #4
    20cc:	438a      	bics	r2, r1
    20ce:	1c11      	adds	r1, r2, #0
    20d0:	1c02      	adds	r2, r0, #0
    20d2:	430a      	orrs	r2, r1
    20d4:	701a      	strb	r2, [r3, #0]
    reg.hp_ref_mode_xl = ((uint8_t)val & 0x20U) >> 5;
    20d6:	1cfb      	adds	r3, r7, #3
    20d8:	781b      	ldrb	r3, [r3, #0]
    20da:	095b      	lsrs	r3, r3, #5
    20dc:	b2db      	uxtb	r3, r3
    20de:	1c1a      	adds	r2, r3, #0
    20e0:	2301      	movs	r3, #1
    20e2:	4013      	ands	r3, r2
    20e4:	b2da      	uxtb	r2, r3
    20e6:	2308      	movs	r3, #8
    20e8:	18fb      	adds	r3, r7, r3
    20ea:	2101      	movs	r1, #1
    20ec:	400a      	ands	r2, r1
    20ee:	0110      	lsls	r0, r2, #4
    20f0:	781a      	ldrb	r2, [r3, #0]
    20f2:	2110      	movs	r1, #16
    20f4:	438a      	bics	r2, r1
    20f6:	1c11      	adds	r1, r2, #0
    20f8:	1c02      	adds	r2, r0, #0
    20fa:	430a      	orrs	r2, r1
    20fc:	701a      	strb	r2, [r3, #0]
    reg.hpcf_xl = (uint8_t)val & 0x07U;
    20fe:	1cfb      	adds	r3, r7, #3
    2100:	781b      	ldrb	r3, [r3, #0]
    2102:	2207      	movs	r2, #7
    2104:	4013      	ands	r3, r2
    2106:	b2da      	uxtb	r2, r3
    2108:	2308      	movs	r3, #8
    210a:	18fb      	adds	r3, r7, r3
    210c:	0150      	lsls	r0, r2, #5
    210e:	781a      	ldrb	r2, [r3, #0]
    2110:	211f      	movs	r1, #31
    2112:	400a      	ands	r2, r1
    2114:	1c11      	adds	r1, r2, #0
    2116:	1c02      	adds	r2, r0, #0
    2118:	430a      	orrs	r2, r1
    211a:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL8_XL, (uint8_t *)&reg, 1);
    211c:	2308      	movs	r3, #8
    211e:	18fa      	adds	r2, r7, r3
    2120:	6878      	ldr	r0, [r7, #4]
    2122:	2301      	movs	r3, #1
    2124:	2117      	movs	r1, #23
    2126:	4c05      	ldr	r4, [pc, #20]	; (213c <lsm6dso_xl_hp_path_on_out_set+0xb4>)
    2128:	47a0      	blx	r4
    212a:	0003      	movs	r3, r0
    212c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    212e:	68fb      	ldr	r3, [r7, #12]
}
    2130:	0018      	movs	r0, r3
    2132:	46bd      	mov	sp, r7
    2134:	b005      	add	sp, #20
    2136:	bd90      	pop	{r4, r7, pc}
    2138:	000015f9 	.word	0x000015f9
    213c:	0000163f 	.word	0x0000163f

00002140 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
    2140:	b590      	push	{r4, r7, lr}
    2142:	b087      	sub	sp, #28
    2144:	af00      	add	r7, sp, #0
    2146:	6078      	str	r0, [r7, #4]
    2148:	000a      	movs	r2, r1
    214a:	1cfb      	adds	r3, r7, #3
    214c:	701a      	strb	r2, [r3, #0]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
    214e:	230c      	movs	r3, #12
    2150:	18fa      	adds	r2, r7, r3
    2152:	6878      	ldr	r0, [r7, #4]
    2154:	2301      	movs	r3, #1
    2156:	2118      	movs	r1, #24
    2158:	4c28      	ldr	r4, [pc, #160]	; (21fc <lsm6dso_i3c_disable_set+0xbc>)
    215a:	47a0      	blx	r4
    215c:	0003      	movs	r3, r0
    215e:	617b      	str	r3, [r7, #20]

  if (ret == 0)
    2160:	697b      	ldr	r3, [r7, #20]
    2162:	2b00      	cmp	r3, #0
    2164:	d11c      	bne.n	21a0 <lsm6dso_i3c_disable_set+0x60>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
    2166:	1cfb      	adds	r3, r7, #3
    2168:	781b      	ldrb	r3, [r3, #0]
    216a:	09db      	lsrs	r3, r3, #7
    216c:	b2db      	uxtb	r3, r3
    216e:	1c1a      	adds	r2, r3, #0
    2170:	2301      	movs	r3, #1
    2172:	4013      	ands	r3, r2
    2174:	b2da      	uxtb	r2, r3
    2176:	230c      	movs	r3, #12
    2178:	18fb      	adds	r3, r7, r3
    217a:	2101      	movs	r1, #1
    217c:	400a      	ands	r2, r1
    217e:	1890      	adds	r0, r2, r2
    2180:	781a      	ldrb	r2, [r3, #0]
    2182:	2102      	movs	r1, #2
    2184:	438a      	bics	r2, r1
    2186:	1c11      	adds	r1, r2, #0
    2188:	1c02      	adds	r2, r0, #0
    218a:	430a      	orrs	r2, r1
    218c:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
    218e:	230c      	movs	r3, #12
    2190:	18fa      	adds	r2, r7, r3
    2192:	6878      	ldr	r0, [r7, #4]
    2194:	2301      	movs	r3, #1
    2196:	2118      	movs	r1, #24
    2198:	4c19      	ldr	r4, [pc, #100]	; (2200 <lsm6dso_i3c_disable_set+0xc0>)
    219a:	47a0      	blx	r4
    219c:	0003      	movs	r3, r0
    219e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
    21a0:	697b      	ldr	r3, [r7, #20]
    21a2:	2b00      	cmp	r3, #0
    21a4:	d108      	bne.n	21b8 <lsm6dso_i3c_disable_set+0x78>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
    21a6:	2310      	movs	r3, #16
    21a8:	18fa      	adds	r2, r7, r3
    21aa:	6878      	ldr	r0, [r7, #4]
    21ac:	2301      	movs	r3, #1
    21ae:	2162      	movs	r1, #98	; 0x62
    21b0:	4c12      	ldr	r4, [pc, #72]	; (21fc <lsm6dso_i3c_disable_set+0xbc>)
    21b2:	47a0      	blx	r4
    21b4:	0003      	movs	r3, r0
    21b6:	617b      	str	r3, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
    21b8:	697b      	ldr	r3, [r7, #20]
    21ba:	2b00      	cmp	r3, #0
    21bc:	d119      	bne.n	21f2 <lsm6dso_i3c_disable_set+0xb2>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
    21be:	1cfb      	adds	r3, r7, #3
    21c0:	781b      	ldrb	r3, [r3, #0]
    21c2:	2203      	movs	r2, #3
    21c4:	4013      	ands	r3, r2
    21c6:	b2da      	uxtb	r2, r3
    21c8:	2310      	movs	r3, #16
    21ca:	18fb      	adds	r3, r7, r3
    21cc:	2103      	movs	r1, #3
    21ce:	400a      	ands	r2, r1
    21d0:	00d0      	lsls	r0, r2, #3
    21d2:	781a      	ldrb	r2, [r3, #0]
    21d4:	2118      	movs	r1, #24
    21d6:	438a      	bics	r2, r1
    21d8:	1c11      	adds	r1, r2, #0
    21da:	1c02      	adds	r2, r0, #0
    21dc:	430a      	orrs	r2, r1
    21de:	701a      	strb	r2, [r3, #0]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
    21e0:	2310      	movs	r3, #16
    21e2:	18fa      	adds	r2, r7, r3
    21e4:	6878      	ldr	r0, [r7, #4]
    21e6:	2301      	movs	r3, #1
    21e8:	2162      	movs	r1, #98	; 0x62
    21ea:	4c05      	ldr	r4, [pc, #20]	; (2200 <lsm6dso_i3c_disable_set+0xc0>)
    21ec:	47a0      	blx	r4
    21ee:	0003      	movs	r3, r0
    21f0:	617b      	str	r3, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
    21f2:	697b      	ldr	r3, [r7, #20]
}
    21f4:	0018      	movs	r0, r3
    21f6:	46bd      	mov	sp, r7
    21f8:	b007      	add	sp, #28
    21fa:	bd90      	pop	{r4, r7, pc}
    21fc:	000015f9 	.word	0x000015f9
    2200:	0000163f 	.word	0x0000163f

00002204 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
    2204:	b590      	push	{r4, r7, lr}
    2206:	b085      	sub	sp, #20
    2208:	af00      	add	r7, sp, #0
    220a:	6078      	str	r0, [r7, #4]
    220c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
    220e:	687b      	ldr	r3, [r7, #4]
    2210:	2102      	movs	r1, #2
    2212:	0018      	movs	r0, r3
    2214:	4b0e      	ldr	r3, [pc, #56]	; (2250 <lsm6dso_fsm_enable_get+0x4c>)
    2216:	4798      	blx	r3
    2218:	0003      	movs	r3, r0
    221a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    221c:	68fb      	ldr	r3, [r7, #12]
    221e:	2b00      	cmp	r3, #0
    2220:	d107      	bne.n	2232 <lsm6dso_fsm_enable_get+0x2e>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
    2222:	683a      	ldr	r2, [r7, #0]
    2224:	6878      	ldr	r0, [r7, #4]
    2226:	2302      	movs	r3, #2
    2228:	2146      	movs	r1, #70	; 0x46
    222a:	4c0a      	ldr	r4, [pc, #40]	; (2254 <lsm6dso_fsm_enable_get+0x50>)
    222c:	47a0      	blx	r4
    222e:	0003      	movs	r3, r0
    2230:	60fb      	str	r3, [r7, #12]
  }

  if (ret == 0)
    2232:	68fb      	ldr	r3, [r7, #12]
    2234:	2b00      	cmp	r3, #0
    2236:	d106      	bne.n	2246 <lsm6dso_fsm_enable_get+0x42>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
    2238:	687b      	ldr	r3, [r7, #4]
    223a:	2100      	movs	r1, #0
    223c:	0018      	movs	r0, r3
    223e:	4b04      	ldr	r3, [pc, #16]	; (2250 <lsm6dso_fsm_enable_get+0x4c>)
    2240:	4798      	blx	r3
    2242:	0003      	movs	r3, r0
    2244:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    2246:	68fb      	ldr	r3, [r7, #12]
}
    2248:	0018      	movs	r0, r3
    224a:	46bd      	mov	sp, r7
    224c:	b005      	add	sp, #20
    224e:	bd90      	pop	{r4, r7, pc}
    2250:	00001ee5 	.word	0x00001ee5
    2254:	000015f9 	.word	0x000015f9

00002258 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
    2258:	b590      	push	{r4, r7, lr}
    225a:	b085      	sub	sp, #20
    225c:	af00      	add	r7, sp, #0
    225e:	6078      	str	r0, [r7, #4]
    2260:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
    2262:	687b      	ldr	r3, [r7, #4]
    2264:	2102      	movs	r1, #2
    2266:	0018      	movs	r0, r3
    2268:	4b21      	ldr	r3, [pc, #132]	; (22f0 <lsm6dso_fsm_data_rate_get+0x98>)
    226a:	4798      	blx	r3
    226c:	0003      	movs	r3, r0
    226e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
    2270:	68fb      	ldr	r3, [r7, #12]
    2272:	2b00      	cmp	r3, #0
    2274:	d108      	bne.n	2288 <lsm6dso_fsm_data_rate_get+0x30>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
    2276:	2308      	movs	r3, #8
    2278:	18fa      	adds	r2, r7, r3
    227a:	6878      	ldr	r0, [r7, #4]
    227c:	2301      	movs	r3, #1
    227e:	215f      	movs	r1, #95	; 0x5f
    2280:	4c1c      	ldr	r4, [pc, #112]	; (22f4 <lsm6dso_fsm_data_rate_get+0x9c>)
    2282:	47a0      	blx	r4
    2284:	0003      	movs	r3, r0
    2286:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
    2288:	68fb      	ldr	r3, [r7, #12]
    228a:	2b00      	cmp	r3, #0
    228c:	d12b      	bne.n	22e6 <lsm6dso_fsm_data_rate_get+0x8e>
  {
    switch (reg.fsm_odr)
    228e:	2308      	movs	r3, #8
    2290:	18fb      	adds	r3, r7, r3
    2292:	781b      	ldrb	r3, [r3, #0]
    2294:	06db      	lsls	r3, r3, #27
    2296:	0f9b      	lsrs	r3, r3, #30
    2298:	b2db      	uxtb	r3, r3
    229a:	2b01      	cmp	r3, #1
    229c:	d00c      	beq.n	22b8 <lsm6dso_fsm_data_rate_get+0x60>
    229e:	dc02      	bgt.n	22a6 <lsm6dso_fsm_data_rate_get+0x4e>
    22a0:	2b00      	cmp	r3, #0
    22a2:	d005      	beq.n	22b0 <lsm6dso_fsm_data_rate_get+0x58>
    22a4:	e014      	b.n	22d0 <lsm6dso_fsm_data_rate_get+0x78>
    22a6:	2b02      	cmp	r3, #2
    22a8:	d00a      	beq.n	22c0 <lsm6dso_fsm_data_rate_get+0x68>
    22aa:	2b03      	cmp	r3, #3
    22ac:	d00c      	beq.n	22c8 <lsm6dso_fsm_data_rate_get+0x70>
    22ae:	e00f      	b.n	22d0 <lsm6dso_fsm_data_rate_get+0x78>
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
    22b0:	683b      	ldr	r3, [r7, #0]
    22b2:	2200      	movs	r2, #0
    22b4:	701a      	strb	r2, [r3, #0]
        break;
    22b6:	e00f      	b.n	22d8 <lsm6dso_fsm_data_rate_get+0x80>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
    22b8:	683b      	ldr	r3, [r7, #0]
    22ba:	2201      	movs	r2, #1
    22bc:	701a      	strb	r2, [r3, #0]
        break;
    22be:	e00b      	b.n	22d8 <lsm6dso_fsm_data_rate_get+0x80>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
    22c0:	683b      	ldr	r3, [r7, #0]
    22c2:	2202      	movs	r2, #2
    22c4:	701a      	strb	r2, [r3, #0]
        break;
    22c6:	e007      	b.n	22d8 <lsm6dso_fsm_data_rate_get+0x80>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
    22c8:	683b      	ldr	r3, [r7, #0]
    22ca:	2203      	movs	r2, #3
    22cc:	701a      	strb	r2, [r3, #0]
        break;
    22ce:	e003      	b.n	22d8 <lsm6dso_fsm_data_rate_get+0x80>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
    22d0:	683b      	ldr	r3, [r7, #0]
    22d2:	2200      	movs	r2, #0
    22d4:	701a      	strb	r2, [r3, #0]
        break;
    22d6:	46c0      	nop			; (mov r8, r8)
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
    22d8:	687b      	ldr	r3, [r7, #4]
    22da:	2100      	movs	r1, #0
    22dc:	0018      	movs	r0, r3
    22de:	4b04      	ldr	r3, [pc, #16]	; (22f0 <lsm6dso_fsm_data_rate_get+0x98>)
    22e0:	4798      	blx	r3
    22e2:	0003      	movs	r3, r0
    22e4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
    22e6:	68fb      	ldr	r3, [r7, #12]
}
    22e8:	0018      	movs	r0, r3
    22ea:	46bd      	mov	sp, r7
    22ec:	b005      	add	sp, #20
    22ee:	bd90      	pop	{r4, r7, pc}
    22f0:	00001ee5 	.word	0x00001ee5
    22f4:	000015f9 	.word	0x000015f9

000022f8 <platform_write>:
 * @param[in]   len Length of the data sent
 * @return      Returns what the function "I2cWriteDataWait" returns
 * @note        STUDENTS TO FILL  
*****************************************************************************/
static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp,uint16_t len)
{
    22f8:	b580      	push	{r7, lr}
    22fa:	b086      	sub	sp, #24
    22fc:	af00      	add	r7, sp, #0
    22fe:	60f8      	str	r0, [r7, #12]
    2300:	0008      	movs	r0, r1
    2302:	607a      	str	r2, [r7, #4]
    2304:	0019      	movs	r1, r3
    2306:	230b      	movs	r3, #11
    2308:	18fb      	adds	r3, r7, r3
    230a:	1c02      	adds	r2, r0, #0
    230c:	701a      	strb	r2, [r3, #0]
    230e:	2308      	movs	r3, #8
    2310:	18fb      	adds	r3, r7, r3
    2312:	1c0a      	adds	r2, r1, #0
    2314:	801a      	strh	r2, [r3, #0]
	//YOUR JOB: Fill out the structure "imuData" to send to the device
	//TIP: Use the array "msgOutImu" to copy the data to be sent. Remember that the position [0] of the array you send must be the register, and
	//starting from position [1] you can copy the data to be sent. Remember to adjust the length accordingly
	int32_t error = ERROR_NONE;
    2316:	2300      	movs	r3, #0
    2318:	613b      	str	r3, [r7, #16]
	
	msgOutImu[0] = reg;
    231a:	4b19      	ldr	r3, [pc, #100]	; (2380 <platform_write+0x88>)
    231c:	220b      	movs	r2, #11
    231e:	18ba      	adds	r2, r7, r2
    2320:	7812      	ldrb	r2, [r2, #0]
    2322:	701a      	strb	r2, [r3, #0]
	//loop through bufp to get message
 	for(int i = 0; i < len; i++)
    2324:	2300      	movs	r3, #0
    2326:	617b      	str	r3, [r7, #20]
    2328:	e00a      	b.n	2340 <platform_write+0x48>
 	{
 		msgOutImu[i+1] = bufp[i];
    232a:	697b      	ldr	r3, [r7, #20]
    232c:	3301      	adds	r3, #1
    232e:	697a      	ldr	r2, [r7, #20]
    2330:	6879      	ldr	r1, [r7, #4]
    2332:	188a      	adds	r2, r1, r2
    2334:	7811      	ldrb	r1, [r2, #0]
    2336:	4a12      	ldr	r2, [pc, #72]	; (2380 <platform_write+0x88>)
    2338:	54d1      	strb	r1, [r2, r3]
 	for(int i = 0; i < len; i++)
    233a:	697b      	ldr	r3, [r7, #20]
    233c:	3301      	adds	r3, #1
    233e:	617b      	str	r3, [r7, #20]
    2340:	2308      	movs	r3, #8
    2342:	18fb      	adds	r3, r7, r3
    2344:	881a      	ldrh	r2, [r3, #0]
    2346:	697b      	ldr	r3, [r7, #20]
    2348:	429a      	cmp	r2, r3
    234a:	dcee      	bgt.n	232a <platform_write+0x32>
 	}
	//save individual data as part of the IMU_DATA struct
	imuData.address = LSM6DSO_I2C_ADD_H;
    234c:	4b0d      	ldr	r3, [pc, #52]	; (2384 <platform_write+0x8c>)
    234e:	226b      	movs	r2, #107	; 0x6b
    2350:	701a      	strb	r2, [r3, #0]
	imuData.lenOut = 1+len;
    2352:	2308      	movs	r3, #8
    2354:	18fb      	adds	r3, r7, r3
    2356:	881b      	ldrh	r3, [r3, #0]
    2358:	3301      	adds	r3, #1
    235a:	b29a      	uxth	r2, r3
    235c:	4b09      	ldr	r3, [pc, #36]	; (2384 <platform_write+0x8c>)
    235e:	81da      	strh	r2, [r3, #14]
	imuData.msgOut = &msgOutImu;
    2360:	4b08      	ldr	r3, [pc, #32]	; (2384 <platform_write+0x8c>)
    2362:	4a07      	ldr	r2, [pc, #28]	; (2380 <platform_write+0x88>)
    2364:	605a      	str	r2, [r3, #4]
	//write the imudata struct object
	error = I2cWriteDataWait(&imuData, 100);
    2366:	4b07      	ldr	r3, [pc, #28]	; (2384 <platform_write+0x8c>)
    2368:	2164      	movs	r1, #100	; 0x64
    236a:	0018      	movs	r0, r3
    236c:	4b06      	ldr	r3, [pc, #24]	; (2388 <platform_write+0x90>)
    236e:	4798      	blx	r3
    2370:	0003      	movs	r3, r0
    2372:	613b      	str	r3, [r7, #16]
	return error;
    2374:	693b      	ldr	r3, [r7, #16]

}
    2376:	0018      	movs	r0, r3
    2378:	46bd      	mov	sp, r7
    237a:	b006      	add	sp, #24
    237c:	bd80      	pop	{r7, pc}
    237e:	46c0      	nop			; (mov r8, r8)
    2380:	200038f4 	.word	0x200038f4
    2384:	20003934 	.word	0x20003934
    2388:	00001409 	.word	0x00001409

0000238c <platform_read>:
 * @param[in]   len Length of the data to be read
 * @return      Returns what the function "I2cWriteDataWait" returns
 * @note        STUDENTS TO FILL  
*****************************************************************************/
static  int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
    238c:	b580      	push	{r7, lr}
    238e:	b086      	sub	sp, #24
    2390:	af00      	add	r7, sp, #0
    2392:	60f8      	str	r0, [r7, #12]
    2394:	0008      	movs	r0, r1
    2396:	607a      	str	r2, [r7, #4]
    2398:	0019      	movs	r1, r3
    239a:	230b      	movs	r3, #11
    239c:	18fb      	adds	r3, r7, r3
    239e:	1c02      	adds	r2, r0, #0
    23a0:	701a      	strb	r2, [r3, #0]
    23a2:	2308      	movs	r3, #8
    23a4:	18fb      	adds	r3, r7, r3
    23a6:	1c0a      	adds	r2, r1, #0
    23a8:	801a      	strh	r2, [r3, #0]
	//YOUR JOB: Fill out the structure "imuData" to send to the device
	//TIP: Check the structure "imuData" and notice that it has a msgOut and msgIn parameter. How do we fill this to our advantage?
	int32_t error = ERROR_NONE;
    23aa:	2300      	movs	r3, #0
    23ac:	617b      	str	r3, [r7, #20]
	//asssemble the message being read
	imuData.address = LSM6DSO_I2C_ADD_H;
    23ae:	4b13      	ldr	r3, [pc, #76]	; (23fc <platform_read+0x70>)
    23b0:	226b      	movs	r2, #107	; 0x6b
    23b2:	701a      	strb	r2, [r3, #0]
	imuData.lenIn = len;
    23b4:	4b11      	ldr	r3, [pc, #68]	; (23fc <platform_read+0x70>)
    23b6:	2208      	movs	r2, #8
    23b8:	18ba      	adds	r2, r7, r2
    23ba:	8812      	ldrh	r2, [r2, #0]
    23bc:	819a      	strh	r2, [r3, #12]
	imuData.msgIn = bufp;
    23be:	4b0f      	ldr	r3, [pc, #60]	; (23fc <platform_read+0x70>)
    23c0:	687a      	ldr	r2, [r7, #4]
    23c2:	609a      	str	r2, [r3, #8]
	//clear our outwards message
	imuData.lenOut = 1;
    23c4:	4b0d      	ldr	r3, [pc, #52]	; (23fc <platform_read+0x70>)
    23c6:	2201      	movs	r2, #1
    23c8:	81da      	strh	r2, [r3, #14]
	msgOutImu[0] = reg;
    23ca:	4b0d      	ldr	r3, [pc, #52]	; (2400 <platform_read+0x74>)
    23cc:	220b      	movs	r2, #11
    23ce:	18ba      	adds	r2, r7, r2
    23d0:	7812      	ldrb	r2, [r2, #0]
    23d2:	701a      	strb	r2, [r3, #0]
	msgOutImu[1] = 0;
    23d4:	4b0a      	ldr	r3, [pc, #40]	; (2400 <platform_read+0x74>)
    23d6:	2200      	movs	r2, #0
    23d8:	705a      	strb	r2, [r3, #1]
	imuData.msgOut = &msgOutImu;
    23da:	4b08      	ldr	r3, [pc, #32]	; (23fc <platform_read+0x70>)
    23dc:	4a08      	ldr	r2, [pc, #32]	; (2400 <platform_read+0x74>)
    23de:	605a      	str	r2, [r3, #4]
	//read the imudata struct
	error = I2cReadDataWait(&imuData, 5, 100);
    23e0:	4b06      	ldr	r3, [pc, #24]	; (23fc <platform_read+0x70>)
    23e2:	2264      	movs	r2, #100	; 0x64
    23e4:	2105      	movs	r1, #5
    23e6:	0018      	movs	r0, r3
    23e8:	4b06      	ldr	r3, [pc, #24]	; (2404 <platform_read+0x78>)
    23ea:	4798      	blx	r3
    23ec:	0003      	movs	r3, r0
    23ee:	617b      	str	r3, [r7, #20]
	
	return error;
    23f0:	697b      	ldr	r3, [r7, #20]

}
    23f2:	0018      	movs	r0, r3
    23f4:	46bd      	mov	sp, r7
    23f6:	b006      	add	sp, #24
    23f8:	bd80      	pop	{r7, pc}
    23fa:	46c0      	nop			; (mov r8, r8)
    23fc:	20003934 	.word	0x20003934
    2400:	200038f4 	.word	0x200038f4
    2404:	000014d9 	.word	0x000014d9

00002408 <GetImuStruct>:


stmdev_ctx_t * GetImuStruct(void)
{
    2408:	b580      	push	{r7, lr}
    240a:	af00      	add	r7, sp, #0
return &dev_ctx;
    240c:	4b01      	ldr	r3, [pc, #4]	; (2414 <GetImuStruct+0xc>)
}
    240e:	0018      	movs	r0, r3
    2410:	46bd      	mov	sp, r7
    2412:	bd80      	pop	{r7, pc}
    2414:	20000000 	.word	0x20000000

00002418 <InitImu>:



int32_t InitImu(void)
{
    2418:	b580      	push	{r7, lr}
    241a:	b082      	sub	sp, #8
    241c:	af00      	add	r7, sp, #0
uint8_t rst;
int32_t error = 0;
    241e:	2300      	movs	r3, #0
    2420:	607b      	str	r3, [r7, #4]
/*
   * Restore default configuration
   */
  error = lsm6dso_reset_set(&dev_ctx, PROPERTY_ENABLE);
    2422:	4b23      	ldr	r3, [pc, #140]	; (24b0 <InitImu+0x98>)
    2424:	2101      	movs	r1, #1
    2426:	0018      	movs	r0, r3
    2428:	4b22      	ldr	r3, [pc, #136]	; (24b4 <InitImu+0x9c>)
    242a:	4798      	blx	r3
    242c:	0003      	movs	r3, r0
    242e:	607b      	str	r3, [r7, #4]
  do {
    error |= lsm6dso_reset_get(&dev_ctx, &rst);
    2430:	1cfa      	adds	r2, r7, #3
    2432:	4b1f      	ldr	r3, [pc, #124]	; (24b0 <InitImu+0x98>)
    2434:	0011      	movs	r1, r2
    2436:	0018      	movs	r0, r3
    2438:	4b1f      	ldr	r3, [pc, #124]	; (24b8 <InitImu+0xa0>)
    243a:	4798      	blx	r3
    243c:	0002      	movs	r2, r0
    243e:	687b      	ldr	r3, [r7, #4]
    2440:	4313      	orrs	r3, r2
    2442:	607b      	str	r3, [r7, #4]
  } while (rst);
    2444:	1cfb      	adds	r3, r7, #3
    2446:	781b      	ldrb	r3, [r3, #0]
    2448:	2b00      	cmp	r3, #0
    244a:	d1f1      	bne.n	2430 <InitImu+0x18>

  /* Disable I3C interface */
  lsm6dso_i3c_disable_set(&dev_ctx, LSM6DSO_I3C_DISABLE);
    244c:	4b18      	ldr	r3, [pc, #96]	; (24b0 <InitImu+0x98>)
    244e:	2180      	movs	r1, #128	; 0x80
    2450:	0018      	movs	r0, r3
    2452:	4b1a      	ldr	r3, [pc, #104]	; (24bc <InitImu+0xa4>)
    2454:	4798      	blx	r3
  /* Enable Block Data Update */
  lsm6dso_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
    2456:	4b16      	ldr	r3, [pc, #88]	; (24b0 <InitImu+0x98>)
    2458:	2101      	movs	r1, #1
    245a:	0018      	movs	r0, r3
    245c:	4b18      	ldr	r3, [pc, #96]	; (24c0 <InitImu+0xa8>)
    245e:	4798      	blx	r3
  /* Weight of XL user offset to 2^(-10) g/LSB */
  lsm6dso_xl_offset_weight_set(&dev_ctx, LSM6DSO_LSb_1mg);
    2460:	4b13      	ldr	r3, [pc, #76]	; (24b0 <InitImu+0x98>)
    2462:	2100      	movs	r1, #0
    2464:	0018      	movs	r0, r3
    2466:	4b17      	ldr	r3, [pc, #92]	; (24c4 <InitImu+0xac>)
    2468:	4798      	blx	r3
  /* Accelerometer X,Y,Z axis user offset correction expressed
   * in twos complement. Set X to 48mg, Y tp 64 mg, Z to -127 mg
   */

  /* Set Output Data Rate */
  lsm6dso_xl_data_rate_set(&dev_ctx, LSM6DSO_XL_ODR_12Hz5);
    246a:	4b11      	ldr	r3, [pc, #68]	; (24b0 <InitImu+0x98>)
    246c:	2101      	movs	r1, #1
    246e:	0018      	movs	r0, r3
    2470:	4b15      	ldr	r3, [pc, #84]	; (24c8 <InitImu+0xb0>)
    2472:	4798      	blx	r3
  lsm6dso_gy_data_rate_set(&dev_ctx, LSM6DSO_GY_ODR_12Hz5);
    2474:	4b0e      	ldr	r3, [pc, #56]	; (24b0 <InitImu+0x98>)
    2476:	2101      	movs	r1, #1
    2478:	0018      	movs	r0, r3
    247a:	4b14      	ldr	r3, [pc, #80]	; (24cc <InitImu+0xb4>)
    247c:	4798      	blx	r3
  /* Set full scale */
  lsm6dso_xl_full_scale_set(&dev_ctx, LSM6DSO_2g);
    247e:	4b0c      	ldr	r3, [pc, #48]	; (24b0 <InitImu+0x98>)
    2480:	2100      	movs	r1, #0
    2482:	0018      	movs	r0, r3
    2484:	4b12      	ldr	r3, [pc, #72]	; (24d0 <InitImu+0xb8>)
    2486:	4798      	blx	r3
  lsm6dso_gy_full_scale_set(&dev_ctx, LSM6DSO_2000dps);
    2488:	4b09      	ldr	r3, [pc, #36]	; (24b0 <InitImu+0x98>)
    248a:	2106      	movs	r1, #6
    248c:	0018      	movs	r0, r3
    248e:	4b11      	ldr	r3, [pc, #68]	; (24d4 <InitImu+0xbc>)
    2490:	4798      	blx	r3
  /* Configure filtering chain(No aux interface). */
  /* Accelerometer - LPF1 + LPF2 path */
  lsm6dso_xl_hp_path_on_out_set(&dev_ctx, LSM6DSO_LP_ODR_DIV_100);
    2492:	4b07      	ldr	r3, [pc, #28]	; (24b0 <InitImu+0x98>)
    2494:	2104      	movs	r1, #4
    2496:	0018      	movs	r0, r3
    2498:	4b0f      	ldr	r3, [pc, #60]	; (24d8 <InitImu+0xc0>)
    249a:	4798      	blx	r3
  lsm6dso_xl_filter_lp2_set(&dev_ctx, PROPERTY_ENABLE);
    249c:	4b04      	ldr	r3, [pc, #16]	; (24b0 <InitImu+0x98>)
    249e:	2101      	movs	r1, #1
    24a0:	0018      	movs	r0, r3
    24a2:	4b0e      	ldr	r3, [pc, #56]	; (24dc <InitImu+0xc4>)
    24a4:	4798      	blx	r3

  return error;
    24a6:	687b      	ldr	r3, [r7, #4]
}
    24a8:	0018      	movs	r0, r3
    24aa:	46bd      	mov	sp, r7
    24ac:	b002      	add	sp, #8
    24ae:	bd80      	pop	{r7, pc}
    24b0:	20000000 	.word	0x20000000
    24b4:	00001f75 	.word	0x00001f75
    24b8:	00001fe1 	.word	0x00001fe1
    24bc:	00002141 	.word	0x00002141
    24c0:	00001d1d 	.word	0x00001d1d
    24c4:	00001d89 	.word	0x00001d89
    24c8:	00001729 	.word	0x00001729
    24cc:	00001a59 	.word	0x00001a59
    24d0:	000016bd 	.word	0x000016bd
    24d4:	000019ed 	.word	0x000019ed
    24d8:	00002089 	.word	0x00002089
    24dc:	0000201d 	.word	0x0000201d

000024e0 <InitializeSeesaw>:
                				
* @return		Returns 0 if no errors.
* @note         
*****************************************************************************/
int InitializeSeesaw(void)
{
    24e0:	b590      	push	{r4, r7, lr}
    24e2:	b083      	sub	sp, #12
    24e4:	af00      	add	r7, sp, #0
	uint8_t readData[2];
	seesawData.address = NEO_TRELLIS_ADDR;
    24e6:	4b40      	ldr	r3, [pc, #256]	; (25e8 <InitializeSeesaw+0x108>)
    24e8:	222e      	movs	r2, #46	; 0x2e
    24ea:	701a      	strb	r2, [r3, #0]
	seesawData.msgOut = &msgBaseGetHWID;
    24ec:	4b3e      	ldr	r3, [pc, #248]	; (25e8 <InitializeSeesaw+0x108>)
    24ee:	4a3f      	ldr	r2, [pc, #252]	; (25ec <InitializeSeesaw+0x10c>)
    24f0:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(msgBaseGetHWID);
    24f2:	4b3d      	ldr	r3, [pc, #244]	; (25e8 <InitializeSeesaw+0x108>)
    24f4:	2202      	movs	r2, #2
    24f6:	81da      	strh	r2, [r3, #14]
	seesawData.msgIn = &readData;
    24f8:	4b3b      	ldr	r3, [pc, #236]	; (25e8 <InitializeSeesaw+0x108>)
    24fa:	003a      	movs	r2, r7
    24fc:	609a      	str	r2, [r3, #8]
	seesawData.lenIn = 1;
    24fe:	4b3a      	ldr	r3, [pc, #232]	; (25e8 <InitializeSeesaw+0x108>)
    2500:	2201      	movs	r2, #1
    2502:	819a      	strh	r2, [r3, #12]

	//Check if device is on the line - it should answer with its HW ID

	int error = I2cReadDataWait(&seesawData, 0, 100);
    2504:	4b38      	ldr	r3, [pc, #224]	; (25e8 <InitializeSeesaw+0x108>)
    2506:	2264      	movs	r2, #100	; 0x64
    2508:	2100      	movs	r1, #0
    250a:	0018      	movs	r0, r3
    250c:	4b38      	ldr	r3, [pc, #224]	; (25f0 <InitializeSeesaw+0x110>)
    250e:	4798      	blx	r3
    2510:	0003      	movs	r3, r0
    2512:	607b      	str	r3, [r7, #4]

	if(ERROR_NONE != error)
    2514:	687b      	ldr	r3, [r7, #4]
    2516:	2b00      	cmp	r3, #0
    2518:	d00e      	beq.n	2538 <InitializeSeesaw+0x58>
	{
		SerialConsoleWriteString("Error initializing Seesaw!\r\n");
    251a:	4b36      	ldr	r3, [pc, #216]	; (25f4 <InitializeSeesaw+0x114>)
    251c:	0018      	movs	r0, r3
    251e:	4b36      	ldr	r3, [pc, #216]	; (25f8 <InitializeSeesaw+0x118>)
    2520:	4798      	blx	r3
		snprintf(seesawPrint, 64, "Our error inside seesaw is: %d\r\n", error);
    2522:	687b      	ldr	r3, [r7, #4]
    2524:	4a35      	ldr	r2, [pc, #212]	; (25fc <InitializeSeesaw+0x11c>)
    2526:	4836      	ldr	r0, [pc, #216]	; (2600 <InitializeSeesaw+0x120>)
    2528:	2140      	movs	r1, #64	; 0x40
    252a:	4c36      	ldr	r4, [pc, #216]	; (2604 <InitializeSeesaw+0x124>)
    252c:	47a0      	blx	r4
		SerialConsoleWriteString(seesawPrint);
    252e:	4b34      	ldr	r3, [pc, #208]	; (2600 <InitializeSeesaw+0x120>)
    2530:	0018      	movs	r0, r3
    2532:	4b31      	ldr	r3, [pc, #196]	; (25f8 <InitializeSeesaw+0x118>)
    2534:	4798      	blx	r3
    2536:	e011      	b.n	255c <InitializeSeesaw+0x7c>
	}
	else
	{
		if(readData[0] != SEESAW_HW_ID_CODE )
    2538:	003b      	movs	r3, r7
    253a:	781b      	ldrb	r3, [r3, #0]
    253c:	2b55      	cmp	r3, #85	; 0x55
    253e:	d009      	beq.n	2554 <InitializeSeesaw+0x74>
		{
			SerialConsoleWriteString("Error\r\n");
    2540:	4b31      	ldr	r3, [pc, #196]	; (2608 <InitializeSeesaw+0x128>)
    2542:	0018      	movs	r0, r3
    2544:	4b2c      	ldr	r3, [pc, #176]	; (25f8 <InitializeSeesaw+0x118>)
    2546:	4798      	blx	r3
			SerialConsoleWriteString("No seesaw ID \r\n");
    2548:	4b30      	ldr	r3, [pc, #192]	; (260c <InitializeSeesaw+0x12c>)
    254a:	0018      	movs	r0, r3
    254c:	4b2a      	ldr	r3, [pc, #168]	; (25f8 <InitializeSeesaw+0x118>)
    254e:	4798      	blx	r3
			return 1;
    2550:	2301      	movs	r3, #1
    2552:	e044      	b.n	25de <InitializeSeesaw+0xfe>
		}
		else
		{
		SerialConsoleWriteString("Found Seesaw!\r\n");
    2554:	4b2e      	ldr	r3, [pc, #184]	; (2610 <InitializeSeesaw+0x130>)
    2556:	0018      	movs	r0, r3
    2558:	4b27      	ldr	r3, [pc, #156]	; (25f8 <InitializeSeesaw+0x118>)
    255a:	4798      	blx	r3
		}
	}

	//Tell the Seesaw which pins to use
	seesawData.msgOut = &msgNeopixelPin;
    255c:	4b22      	ldr	r3, [pc, #136]	; (25e8 <InitializeSeesaw+0x108>)
    255e:	4a2d      	ldr	r2, [pc, #180]	; (2614 <InitializeSeesaw+0x134>)
    2560:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(msgNeopixelPin);
    2562:	4b21      	ldr	r3, [pc, #132]	; (25e8 <InitializeSeesaw+0x108>)
    2564:	2203      	movs	r2, #3
    2566:	81da      	strh	r2, [r3, #14]

	error = I2cWriteDataWait(&seesawData, 100);
    2568:	4b1f      	ldr	r3, [pc, #124]	; (25e8 <InitializeSeesaw+0x108>)
    256a:	2164      	movs	r1, #100	; 0x64
    256c:	0018      	movs	r0, r3
    256e:	4b2a      	ldr	r3, [pc, #168]	; (2618 <InitializeSeesaw+0x138>)
    2570:	4798      	blx	r3
    2572:	0003      	movs	r3, r0
    2574:	607b      	str	r3, [r7, #4]
	if(ERROR_NONE != error)
    2576:	687b      	ldr	r3, [r7, #4]
    2578:	2b00      	cmp	r3, #0
    257a:	d003      	beq.n	2584 <InitializeSeesaw+0xa4>
	{
		SerialConsoleWriteString("Could not write Seesaw pin!\r\n");
    257c:	4b27      	ldr	r3, [pc, #156]	; (261c <InitializeSeesaw+0x13c>)
    257e:	0018      	movs	r0, r3
    2580:	4b1d      	ldr	r3, [pc, #116]	; (25f8 <InitializeSeesaw+0x118>)
    2582:	4798      	blx	r3
	}

	//Set seesaw Neopixel speed
	seesawData.msgOut = &msgNeopixelSpeed;
    2584:	4b18      	ldr	r3, [pc, #96]	; (25e8 <InitializeSeesaw+0x108>)
    2586:	4a26      	ldr	r2, [pc, #152]	; (2620 <InitializeSeesaw+0x140>)
    2588:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(msgNeopixelSpeed);
    258a:	4b17      	ldr	r3, [pc, #92]	; (25e8 <InitializeSeesaw+0x108>)
    258c:	2203      	movs	r2, #3
    258e:	81da      	strh	r2, [r3, #14]

	error = I2cWriteDataWait(&seesawData, 100);
    2590:	4b15      	ldr	r3, [pc, #84]	; (25e8 <InitializeSeesaw+0x108>)
    2592:	2164      	movs	r1, #100	; 0x64
    2594:	0018      	movs	r0, r3
    2596:	4b20      	ldr	r3, [pc, #128]	; (2618 <InitializeSeesaw+0x138>)
    2598:	4798      	blx	r3
    259a:	0003      	movs	r3, r0
    259c:	607b      	str	r3, [r7, #4]
	if(ERROR_NONE != error)
    259e:	687b      	ldr	r3, [r7, #4]
    25a0:	2b00      	cmp	r3, #0
    25a2:	d003      	beq.n	25ac <InitializeSeesaw+0xcc>
	{
		SerialConsoleWriteString("Could not set seesaw Neopixel speed!\r\n");
    25a4:	4b1f      	ldr	r3, [pc, #124]	; (2624 <InitializeSeesaw+0x144>)
    25a6:	0018      	movs	r0, r3
    25a8:	4b13      	ldr	r3, [pc, #76]	; (25f8 <InitializeSeesaw+0x118>)
    25aa:	4798      	blx	r3
	}

	//Set seesaw Neopixel number of devices
	seesawData.msgOut = &msgNeopixelBufLength;
    25ac:	4b0e      	ldr	r3, [pc, #56]	; (25e8 <InitializeSeesaw+0x108>)
    25ae:	4a1e      	ldr	r2, [pc, #120]	; (2628 <InitializeSeesaw+0x148>)
    25b0:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(msgNeopixelBufLength);
    25b2:	4b0d      	ldr	r3, [pc, #52]	; (25e8 <InitializeSeesaw+0x108>)
    25b4:	2204      	movs	r2, #4
    25b6:	81da      	strh	r2, [r3, #14]

	error = I2cWriteDataWait(&seesawData, 100);
    25b8:	4b0b      	ldr	r3, [pc, #44]	; (25e8 <InitializeSeesaw+0x108>)
    25ba:	2164      	movs	r1, #100	; 0x64
    25bc:	0018      	movs	r0, r3
    25be:	4b16      	ldr	r3, [pc, #88]	; (2618 <InitializeSeesaw+0x138>)
    25c0:	4798      	blx	r3
    25c2:	0003      	movs	r3, r0
    25c4:	607b      	str	r3, [r7, #4]
	if(ERROR_NONE != error)
    25c6:	687b      	ldr	r3, [r7, #4]
    25c8:	2b00      	cmp	r3, #0
    25ca:	d003      	beq.n	25d4 <InitializeSeesaw+0xf4>
	{
		SerialConsoleWriteString("Could not set seesaw Neopixel number of devices\r\n");
    25cc:	4b17      	ldr	r3, [pc, #92]	; (262c <InitializeSeesaw+0x14c>)
    25ce:	0018      	movs	r0, r3
    25d0:	4b09      	ldr	r3, [pc, #36]	; (25f8 <InitializeSeesaw+0x118>)
    25d2:	4798      	blx	r3
	}

	SeesawTurnOnLedTest();
    25d4:	4b16      	ldr	r3, [pc, #88]	; (2630 <InitializeSeesaw+0x150>)
    25d6:	4798      	blx	r3


	SeesawInitializeKeypad();
    25d8:	4b16      	ldr	r3, [pc, #88]	; (2634 <InitializeSeesaw+0x154>)
    25da:	4798      	blx	r3
	return error;
    25dc:	687b      	ldr	r3, [r7, #4]

}
    25de:	0018      	movs	r0, r3
    25e0:	46bd      	mov	sp, r7
    25e2:	b003      	add	sp, #12
    25e4:	bd90      	pop	{r4, r7, pc}
    25e6:	46c0      	nop			; (mov r8, r8)
    25e8:	20003984 	.word	0x20003984
    25ec:	0000e99c 	.word	0x0000e99c
    25f0:	000014d9 	.word	0x000014d9
    25f4:	0000e9b0 	.word	0x0000e9b0
    25f8:	00008fa9 	.word	0x00008fa9
    25fc:	0000e9d0 	.word	0x0000e9d0
    2600:	20003944 	.word	0x20003944
    2604:	0000df3d 	.word	0x0000df3d
    2608:	0000e9f4 	.word	0x0000e9f4
    260c:	0000e9fc 	.word	0x0000e9fc
    2610:	0000ea0c 	.word	0x0000ea0c
    2614:	0000e9a0 	.word	0x0000e9a0
    2618:	00001409 	.word	0x00001409
    261c:	0000ea1c 	.word	0x0000ea1c
    2620:	0000e9a4 	.word	0x0000e9a4
    2624:	0000ea3c 	.word	0x0000ea3c
    2628:	0000e9a8 	.word	0x0000e9a8
    262c:	0000ea64 	.word	0x0000ea64
    2630:	00002905 	.word	0x00002905
    2634:	00002815 	.word	0x00002815

00002638 <SeesawActivateKey>:
                				
* @return		Returns zero if no I2C errors occurred. Other number in case of error
* @note         
*****************************************************************************/
int32_t SeesawActivateKey(uint8_t key, uint8_t edge, bool enable)
	{
    2638:	b590      	push	{r4, r7, lr}
    263a:	b087      	sub	sp, #28
    263c:	af00      	add	r7, sp, #0
    263e:	0004      	movs	r4, r0
    2640:	0008      	movs	r0, r1
    2642:	0011      	movs	r1, r2
    2644:	1dfb      	adds	r3, r7, #7
    2646:	1c22      	adds	r2, r4, #0
    2648:	701a      	strb	r2, [r3, #0]
    264a:	1dbb      	adds	r3, r7, #6
    264c:	1c02      	adds	r2, r0, #0
    264e:	701a      	strb	r2, [r3, #0]
    2650:	1d7b      	adds	r3, r7, #5
    2652:	1c0a      	adds	r2, r1, #0
    2654:	701a      	strb	r2, [r3, #0]
	union keyState ks;
	ks.bit.STATE = enable;
    2656:	2310      	movs	r3, #16
    2658:	18fb      	adds	r3, r7, r3
    265a:	1d7a      	adds	r2, r7, #5
    265c:	7812      	ldrb	r2, [r2, #0]
    265e:	2101      	movs	r1, #1
    2660:	0010      	movs	r0, r2
    2662:	4008      	ands	r0, r1
    2664:	781a      	ldrb	r2, [r3, #0]
    2666:	2101      	movs	r1, #1
    2668:	438a      	bics	r2, r1
    266a:	1c11      	adds	r1, r2, #0
    266c:	1c02      	adds	r2, r0, #0
    266e:	430a      	orrs	r2, r1
    2670:	701a      	strb	r2, [r3, #0]
	ks.bit.ACTIVE = (1 << edge);
    2672:	1dbb      	adds	r3, r7, #6
    2674:	781b      	ldrb	r3, [r3, #0]
    2676:	2201      	movs	r2, #1
    2678:	409a      	lsls	r2, r3
    267a:	0013      	movs	r3, r2
    267c:	b2db      	uxtb	r3, r3
    267e:	1c1a      	adds	r2, r3, #0
    2680:	230f      	movs	r3, #15
    2682:	4013      	ands	r3, r2
    2684:	b2da      	uxtb	r2, r3
    2686:	2310      	movs	r3, #16
    2688:	18fb      	adds	r3, r7, r3
    268a:	210f      	movs	r1, #15
    268c:	400a      	ands	r2, r1
    268e:	1890      	adds	r0, r2, r2
    2690:	781a      	ldrb	r2, [r3, #0]
    2692:	211e      	movs	r1, #30
    2694:	438a      	bics	r2, r1
    2696:	1c11      	adds	r1, r2, #0
    2698:	1c02      	adds	r2, r0, #0
    269a:	430a      	orrs	r2, r1
    269c:	701a      	strb	r2, [r3, #0]
	uint8_t cmd[] = {SEESAW_KEYPAD_BASE, SEESAW_KEYPAD_EVENT, key, ks.reg};
    269e:	230c      	movs	r3, #12
    26a0:	18fb      	adds	r3, r7, r3
    26a2:	2210      	movs	r2, #16
    26a4:	701a      	strb	r2, [r3, #0]
    26a6:	230c      	movs	r3, #12
    26a8:	18fb      	adds	r3, r7, r3
    26aa:	2201      	movs	r2, #1
    26ac:	705a      	strb	r2, [r3, #1]
    26ae:	230c      	movs	r3, #12
    26b0:	18fb      	adds	r3, r7, r3
    26b2:	1dfa      	adds	r2, r7, #7
    26b4:	7812      	ldrb	r2, [r2, #0]
    26b6:	709a      	strb	r2, [r3, #2]
    26b8:	2310      	movs	r3, #16
    26ba:	18fb      	adds	r3, r7, r3
    26bc:	781a      	ldrb	r2, [r3, #0]
    26be:	230c      	movs	r3, #12
    26c0:	18fb      	adds	r3, r7, r3
    26c2:	70da      	strb	r2, [r3, #3]

	seesawData.address = NEO_TRELLIS_ADDR;
    26c4:	4b0c      	ldr	r3, [pc, #48]	; (26f8 <SeesawActivateKey+0xc0>)
    26c6:	222e      	movs	r2, #46	; 0x2e
    26c8:	701a      	strb	r2, [r3, #0]
	seesawData.msgOut = &cmd;
    26ca:	4b0b      	ldr	r3, [pc, #44]	; (26f8 <SeesawActivateKey+0xc0>)
    26cc:	220c      	movs	r2, #12
    26ce:	18ba      	adds	r2, r7, r2
    26d0:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(cmd);
    26d2:	4b09      	ldr	r3, [pc, #36]	; (26f8 <SeesawActivateKey+0xc0>)
    26d4:	2204      	movs	r2, #4
    26d6:	81da      	strh	r2, [r3, #14]
	seesawData.lenIn = 0;
    26d8:	4b07      	ldr	r3, [pc, #28]	; (26f8 <SeesawActivateKey+0xc0>)
    26da:	2200      	movs	r2, #0
    26dc:	819a      	strh	r2, [r3, #12]
	int32_t error = I2cWriteDataWait(&seesawData, 100);
    26de:	4b06      	ldr	r3, [pc, #24]	; (26f8 <SeesawActivateKey+0xc0>)
    26e0:	2164      	movs	r1, #100	; 0x64
    26e2:	0018      	movs	r0, r3
    26e4:	4b05      	ldr	r3, [pc, #20]	; (26fc <SeesawActivateKey+0xc4>)
    26e6:	4798      	blx	r3
    26e8:	0003      	movs	r3, r0
    26ea:	617b      	str	r3, [r7, #20]
	return error;
    26ec:	697b      	ldr	r3, [r7, #20]
}
    26ee:	0018      	movs	r0, r3
    26f0:	46bd      	mov	sp, r7
    26f2:	b007      	add	sp, #28
    26f4:	bd90      	pop	{r4, r7, pc}
    26f6:	46c0      	nop			; (mov r8, r8)
    26f8:	20003984 	.word	0x20003984
    26fc:	00001409 	.word	0x00001409

00002700 <SeesawSetLed>:
* @return		Returns zero if no I2C errors occurred. Other number in case of error
* @note         Note that the LEDs wont turn on until you send a "SeesawOrderLedUpdate" command.
	FOR ESE516 Board, please do not turn ALL the LEDs to maximum brightness (255,255,255)!
*****************************************************************************/
int32_t SeesawSetLed(uint8_t key, uint8_t red, uint8_t green, uint8_t blue)
{
    2700:	b5b0      	push	{r4, r5, r7, lr}
    2702:	b088      	sub	sp, #32
    2704:	af00      	add	r7, sp, #0
    2706:	0005      	movs	r5, r0
    2708:	000c      	movs	r4, r1
    270a:	0010      	movs	r0, r2
    270c:	0019      	movs	r1, r3
    270e:	1dfb      	adds	r3, r7, #7
    2710:	1c2a      	adds	r2, r5, #0
    2712:	701a      	strb	r2, [r3, #0]
    2714:	1dbb      	adds	r3, r7, #6
    2716:	1c22      	adds	r2, r4, #0
    2718:	701a      	strb	r2, [r3, #0]
    271a:	1d7b      	adds	r3, r7, #5
    271c:	1c02      	adds	r2, r0, #0
    271e:	701a      	strb	r2, [r3, #0]
    2720:	1d3b      	adds	r3, r7, #4
    2722:	1c0a      	adds	r2, r1, #0
    2724:	701a      	strb	r2, [r3, #0]
	uint8_t write_buffer1[7] = {SEESAW_NEOPIXEL_BASE, SEESAW_NEOPIXEL_BUF, 0, 0, green, red, blue};
    2726:	2310      	movs	r3, #16
    2728:	18fb      	adds	r3, r7, r3
    272a:	220e      	movs	r2, #14
    272c:	701a      	strb	r2, [r3, #0]
    272e:	2310      	movs	r3, #16
    2730:	18fb      	adds	r3, r7, r3
    2732:	2204      	movs	r2, #4
    2734:	705a      	strb	r2, [r3, #1]
    2736:	2310      	movs	r3, #16
    2738:	18fb      	adds	r3, r7, r3
    273a:	2200      	movs	r2, #0
    273c:	709a      	strb	r2, [r3, #2]
    273e:	2310      	movs	r3, #16
    2740:	18fb      	adds	r3, r7, r3
    2742:	2200      	movs	r2, #0
    2744:	70da      	strb	r2, [r3, #3]
    2746:	2310      	movs	r3, #16
    2748:	18fb      	adds	r3, r7, r3
    274a:	1d7a      	adds	r2, r7, #5
    274c:	7812      	ldrb	r2, [r2, #0]
    274e:	711a      	strb	r2, [r3, #4]
    2750:	2310      	movs	r3, #16
    2752:	18fb      	adds	r3, r7, r3
    2754:	1dba      	adds	r2, r7, #6
    2756:	7812      	ldrb	r2, [r2, #0]
    2758:	715a      	strb	r2, [r3, #5]
    275a:	2310      	movs	r3, #16
    275c:	18fb      	adds	r3, r7, r3
    275e:	1d3a      	adds	r2, r7, #4
    2760:	7812      	ldrb	r2, [r2, #0]
    2762:	719a      	strb	r2, [r3, #6]
	uint8_t orderBuffer[2] = {SEESAW_NEOPIXEL_BASE, SEESAW_NEOPIXEL_SHOW};
    2764:	230c      	movs	r3, #12
    2766:	18fb      	adds	r3, r7, r3
    2768:	4a17      	ldr	r2, [pc, #92]	; (27c8 <SeesawSetLed+0xc8>)
    276a:	8812      	ldrh	r2, [r2, #0]
    276c:	801a      	strh	r2, [r3, #0]

	uint16_t offset = 3 * key; //RGB LED
    276e:	1dfb      	adds	r3, r7, #7
    2770:	781b      	ldrb	r3, [r3, #0]
    2772:	b29b      	uxth	r3, r3
    2774:	221e      	movs	r2, #30
    2776:	18ba      	adds	r2, r7, r2
    2778:	1c19      	adds	r1, r3, #0
    277a:	1c0b      	adds	r3, r1, #0
    277c:	18db      	adds	r3, r3, r3
    277e:	185b      	adds	r3, r3, r1
    2780:	8013      	strh	r3, [r2, #0]
	write_buffer1[2] = (offset >> 8);
    2782:	231e      	movs	r3, #30
    2784:	18fb      	adds	r3, r7, r3
    2786:	881b      	ldrh	r3, [r3, #0]
    2788:	0a1b      	lsrs	r3, r3, #8
    278a:	b29b      	uxth	r3, r3
    278c:	b2da      	uxtb	r2, r3
    278e:	2310      	movs	r3, #16
    2790:	18fb      	adds	r3, r7, r3
    2792:	709a      	strb	r2, [r3, #2]
	write_buffer1[3] = (offset);
    2794:	231e      	movs	r3, #30
    2796:	18fb      	adds	r3, r7, r3
    2798:	881b      	ldrh	r3, [r3, #0]
    279a:	b2da      	uxtb	r2, r3
    279c:	2310      	movs	r3, #16
    279e:	18fb      	adds	r3, r7, r3
    27a0:	70da      	strb	r2, [r3, #3]

	seesawData.msgOut = &write_buffer1;
    27a2:	4b0a      	ldr	r3, [pc, #40]	; (27cc <SeesawSetLed+0xcc>)
    27a4:	2210      	movs	r2, #16
    27a6:	18ba      	adds	r2, r7, r2
    27a8:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(write_buffer1);
    27aa:	4b08      	ldr	r3, [pc, #32]	; (27cc <SeesawSetLed+0xcc>)
    27ac:	2207      	movs	r2, #7
    27ae:	81da      	strh	r2, [r3, #14]
	int error = I2cWriteDataWait(&seesawData, 100);
    27b0:	4b06      	ldr	r3, [pc, #24]	; (27cc <SeesawSetLed+0xcc>)
    27b2:	2164      	movs	r1, #100	; 0x64
    27b4:	0018      	movs	r0, r3
    27b6:	4b06      	ldr	r3, [pc, #24]	; (27d0 <SeesawSetLed+0xd0>)
    27b8:	4798      	blx	r3
    27ba:	0003      	movs	r3, r0
    27bc:	61bb      	str	r3, [r7, #24]
	return error;
    27be:	69bb      	ldr	r3, [r7, #24]

}
    27c0:	0018      	movs	r0, r3
    27c2:	46bd      	mov	sp, r7
    27c4:	b008      	add	sp, #32
    27c6:	bdb0      	pop	{r4, r5, r7, pc}
    27c8:	0000eabc 	.word	0x0000eabc
    27cc:	20003984 	.word	0x20003984
    27d0:	00001409 	.word	0x00001409

000027d4 <SeesawOrderLedUpdate>:
* @return		Returns zero if no I2C errors occurred. Other number in case of error
* @note         Use "SeesawSetLed" to send LED Data. The data will not be use to update the display until this function has been called!

*****************************************************************************/
int32_t SeesawOrderLedUpdate(void)
{
    27d4:	b580      	push	{r7, lr}
    27d6:	b082      	sub	sp, #8
    27d8:	af00      	add	r7, sp, #0
	uint8_t orderBuffer[2] = {SEESAW_NEOPIXEL_BASE, SEESAW_NEOPIXEL_SHOW};
    27da:	003b      	movs	r3, r7
    27dc:	4a0a      	ldr	r2, [pc, #40]	; (2808 <SeesawOrderLedUpdate+0x34>)
    27de:	8812      	ldrh	r2, [r2, #0]
    27e0:	801a      	strh	r2, [r3, #0]

	seesawData.msgOut = &orderBuffer;
    27e2:	4b0a      	ldr	r3, [pc, #40]	; (280c <SeesawOrderLedUpdate+0x38>)
    27e4:	003a      	movs	r2, r7
    27e6:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(orderBuffer);
    27e8:	4b08      	ldr	r3, [pc, #32]	; (280c <SeesawOrderLedUpdate+0x38>)
    27ea:	2202      	movs	r2, #2
    27ec:	81da      	strh	r2, [r3, #14]
	int error = I2cWriteDataWait(&seesawData, 100);
    27ee:	4b07      	ldr	r3, [pc, #28]	; (280c <SeesawOrderLedUpdate+0x38>)
    27f0:	2164      	movs	r1, #100	; 0x64
    27f2:	0018      	movs	r0, r3
    27f4:	4b06      	ldr	r3, [pc, #24]	; (2810 <SeesawOrderLedUpdate+0x3c>)
    27f6:	4798      	blx	r3
    27f8:	0003      	movs	r3, r0
    27fa:	607b      	str	r3, [r7, #4]
	return error;
    27fc:	687b      	ldr	r3, [r7, #4]
}
    27fe:	0018      	movs	r0, r3
    2800:	46bd      	mov	sp, r7
    2802:	b002      	add	sp, #8
    2804:	bd80      	pop	{r7, pc}
    2806:	46c0      	nop			; (mov r8, r8)
    2808:	0000eabc 	.word	0x0000eabc
    280c:	20003984 	.word	0x20003984
    2810:	00001409 	.word	0x00001409

00002814 <SeesawInitializeKeypad>:
/*****************************************************************************************
*  @brief     Activates a given key on the keypad
*  @return     Returns any error code found when executing task.
****************************************************************************************/
static void SeesawInitializeKeypad(void)
{
    2814:	b580      	push	{r7, lr}
    2816:	b082      	sub	sp, #8
    2818:	af00      	add	r7, sp, #0
	seesawData.address = NEO_TRELLIS_ADDR;
    281a:	4b33      	ldr	r3, [pc, #204]	; (28e8 <SeesawInitializeKeypad+0xd4>)
    281c:	222e      	movs	r2, #46	; 0x2e
    281e:	701a      	strb	r2, [r3, #0]
	seesawData.msgOut = &msgKeypadEnableInt;
    2820:	4b31      	ldr	r3, [pc, #196]	; (28e8 <SeesawInitializeKeypad+0xd4>)
    2822:	4a32      	ldr	r2, [pc, #200]	; (28ec <SeesawInitializeKeypad+0xd8>)
    2824:	605a      	str	r2, [r3, #4]
	seesawData.lenOut = sizeof(msgKeypadEnableInt);
    2826:	4b30      	ldr	r3, [pc, #192]	; (28e8 <SeesawInitializeKeypad+0xd4>)
    2828:	2203      	movs	r2, #3
    282a:	81da      	strh	r2, [r3, #14]
	seesawData.lenIn = 0;
    282c:	4b2e      	ldr	r3, [pc, #184]	; (28e8 <SeesawInitializeKeypad+0xd4>)
    282e:	2200      	movs	r2, #0
    2830:	819a      	strh	r2, [r3, #12]

	int32_t error = I2cWriteDataWait(&seesawData, 100);
    2832:	4b2d      	ldr	r3, [pc, #180]	; (28e8 <SeesawInitializeKeypad+0xd4>)
    2834:	2164      	movs	r1, #100	; 0x64
    2836:	0018      	movs	r0, r3
    2838:	4b2d      	ldr	r3, [pc, #180]	; (28f0 <SeesawInitializeKeypad+0xdc>)
    283a:	4798      	blx	r3
    283c:	0003      	movs	r3, r0
    283e:	603b      	str	r3, [r7, #0]
	if(ERROR_NONE != error)
    2840:	683b      	ldr	r3, [r7, #0]
    2842:	2b00      	cmp	r3, #0
    2844:	d003      	beq.n	284e <SeesawInitializeKeypad+0x3a>
	{
		SerialConsoleWriteString("Could not initialize Keypad!\r\n");
    2846:	4b2b      	ldr	r3, [pc, #172]	; (28f4 <SeesawInitializeKeypad+0xe0>)
    2848:	0018      	movs	r0, r3
    284a:	4b2b      	ldr	r3, [pc, #172]	; (28f8 <SeesawInitializeKeypad+0xe4>)
    284c:	4798      	blx	r3
	}

	//Initialize all buttons to register an event for both press and release
	for(int i=0; i<16; i++){
    284e:	2300      	movs	r3, #0
    2850:	607b      	str	r3, [r7, #4]
    2852:	e041      	b.n	28d8 <SeesawInitializeKeypad+0xc4>
		error = SeesawActivateKey(NEO_TRELLIS_KEY(i), SEESAW_KEYPAD_EDGE_RISING, true);
    2854:	687b      	ldr	r3, [r7, #4]
    2856:	2b00      	cmp	r3, #0
    2858:	da00      	bge.n	285c <SeesawInitializeKeypad+0x48>
    285a:	3303      	adds	r3, #3
    285c:	109b      	asrs	r3, r3, #2
    285e:	b2db      	uxtb	r3, r3
    2860:	00db      	lsls	r3, r3, #3
    2862:	b2da      	uxtb	r2, r3
    2864:	687b      	ldr	r3, [r7, #4]
    2866:	4925      	ldr	r1, [pc, #148]	; (28fc <SeesawInitializeKeypad+0xe8>)
    2868:	400b      	ands	r3, r1
    286a:	d504      	bpl.n	2876 <SeesawInitializeKeypad+0x62>
    286c:	3b01      	subs	r3, #1
    286e:	2104      	movs	r1, #4
    2870:	4249      	negs	r1, r1
    2872:	430b      	orrs	r3, r1
    2874:	3301      	adds	r3, #1
    2876:	b2db      	uxtb	r3, r3
    2878:	18d3      	adds	r3, r2, r3
    287a:	b2db      	uxtb	r3, r3
    287c:	2201      	movs	r2, #1
    287e:	2103      	movs	r1, #3
    2880:	0018      	movs	r0, r3
    2882:	4b1f      	ldr	r3, [pc, #124]	; (2900 <SeesawInitializeKeypad+0xec>)
    2884:	4798      	blx	r3
    2886:	0003      	movs	r3, r0
    2888:	603b      	str	r3, [r7, #0]
		error |= SeesawActivateKey(NEO_TRELLIS_KEY(i), SEESAW_KEYPAD_EDGE_FALLING, true);
    288a:	687b      	ldr	r3, [r7, #4]
    288c:	2b00      	cmp	r3, #0
    288e:	da00      	bge.n	2892 <SeesawInitializeKeypad+0x7e>
    2890:	3303      	adds	r3, #3
    2892:	109b      	asrs	r3, r3, #2
    2894:	b2db      	uxtb	r3, r3
    2896:	00db      	lsls	r3, r3, #3
    2898:	b2da      	uxtb	r2, r3
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	4917      	ldr	r1, [pc, #92]	; (28fc <SeesawInitializeKeypad+0xe8>)
    289e:	400b      	ands	r3, r1
    28a0:	d504      	bpl.n	28ac <SeesawInitializeKeypad+0x98>
    28a2:	3b01      	subs	r3, #1
    28a4:	2104      	movs	r1, #4
    28a6:	4249      	negs	r1, r1
    28a8:	430b      	orrs	r3, r1
    28aa:	3301      	adds	r3, #1
    28ac:	b2db      	uxtb	r3, r3
    28ae:	18d3      	adds	r3, r2, r3
    28b0:	b2db      	uxtb	r3, r3
    28b2:	2201      	movs	r2, #1
    28b4:	2102      	movs	r1, #2
    28b6:	0018      	movs	r0, r3
    28b8:	4b11      	ldr	r3, [pc, #68]	; (2900 <SeesawInitializeKeypad+0xec>)
    28ba:	4798      	blx	r3
    28bc:	0002      	movs	r2, r0
    28be:	683b      	ldr	r3, [r7, #0]
    28c0:	4313      	orrs	r3, r2
    28c2:	603b      	str	r3, [r7, #0]
		if(ERROR_NONE != error)
    28c4:	683b      	ldr	r3, [r7, #0]
    28c6:	2b00      	cmp	r3, #0
    28c8:	d003      	beq.n	28d2 <SeesawInitializeKeypad+0xbe>
		{
			SerialConsoleWriteString("Could not initialize Keypad!\r\n");
    28ca:	4b0a      	ldr	r3, [pc, #40]	; (28f4 <SeesawInitializeKeypad+0xe0>)
    28cc:	0018      	movs	r0, r3
    28ce:	4b0a      	ldr	r3, [pc, #40]	; (28f8 <SeesawInitializeKeypad+0xe4>)
    28d0:	4798      	blx	r3
	for(int i=0; i<16; i++){
    28d2:	687b      	ldr	r3, [r7, #4]
    28d4:	3301      	adds	r3, #1
    28d6:	607b      	str	r3, [r7, #4]
    28d8:	687b      	ldr	r3, [r7, #4]
    28da:	2b0f      	cmp	r3, #15
    28dc:	ddba      	ble.n	2854 <SeesawInitializeKeypad+0x40>
		}
	}
}
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	46bd      	mov	sp, r7
    28e2:	b002      	add	sp, #8
    28e4:	bd80      	pop	{r7, pc}
    28e6:	46c0      	nop			; (mov r8, r8)
    28e8:	20003984 	.word	0x20003984
    28ec:	0000e9ac 	.word	0x0000e9ac
    28f0:	00001409 	.word	0x00001409
    28f4:	0000eac0 	.word	0x0000eac0
    28f8:	00008fa9 	.word	0x00008fa9
    28fc:	80000003 	.word	0x80000003
    2900:	00002639 	.word	0x00002639

00002904 <SeesawTurnOnLedTest>:


static void SeesawTurnOnLedTest(void)
{
    2904:	b5b0      	push	{r4, r5, r7, lr}
    2906:	af00      	add	r7, sp, #0
	SeesawSetLed(15, 255, 255, 255);
    2908:	23ff      	movs	r3, #255	; 0xff
    290a:	22ff      	movs	r2, #255	; 0xff
    290c:	21ff      	movs	r1, #255	; 0xff
    290e:	200f      	movs	r0, #15
    2910:	4c09      	ldr	r4, [pc, #36]	; (2938 <SeesawTurnOnLedTest+0x34>)
    2912:	47a0      	blx	r4
	SeesawOrderLedUpdate();
    2914:	4b09      	ldr	r3, [pc, #36]	; (293c <SeesawTurnOnLedTest+0x38>)
    2916:	4798      	blx	r3
	vTaskDelay(400);
    2918:	23c8      	movs	r3, #200	; 0xc8
    291a:	005b      	lsls	r3, r3, #1
    291c:	0018      	movs	r0, r3
    291e:	4b08      	ldr	r3, [pc, #32]	; (2940 <SeesawTurnOnLedTest+0x3c>)
    2920:	4798      	blx	r3

	SeesawSetLed(15, 0, 0, 0);
    2922:	2300      	movs	r3, #0
    2924:	2200      	movs	r2, #0
    2926:	2100      	movs	r1, #0
    2928:	200f      	movs	r0, #15
    292a:	4c03      	ldr	r4, [pc, #12]	; (2938 <SeesawTurnOnLedTest+0x34>)
    292c:	47a0      	blx	r4
	SeesawOrderLedUpdate();
    292e:	4b03      	ldr	r3, [pc, #12]	; (293c <SeesawTurnOnLedTest+0x38>)
    2930:	4798      	blx	r3
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	46bd      	mov	sp, r7
    2936:	bdb0      	pop	{r4, r5, r7, pc}
    2938:	00002701 	.word	0x00002701
    293c:	000027d5 	.word	0x000027d5
    2940:	00007405 	.word	0x00007405

00002944 <vUiHandlerTask>:
* @param[in]	Parameters passed when task is initialized. In this case we can ignore them!
* @return		Should not return! This is a task defining function.
* @note         
*****************************************************************************/
void vUiHandlerTask( void *pvParameters )
{
    2944:	b580      	push	{r7, lr}
    2946:	b082      	sub	sp, #8
    2948:	af00      	add	r7, sp, #0
    294a:	6078      	str	r0, [r7, #4]
//Do initialization code here
SerialConsoleWriteString("UI Task Started!");
    294c:	4b0d      	ldr	r3, [pc, #52]	; (2984 <vUiHandlerTask+0x40>)
    294e:	0018      	movs	r0, r3
    2950:	4b0d      	ldr	r3, [pc, #52]	; (2988 <vUiHandlerTask+0x44>)
    2952:	4798      	blx	r3
uiState = UI_STATE_HANDLE_BUTTONS;
    2954:	4b0d      	ldr	r3, [pc, #52]	; (298c <vUiHandlerTask+0x48>)
    2956:	2200      	movs	r2, #0
    2958:	701a      	strb	r2, [r3, #0]

//Here we start the loop for the UI State Machine
while(1)
{
	switch(uiState)
    295a:	4b0c      	ldr	r3, [pc, #48]	; (298c <vUiHandlerTask+0x48>)
    295c:	781b      	ldrb	r3, [r3, #0]
    295e:	2b01      	cmp	r3, #1
    2960:	d007      	beq.n	2972 <vUiHandlerTask+0x2e>
    2962:	2b02      	cmp	r3, #2
    2964:	d007      	beq.n	2976 <vUiHandlerTask+0x32>
    2966:	2b00      	cmp	r3, #0
    2968:	d007      	beq.n	297a <vUiHandlerTask+0x36>
		//Ignore me as well
			break;
		}

		default: //In case of unforseen error, it is always good to sent state machine to an initial state.
			uiState = UI_STATE_HANDLE_BUTTONS;
    296a:	4b08      	ldr	r3, [pc, #32]	; (298c <vUiHandlerTask+0x48>)
    296c:	2200      	movs	r2, #0
    296e:	701a      	strb	r2, [r3, #0]
		break;
    2970:	e004      	b.n	297c <vUiHandlerTask+0x38>
			break;
    2972:	46c0      	nop			; (mov r8, r8)
    2974:	e002      	b.n	297c <vUiHandlerTask+0x38>
			break;
    2976:	46c0      	nop			; (mov r8, r8)
    2978:	e000      	b.n	297c <vUiHandlerTask+0x38>
		break;
    297a:	46c0      	nop			; (mov r8, r8)
	}

	//After execution, you can put a thread to sleep for some time.
	vTaskDelay(50);
    297c:	2032      	movs	r0, #50	; 0x32
    297e:	4b04      	ldr	r3, [pc, #16]	; (2990 <vUiHandlerTask+0x4c>)
    2980:	4798      	blx	r3
	switch(uiState)
    2982:	e7ea      	b.n	295a <vUiHandlerTask+0x16>
    2984:	0000eae0 	.word	0x0000eae0
    2988:	00008fa9 	.word	0x00008fa9
    298c:	20003994 	.word	0x20003994
    2990:	00007405 	.word	0x00007405

00002994 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    2994:	b580      	push	{r7, lr}
    2996:	b082      	sub	sp, #8
    2998:	af00      	add	r7, sp, #0
    299a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    299c:	687b      	ldr	r3, [r7, #4]
    299e:	2200      	movs	r2, #0
    29a0:	701a      	strb	r2, [r3, #0]
}
    29a2:	46c0      	nop			; (mov r8, r8)
    29a4:	46bd      	mov	sp, r7
    29a6:	b002      	add	sp, #8
    29a8:	bd80      	pop	{r7, pc}
	...

000029ac <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    29ac:	b580      	push	{r7, lr}
    29ae:	b082      	sub	sp, #8
    29b0:	af00      	add	r7, sp, #0
    29b2:	0002      	movs	r2, r0
    29b4:	6039      	str	r1, [r7, #0]
    29b6:	1dfb      	adds	r3, r7, #7
    29b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    29ba:	1dfb      	adds	r3, r7, #7
    29bc:	781b      	ldrb	r3, [r3, #0]
    29be:	2b01      	cmp	r3, #1
    29c0:	d00a      	beq.n	29d8 <system_apb_clock_set_mask+0x2c>
    29c2:	2b02      	cmp	r3, #2
    29c4:	d00f      	beq.n	29e6 <system_apb_clock_set_mask+0x3a>
    29c6:	2b00      	cmp	r3, #0
    29c8:	d114      	bne.n	29f4 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    29ca:	4b0e      	ldr	r3, [pc, #56]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29cc:	4a0d      	ldr	r2, [pc, #52]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29ce:	6991      	ldr	r1, [r2, #24]
    29d0:	683a      	ldr	r2, [r7, #0]
    29d2:	430a      	orrs	r2, r1
    29d4:	619a      	str	r2, [r3, #24]
			break;
    29d6:	e00f      	b.n	29f8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    29d8:	4b0a      	ldr	r3, [pc, #40]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29da:	4a0a      	ldr	r2, [pc, #40]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29dc:	69d1      	ldr	r1, [r2, #28]
    29de:	683a      	ldr	r2, [r7, #0]
    29e0:	430a      	orrs	r2, r1
    29e2:	61da      	str	r2, [r3, #28]
			break;
    29e4:	e008      	b.n	29f8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    29e6:	4b07      	ldr	r3, [pc, #28]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29e8:	4a06      	ldr	r2, [pc, #24]	; (2a04 <system_apb_clock_set_mask+0x58>)
    29ea:	6a11      	ldr	r1, [r2, #32]
    29ec:	683a      	ldr	r2, [r7, #0]
    29ee:	430a      	orrs	r2, r1
    29f0:	621a      	str	r2, [r3, #32]
			break;
    29f2:	e001      	b.n	29f8 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    29f4:	2317      	movs	r3, #23
    29f6:	e000      	b.n	29fa <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    29f8:	2300      	movs	r3, #0
}
    29fa:	0018      	movs	r0, r3
    29fc:	46bd      	mov	sp, r7
    29fe:	b002      	add	sp, #8
    2a00:	bd80      	pop	{r7, pc}
    2a02:	46c0      	nop			; (mov r8, r8)
    2a04:	40000400 	.word	0x40000400

00002a08 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2a08:	b580      	push	{r7, lr}
    2a0a:	b082      	sub	sp, #8
    2a0c:	af00      	add	r7, sp, #0
    2a0e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2a10:	687b      	ldr	r3, [r7, #4]
    2a12:	2280      	movs	r2, #128	; 0x80
    2a14:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2a16:	687b      	ldr	r3, [r7, #4]
    2a18:	2200      	movs	r2, #0
    2a1a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a1c:	687b      	ldr	r3, [r7, #4]
    2a1e:	2201      	movs	r2, #1
    2a20:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2a22:	687b      	ldr	r3, [r7, #4]
    2a24:	2200      	movs	r2, #0
    2a26:	70da      	strb	r2, [r3, #3]
}
    2a28:	46c0      	nop			; (mov r8, r8)
    2a2a:	46bd      	mov	sp, r7
    2a2c:	b002      	add	sp, #8
    2a2e:	bd80      	pop	{r7, pc}

00002a30 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    2a30:	b580      	push	{r7, lr}
    2a32:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2a34:	4b05      	ldr	r3, [pc, #20]	; (2a4c <system_is_debugger_present+0x1c>)
    2a36:	789b      	ldrb	r3, [r3, #2]
    2a38:	b2db      	uxtb	r3, r3
    2a3a:	001a      	movs	r2, r3
    2a3c:	2302      	movs	r3, #2
    2a3e:	4013      	ands	r3, r2
    2a40:	1e5a      	subs	r2, r3, #1
    2a42:	4193      	sbcs	r3, r2
    2a44:	b2db      	uxtb	r3, r3
}
    2a46:	0018      	movs	r0, r3
    2a48:	46bd      	mov	sp, r7
    2a4a:	bd80      	pop	{r7, pc}
    2a4c:	41002000 	.word	0x41002000

00002a50 <system_interrupt_enter_critical_section>:
{
    2a50:	b580      	push	{r7, lr}
    2a52:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    2a54:	4b02      	ldr	r3, [pc, #8]	; (2a60 <system_interrupt_enter_critical_section+0x10>)
    2a56:	4798      	blx	r3
}
    2a58:	46c0      	nop			; (mov r8, r8)
    2a5a:	46bd      	mov	sp, r7
    2a5c:	bd80      	pop	{r7, pc}
    2a5e:	46c0      	nop			; (mov r8, r8)
    2a60:	0000923d 	.word	0x0000923d

00002a64 <system_interrupt_leave_critical_section>:
{
    2a64:	b580      	push	{r7, lr}
    2a66:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    2a68:	4b02      	ldr	r3, [pc, #8]	; (2a74 <system_interrupt_leave_critical_section+0x10>)
    2a6a:	4798      	blx	r3
}
    2a6c:	46c0      	nop			; (mov r8, r8)
    2a6e:	46bd      	mov	sp, r7
    2a70:	bd80      	pop	{r7, pc}
    2a72:	46c0      	nop			; (mov r8, r8)
    2a74:	00009291 	.word	0x00009291

00002a78 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    2a78:	b580      	push	{r7, lr}
    2a7a:	b082      	sub	sp, #8
    2a7c:	af00      	add	r7, sp, #0
    2a7e:	0002      	movs	r2, r0
    2a80:	1dfb      	adds	r3, r7, #7
    2a82:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2a84:	4a07      	ldr	r2, [pc, #28]	; (2aa4 <system_interrupt_disable+0x2c>)
    2a86:	1dfb      	adds	r3, r7, #7
    2a88:	781b      	ldrb	r3, [r3, #0]
    2a8a:	0019      	movs	r1, r3
    2a8c:	231f      	movs	r3, #31
    2a8e:	400b      	ands	r3, r1
    2a90:	2101      	movs	r1, #1
    2a92:	4099      	lsls	r1, r3
    2a94:	000b      	movs	r3, r1
    2a96:	0019      	movs	r1, r3
    2a98:	2380      	movs	r3, #128	; 0x80
    2a9a:	50d1      	str	r1, [r2, r3]
}
    2a9c:	46c0      	nop			; (mov r8, r8)
    2a9e:	46bd      	mov	sp, r7
    2aa0:	b002      	add	sp, #8
    2aa2:	bd80      	pop	{r7, pc}
    2aa4:	e000e100 	.word	0xe000e100

00002aa8 <i2c_master_is_syncing>:
{
    2aa8:	b580      	push	{r7, lr}
    2aaa:	b084      	sub	sp, #16
    2aac:	af00      	add	r7, sp, #0
    2aae:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    2ab0:	687b      	ldr	r3, [r7, #4]
    2ab2:	681b      	ldr	r3, [r3, #0]
    2ab4:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2ab6:	68fb      	ldr	r3, [r7, #12]
    2ab8:	69db      	ldr	r3, [r3, #28]
    2aba:	2207      	movs	r2, #7
    2abc:	4013      	ands	r3, r2
    2abe:	1e5a      	subs	r2, r3, #1
    2ac0:	4193      	sbcs	r3, r2
    2ac2:	b2db      	uxtb	r3, r3
}
    2ac4:	0018      	movs	r0, r3
    2ac6:	46bd      	mov	sp, r7
    2ac8:	b004      	add	sp, #16
    2aca:	bd80      	pop	{r7, pc}

00002acc <_i2c_master_wait_for_sync>:
{
    2acc:	b580      	push	{r7, lr}
    2ace:	b082      	sub	sp, #8
    2ad0:	af00      	add	r7, sp, #0
    2ad2:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    2ad4:	46c0      	nop			; (mov r8, r8)
    2ad6:	687b      	ldr	r3, [r7, #4]
    2ad8:	0018      	movs	r0, r3
    2ada:	4b04      	ldr	r3, [pc, #16]	; (2aec <_i2c_master_wait_for_sync+0x20>)
    2adc:	4798      	blx	r3
    2ade:	1e03      	subs	r3, r0, #0
    2ae0:	d1f9      	bne.n	2ad6 <_i2c_master_wait_for_sync+0xa>
}
    2ae2:	46c0      	nop			; (mov r8, r8)
    2ae4:	46bd      	mov	sp, r7
    2ae6:	b002      	add	sp, #8
    2ae8:	bd80      	pop	{r7, pc}
    2aea:	46c0      	nop			; (mov r8, r8)
    2aec:	00002aa9 	.word	0x00002aa9

00002af0 <i2c_master_disable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_disable(
		const struct i2c_master_module *const module)
{
    2af0:	b580      	push	{r7, lr}
    2af2:	b084      	sub	sp, #16
    2af4:	af00      	add	r7, sp, #0
    2af6:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2af8:	687b      	ldr	r3, [r7, #4]
    2afa:	681b      	ldr	r3, [r3, #0]
    2afc:	60fb      	str	r3, [r7, #12]

#if I2C_MASTER_CALLBACK_MODE == true
		/* Disable module interrupts */
		system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    2afe:	687b      	ldr	r3, [r7, #4]
    2b00:	681b      	ldr	r3, [r3, #0]
    2b02:	0018      	movs	r0, r3
    2b04:	4b0d      	ldr	r3, [pc, #52]	; (2b3c <i2c_master_disable+0x4c>)
    2b06:	4798      	blx	r3
    2b08:	0003      	movs	r3, r0
    2b0a:	0018      	movs	r0, r3
    2b0c:	4b0c      	ldr	r3, [pc, #48]	; (2b40 <i2c_master_disable+0x50>)
    2b0e:	4798      	blx	r3
#endif

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	0018      	movs	r0, r3
    2b14:	4b0b      	ldr	r3, [pc, #44]	; (2b44 <i2c_master_disable+0x54>)
    2b16:	4798      	blx	r3

	/* Disbale interrupt */
	i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MASK;
    2b18:	68fb      	ldr	r3, [r7, #12]
    2b1a:	2283      	movs	r2, #131	; 0x83
    2b1c:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MASK;
    2b1e:	68fb      	ldr	r3, [r7, #12]
    2b20:	2283      	movs	r2, #131	; 0x83
    2b22:	761a      	strb	r2, [r3, #24]

	/* Disable module */
	i2c_module->CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    2b24:	68fb      	ldr	r3, [r7, #12]
    2b26:	681b      	ldr	r3, [r3, #0]
    2b28:	2202      	movs	r2, #2
    2b2a:	4393      	bics	r3, r2
    2b2c:	001a      	movs	r2, r3
    2b2e:	68fb      	ldr	r3, [r7, #12]
    2b30:	601a      	str	r2, [r3, #0]

}
    2b32:	46c0      	nop			; (mov r8, r8)
    2b34:	46bd      	mov	sp, r7
    2b36:	b004      	add	sp, #16
    2b38:	bd80      	pop	{r7, pc}
    2b3a:	46c0      	nop			; (mov r8, r8)
    2b3c:	00009f19 	.word	0x00009f19
    2b40:	00002a79 	.word	0x00002a79
    2b44:	00002acd 	.word	0x00002acd

00002b48 <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    2b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b4a:	b097      	sub	sp, #92	; 0x5c
    2b4c:	af00      	add	r7, sp, #0
    2b4e:	6178      	str	r0, [r7, #20]
    2b50:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    2b52:	2300      	movs	r3, #0
    2b54:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
    2b56:	2300      	movs	r3, #0
    2b58:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
    2b5a:	2300      	movs	r3, #0
    2b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
    2b5e:	233b      	movs	r3, #59	; 0x3b
    2b60:	2210      	movs	r2, #16
    2b62:	4694      	mov	ip, r2
    2b64:	44bc      	add	ip, r7
    2b66:	4463      	add	r3, ip
    2b68:	2200      	movs	r2, #0
    2b6a:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2b6c:	697b      	ldr	r3, [r7, #20]
    2b6e:	681b      	ldr	r3, [r3, #0]
    2b70:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
    2b72:	697b      	ldr	r3, [r7, #20]
    2b74:	681b      	ldr	r3, [r3, #0]
    2b76:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    2b78:	2323      	movs	r3, #35	; 0x23
    2b7a:	2210      	movs	r2, #16
    2b7c:	18ba      	adds	r2, r7, r2
    2b7e:	18d4      	adds	r4, r2, r3
    2b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2b82:	0018      	movs	r0, r3
    2b84:	4bc0      	ldr	r3, [pc, #768]	; (2e88 <_i2c_master_set_config+0x340>)
    2b86:	4798      	blx	r3
    2b88:	0003      	movs	r3, r0
    2b8a:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    2b8c:	230c      	movs	r3, #12
    2b8e:	2210      	movs	r2, #16
    2b90:	4694      	mov	ip, r2
    2b92:	44bc      	add	ip, r7
    2b94:	4463      	add	r3, ip
    2b96:	0018      	movs	r0, r3
    2b98:	4bbc      	ldr	r3, [pc, #752]	; (2e8c <_i2c_master_set_config+0x344>)
    2b9a:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    2b9c:	693b      	ldr	r3, [r7, #16]
    2b9e:	69db      	ldr	r3, [r3, #28]
    2ba0:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
    2ba2:	693b      	ldr	r3, [r7, #16]
    2ba4:	6a1b      	ldr	r3, [r3, #32]
    2ba6:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    2ba8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    2baa:	2b00      	cmp	r3, #0
    2bac:	d106      	bne.n	2bbc <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    2bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2bb0:	2100      	movs	r1, #0
    2bb2:	0018      	movs	r0, r3
    2bb4:	4bb6      	ldr	r3, [pc, #728]	; (2e90 <_i2c_master_set_config+0x348>)
    2bb6:	4798      	blx	r3
    2bb8:	0003      	movs	r3, r0
    2bba:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    2bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    2bbe:	b2da      	uxtb	r2, r3
    2bc0:	230c      	movs	r3, #12
    2bc2:	2110      	movs	r1, #16
    2bc4:	468c      	mov	ip, r1
    2bc6:	44bc      	add	ip, r7
    2bc8:	4463      	add	r3, ip
    2bca:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    2bcc:	230c      	movs	r3, #12
    2bce:	2210      	movs	r2, #16
    2bd0:	4694      	mov	ip, r2
    2bd2:	44bc      	add	ip, r7
    2bd4:	4463      	add	r3, ip
    2bd6:	2202      	movs	r2, #2
    2bd8:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    2bda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    2bdc:	0c1b      	lsrs	r3, r3, #16
    2bde:	b2db      	uxtb	r3, r3
    2be0:	220c      	movs	r2, #12
    2be2:	2110      	movs	r1, #16
    2be4:	468c      	mov	ip, r1
    2be6:	44bc      	add	ip, r7
    2be8:	4462      	add	r2, ip
    2bea:	0011      	movs	r1, r2
    2bec:	0018      	movs	r0, r3
    2bee:	4ba9      	ldr	r3, [pc, #676]	; (2e94 <_i2c_master_set_config+0x34c>)
    2bf0:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    2bf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	d106      	bne.n	2c06 <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    2bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2bfa:	2101      	movs	r1, #1
    2bfc:	0018      	movs	r0, r3
    2bfe:	4ba4      	ldr	r3, [pc, #656]	; (2e90 <_i2c_master_set_config+0x348>)
    2c00:	4798      	blx	r3
    2c02:	0003      	movs	r3, r0
    2c04:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    2c06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2c08:	b2da      	uxtb	r2, r3
    2c0a:	230c      	movs	r3, #12
    2c0c:	2110      	movs	r1, #16
    2c0e:	468c      	mov	ip, r1
    2c10:	44bc      	add	ip, r7
    2c12:	4463      	add	r3, ip
    2c14:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    2c16:	230c      	movs	r3, #12
    2c18:	2210      	movs	r2, #16
    2c1a:	4694      	mov	ip, r2
    2c1c:	44bc      	add	ip, r7
    2c1e:	4463      	add	r3, ip
    2c20:	2202      	movs	r2, #2
    2c22:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    2c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2c26:	0c1b      	lsrs	r3, r3, #16
    2c28:	b2db      	uxtb	r3, r3
    2c2a:	220c      	movs	r2, #12
    2c2c:	2110      	movs	r1, #16
    2c2e:	468c      	mov	ip, r1
    2c30:	44bc      	add	ip, r7
    2c32:	4462      	add	r2, ip
    2c34:	0011      	movs	r1, r2
    2c36:	0018      	movs	r0, r3
    2c38:	4b96      	ldr	r3, [pc, #600]	; (2e94 <_i2c_master_set_config+0x34c>)
    2c3a:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    2c3c:	693b      	ldr	r3, [r7, #16]
    2c3e:	8a9a      	ldrh	r2, [r3, #20]
    2c40:	697b      	ldr	r3, [r7, #20]
    2c42:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    2c44:	693b      	ldr	r3, [r7, #16]
    2c46:	8ada      	ldrh	r2, [r3, #22]
    2c48:	697b      	ldr	r3, [r7, #20]
    2c4a:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2c4c:	693b      	ldr	r3, [r7, #16]
    2c4e:	7e1b      	ldrb	r3, [r3, #24]
    2c50:	2b00      	cmp	r3, #0
    2c52:	d103      	bne.n	2c5c <_i2c_master_set_config+0x114>
    2c54:	4b90      	ldr	r3, [pc, #576]	; (2e98 <_i2c_master_set_config+0x350>)
    2c56:	4798      	blx	r3
    2c58:	1e03      	subs	r3, r0, #0
    2c5a:	d002      	beq.n	2c62 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    2c5c:	2380      	movs	r3, #128	; 0x80
    2c5e:	657b      	str	r3, [r7, #84]	; 0x54
    2c60:	e001      	b.n	2c66 <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    2c62:	2300      	movs	r3, #0
    2c64:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    2c66:	693b      	ldr	r3, [r7, #16]
    2c68:	691b      	ldr	r3, [r3, #16]
    2c6a:	2b00      	cmp	r3, #0
    2c6c:	d004      	beq.n	2c78 <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    2c6e:	693b      	ldr	r3, [r7, #16]
    2c70:	691b      	ldr	r3, [r3, #16]
    2c72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    2c74:	4313      	orrs	r3, r2
    2c76:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    2c78:	693b      	ldr	r3, [r7, #16]
    2c7a:	689b      	ldr	r3, [r3, #8]
    2c7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    2c7e:	4313      	orrs	r3, r2
    2c80:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    2c82:	693b      	ldr	r3, [r7, #16]
    2c84:	2224      	movs	r2, #36	; 0x24
    2c86:	5c9b      	ldrb	r3, [r3, r2]
    2c88:	2b00      	cmp	r3, #0
    2c8a:	d004      	beq.n	2c96 <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    2c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2c8e:	2280      	movs	r2, #128	; 0x80
    2c90:	05d2      	lsls	r2, r2, #23
    2c92:	4313      	orrs	r3, r2
    2c94:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    2c96:	693b      	ldr	r3, [r7, #16]
    2c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2c9a:	2b00      	cmp	r3, #0
    2c9c:	d004      	beq.n	2ca8 <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    2c9e:	693b      	ldr	r3, [r7, #16]
    2ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ca2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    2ca4:	4313      	orrs	r3, r2
    2ca6:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    2ca8:	693b      	ldr	r3, [r7, #16]
    2caa:	222c      	movs	r2, #44	; 0x2c
    2cac:	5c9b      	ldrb	r3, [r3, r2]
    2cae:	2b00      	cmp	r3, #0
    2cb0:	d105      	bne.n	2cbe <_i2c_master_set_config+0x176>
    2cb2:	693b      	ldr	r3, [r7, #16]
    2cb4:	689a      	ldr	r2, [r3, #8]
    2cb6:	2380      	movs	r3, #128	; 0x80
    2cb8:	049b      	lsls	r3, r3, #18
    2cba:	429a      	cmp	r2, r3
    2cbc:	d104      	bne.n	2cc8 <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    2cbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2cc0:	2280      	movs	r2, #128	; 0x80
    2cc2:	0512      	lsls	r2, r2, #20
    2cc4:	4313      	orrs	r3, r2
    2cc6:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    2cc8:	693b      	ldr	r3, [r7, #16]
    2cca:	222d      	movs	r2, #45	; 0x2d
    2ccc:	5c9b      	ldrb	r3, [r3, r2]
    2cce:	2b00      	cmp	r3, #0
    2cd0:	d004      	beq.n	2cdc <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    2cd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2cd4:	2280      	movs	r2, #128	; 0x80
    2cd6:	0412      	lsls	r2, r2, #16
    2cd8:	4313      	orrs	r3, r2
    2cda:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    2cdc:	693b      	ldr	r3, [r7, #16]
    2cde:	222e      	movs	r2, #46	; 0x2e
    2ce0:	5c9b      	ldrb	r3, [r3, r2]
    2ce2:	2b00      	cmp	r3, #0
    2ce4:	d004      	beq.n	2cf0 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    2ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2ce8:	2280      	movs	r2, #128	; 0x80
    2cea:	03d2      	lsls	r2, r2, #15
    2cec:	4313      	orrs	r3, r2
    2cee:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    2cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2cf2:	681a      	ldr	r2, [r3, #0]
    2cf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2cf6:	431a      	orrs	r2, r3
    2cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2cfa:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    2cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2cfe:	2280      	movs	r2, #128	; 0x80
    2d00:	0052      	lsls	r2, r2, #1
    2d02:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    2d04:	2323      	movs	r3, #35	; 0x23
    2d06:	2210      	movs	r2, #16
    2d08:	4694      	mov	ip, r2
    2d0a:	44bc      	add	ip, r7
    2d0c:	4463      	add	r3, ip
    2d0e:	781b      	ldrb	r3, [r3, #0]
    2d10:	3314      	adds	r3, #20
    2d12:	b2db      	uxtb	r3, r3
    2d14:	0018      	movs	r0, r3
    2d16:	4b61      	ldr	r3, [pc, #388]	; (2e9c <_i2c_master_set_config+0x354>)
    2d18:	4798      	blx	r3
    2d1a:	0003      	movs	r3, r0
    2d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
    2d1e:	693b      	ldr	r3, [r7, #16]
    2d20:	681b      	ldr	r3, [r3, #0]
    2d22:	22fa      	movs	r2, #250	; 0xfa
    2d24:	0092      	lsls	r2, r2, #2
    2d26:	4353      	muls	r3, r2
    2d28:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    2d2a:	693b      	ldr	r3, [r7, #16]
    2d2c:	685b      	ldr	r3, [r3, #4]
    2d2e:	22fa      	movs	r2, #250	; 0xfa
    2d30:	0092      	lsls	r2, r2, #2
    2d32:	4353      	muls	r3, r2
    2d34:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
    2d36:	693b      	ldr	r3, [r7, #16]
    2d38:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    2d3a:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
    2d3c:	4b58      	ldr	r3, [pc, #352]	; (2ea0 <_i2c_master_set_config+0x358>)
    2d3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2d40:	4798      	blx	r3
    2d42:	0005      	movs	r5, r0
    2d44:	000e      	movs	r6, r1
    2d46:	4b56      	ldr	r3, [pc, #344]	; (2ea0 <_i2c_master_set_config+0x358>)
    2d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    2d4a:	4798      	blx	r3
    2d4c:	60b8      	str	r0, [r7, #8]
    2d4e:	60f9      	str	r1, [r7, #12]
    2d50:	4b53      	ldr	r3, [pc, #332]	; (2ea0 <_i2c_master_set_config+0x358>)
    2d52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2d54:	4798      	blx	r3
    2d56:	4c53      	ldr	r4, [pc, #332]	; (2ea4 <_i2c_master_set_config+0x35c>)
    2d58:	4a53      	ldr	r2, [pc, #332]	; (2ea8 <_i2c_master_set_config+0x360>)
    2d5a:	4b54      	ldr	r3, [pc, #336]	; (2eac <_i2c_master_set_config+0x364>)
    2d5c:	47a0      	blx	r4
    2d5e:	0003      	movs	r3, r0
    2d60:	000c      	movs	r4, r1
    2d62:	603b      	str	r3, [r7, #0]
    2d64:	607c      	str	r4, [r7, #4]
    2d66:	4b4e      	ldr	r3, [pc, #312]	; (2ea0 <_i2c_master_set_config+0x358>)
    2d68:	6a38      	ldr	r0, [r7, #32]
    2d6a:	4798      	blx	r3
    2d6c:	0002      	movs	r2, r0
    2d6e:	000b      	movs	r3, r1
    2d70:	4c4c      	ldr	r4, [pc, #304]	; (2ea4 <_i2c_master_set_config+0x35c>)
    2d72:	6838      	ldr	r0, [r7, #0]
    2d74:	6879      	ldr	r1, [r7, #4]
    2d76:	47a0      	blx	r4
    2d78:	0003      	movs	r3, r0
    2d7a:	000c      	movs	r4, r1
    2d7c:	0018      	movs	r0, r3
    2d7e:	0021      	movs	r1, r4
    2d80:	4c4b      	ldr	r4, [pc, #300]	; (2eb0 <_i2c_master_set_config+0x368>)
    2d82:	2200      	movs	r2, #0
    2d84:	4b4b      	ldr	r3, [pc, #300]	; (2eb4 <_i2c_master_set_config+0x36c>)
    2d86:	47a0      	blx	r4
    2d88:	0003      	movs	r3, r0
    2d8a:	000c      	movs	r4, r1
    2d8c:	001a      	movs	r2, r3
    2d8e:	0023      	movs	r3, r4
    2d90:	4c44      	ldr	r4, [pc, #272]	; (2ea4 <_i2c_master_set_config+0x35c>)
    2d92:	68b8      	ldr	r0, [r7, #8]
    2d94:	68f9      	ldr	r1, [r7, #12]
    2d96:	47a0      	blx	r4
    2d98:	0003      	movs	r3, r0
    2d9a:	000c      	movs	r4, r1
    2d9c:	001a      	movs	r2, r3
    2d9e:	0023      	movs	r3, r4
    2da0:	4c45      	ldr	r4, [pc, #276]	; (2eb8 <_i2c_master_set_config+0x370>)
    2da2:	0028      	movs	r0, r5
    2da4:	0031      	movs	r1, r6
    2da6:	47a0      	blx	r4
    2da8:	0003      	movs	r3, r0
    2daa:	000c      	movs	r4, r1
    2dac:	001d      	movs	r5, r3
    2dae:	0026      	movs	r6, r4
    2db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2db2:	005a      	lsls	r2, r3, #1
    2db4:	4b3a      	ldr	r3, [pc, #232]	; (2ea0 <_i2c_master_set_config+0x358>)
    2db6:	0010      	movs	r0, r2
    2db8:	4798      	blx	r3
    2dba:	0002      	movs	r2, r0
    2dbc:	000b      	movs	r3, r1
    2dbe:	4c3c      	ldr	r4, [pc, #240]	; (2eb0 <_i2c_master_set_config+0x368>)
    2dc0:	0028      	movs	r0, r5
    2dc2:	0031      	movs	r1, r6
    2dc4:	47a0      	blx	r4
    2dc6:	0003      	movs	r3, r0
    2dc8:	000c      	movs	r4, r1
    2dca:	0018      	movs	r0, r3
    2dcc:	0021      	movs	r1, r4
    2dce:	4c3a      	ldr	r4, [pc, #232]	; (2eb8 <_i2c_master_set_config+0x370>)
    2dd0:	2200      	movs	r2, #0
    2dd2:	4b3a      	ldr	r3, [pc, #232]	; (2ebc <_i2c_master_set_config+0x374>)
    2dd4:	47a0      	blx	r4
    2dd6:	0003      	movs	r3, r0
    2dd8:	000c      	movs	r4, r1
    2dda:	001d      	movs	r5, r3
    2ddc:	0026      	movs	r6, r4
    2dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2de0:	005a      	lsls	r2, r3, #1
    2de2:	4b2f      	ldr	r3, [pc, #188]	; (2ea0 <_i2c_master_set_config+0x358>)
    2de4:	0010      	movs	r0, r2
    2de6:	4798      	blx	r3
    2de8:	0002      	movs	r2, r0
    2dea:	000b      	movs	r3, r1
    2dec:	4c34      	ldr	r4, [pc, #208]	; (2ec0 <_i2c_master_set_config+0x378>)
    2dee:	0028      	movs	r0, r5
    2df0:	0031      	movs	r1, r6
    2df2:	47a0      	blx	r4
    2df4:	0003      	movs	r3, r0
    2df6:	000c      	movs	r4, r1
    2df8:	0019      	movs	r1, r3
    2dfa:	0022      	movs	r2, r4
    2dfc:	4b31      	ldr	r3, [pc, #196]	; (2ec4 <_i2c_master_set_config+0x37c>)
    2dfe:	0008      	movs	r0, r1
    2e00:	0011      	movs	r1, r2
    2e02:	4798      	blx	r3
    2e04:	0003      	movs	r3, r0
    2e06:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    2e08:	693b      	ldr	r3, [r7, #16]
    2e0a:	689a      	ldr	r2, [r3, #8]
    2e0c:	2380      	movs	r3, #128	; 0x80
    2e0e:	049b      	lsls	r3, r3, #18
    2e10:	429a      	cmp	r2, r3
    2e12:	d16a      	bne.n	2eea <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    2e14:	4b22      	ldr	r3, [pc, #136]	; (2ea0 <_i2c_master_set_config+0x358>)
    2e16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2e18:	4798      	blx	r3
    2e1a:	4c25      	ldr	r4, [pc, #148]	; (2eb0 <_i2c_master_set_config+0x368>)
    2e1c:	0002      	movs	r2, r0
    2e1e:	000b      	movs	r3, r1
    2e20:	47a0      	blx	r4
    2e22:	0003      	movs	r3, r0
    2e24:	000c      	movs	r4, r1
    2e26:	001d      	movs	r5, r3
    2e28:	0026      	movs	r6, r4
    2e2a:	4b1d      	ldr	r3, [pc, #116]	; (2ea0 <_i2c_master_set_config+0x358>)
    2e2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    2e2e:	4798      	blx	r3
    2e30:	4c1c      	ldr	r4, [pc, #112]	; (2ea4 <_i2c_master_set_config+0x35c>)
    2e32:	2200      	movs	r2, #0
    2e34:	4b24      	ldr	r3, [pc, #144]	; (2ec8 <_i2c_master_set_config+0x380>)
    2e36:	47a0      	blx	r4
    2e38:	0003      	movs	r3, r0
    2e3a:	000c      	movs	r4, r1
    2e3c:	001a      	movs	r2, r3
    2e3e:	0023      	movs	r3, r4
    2e40:	4c1f      	ldr	r4, [pc, #124]	; (2ec0 <_i2c_master_set_config+0x378>)
    2e42:	0028      	movs	r0, r5
    2e44:	0031      	movs	r1, r6
    2e46:	47a0      	blx	r4
    2e48:	0003      	movs	r3, r0
    2e4a:	000c      	movs	r4, r1
    2e4c:	0018      	movs	r0, r3
    2e4e:	0021      	movs	r1, r4
    2e50:	4c19      	ldr	r4, [pc, #100]	; (2eb8 <_i2c_master_set_config+0x370>)
    2e52:	2200      	movs	r2, #0
    2e54:	4b19      	ldr	r3, [pc, #100]	; (2ebc <_i2c_master_set_config+0x374>)
    2e56:	47a0      	blx	r4
    2e58:	0003      	movs	r3, r0
    2e5a:	000c      	movs	r4, r1
    2e5c:	0019      	movs	r1, r3
    2e5e:	0022      	movs	r2, r4
    2e60:	4b18      	ldr	r3, [pc, #96]	; (2ec4 <_i2c_master_set_config+0x37c>)
    2e62:	0008      	movs	r0, r1
    2e64:	0011      	movs	r1, r2
    2e66:	4798      	blx	r3
    2e68:	0003      	movs	r3, r0
    2e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
    2e6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2e6e:	2b00      	cmp	r3, #0
    2e70:	d02e      	beq.n	2ed0 <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    2e72:	4b16      	ldr	r3, [pc, #88]	; (2ecc <_i2c_master_set_config+0x384>)
    2e74:	6a79      	ldr	r1, [r7, #36]	; 0x24
    2e76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2e78:	4798      	blx	r3
    2e7a:	0003      	movs	r3, r0
    2e7c:	1e9a      	subs	r2, r3, #2
    2e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2e80:	1ad3      	subs	r3, r2, r3
    2e82:	653b      	str	r3, [r7, #80]	; 0x50
    2e84:	e031      	b.n	2eea <_i2c_master_set_config+0x3a2>
    2e86:	46c0      	nop			; (mov r8, r8)
    2e88:	00009e49 	.word	0x00009e49
    2e8c:	00002a09 	.word	0x00002a09
    2e90:	00009c8d 	.word	0x00009c8d
    2e94:	0000ba85 	.word	0x0000ba85
    2e98:	00002a31 	.word	0x00002a31
    2e9c:	0000b849 	.word	0x0000b849
    2ea0:	0000dc9d 	.word	0x0000dc9d
    2ea4:	0000d109 	.word	0x0000d109
    2ea8:	e826d695 	.word	0xe826d695
    2eac:	3e112e0b 	.word	0x3e112e0b
    2eb0:	0000c481 	.word	0x0000c481
    2eb4:	40240000 	.word	0x40240000
    2eb8:	0000d609 	.word	0x0000d609
    2ebc:	3ff00000 	.word	0x3ff00000
    2ec0:	0000caa1 	.word	0x0000caa1
    2ec4:	0000dc35 	.word	0x0000dc35
    2ec8:	40080000 	.word	0x40080000
    2ecc:	0000bff5 	.word	0x0000bff5
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    2ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2ed2:	005a      	lsls	r2, r3, #1
    2ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2ed6:	18d3      	adds	r3, r2, r3
    2ed8:	1e5a      	subs	r2, r3, #1
    2eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2edc:	0059      	lsls	r1, r3, #1
    2ede:	4b1d      	ldr	r3, [pc, #116]	; (2f54 <_i2c_master_set_config+0x40c>)
    2ee0:	0010      	movs	r0, r2
    2ee2:	4798      	blx	r3
    2ee4:	0003      	movs	r3, r0
    2ee6:	3b01      	subs	r3, #1
    2ee8:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    2eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2eec:	2bff      	cmp	r3, #255	; 0xff
    2eee:	dc08      	bgt.n	2f02 <_i2c_master_set_config+0x3ba>
    2ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2ef2:	2b00      	cmp	r3, #0
    2ef4:	db05      	blt.n	2f02 <_i2c_master_set_config+0x3ba>
    2ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2ef8:	2bff      	cmp	r3, #255	; 0xff
    2efa:	dc02      	bgt.n	2f02 <_i2c_master_set_config+0x3ba>
    2efc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2efe:	2b00      	cmp	r3, #0
    2f00:	da06      	bge.n	2f10 <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2f02:	233b      	movs	r3, #59	; 0x3b
    2f04:	2210      	movs	r2, #16
    2f06:	4694      	mov	ip, r2
    2f08:	44bc      	add	ip, r7
    2f0a:	4463      	add	r3, ip
    2f0c:	2240      	movs	r2, #64	; 0x40
    2f0e:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    2f10:	233b      	movs	r3, #59	; 0x3b
    2f12:	2210      	movs	r2, #16
    2f14:	4694      	mov	ip, r2
    2f16:	44bc      	add	ip, r7
    2f18:	4463      	add	r3, ip
    2f1a:	781b      	ldrb	r3, [r3, #0]
    2f1c:	2b40      	cmp	r3, #64	; 0x40
    2f1e:	d00e      	beq.n	2f3e <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2f22:	22ff      	movs	r2, #255	; 0xff
    2f24:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    2f26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2f28:	041b      	lsls	r3, r3, #16
    2f2a:	0019      	movs	r1, r3
    2f2c:	23ff      	movs	r3, #255	; 0xff
    2f2e:	041b      	lsls	r3, r3, #16
    2f30:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f32:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    2f34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    2f36:	0612      	lsls	r2, r2, #24
    2f38:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2f3c:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    2f3e:	233b      	movs	r3, #59	; 0x3b
    2f40:	2210      	movs	r2, #16
    2f42:	4694      	mov	ip, r2
    2f44:	44bc      	add	ip, r7
    2f46:	4463      	add	r3, ip
    2f48:	781b      	ldrb	r3, [r3, #0]
}
    2f4a:	0018      	movs	r0, r3
    2f4c:	46bd      	mov	sp, r7
    2f4e:	b017      	add	sp, #92	; 0x5c
    2f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f52:	46c0      	nop			; (mov r8, r8)
    2f54:	0000bff5 	.word	0x0000bff5

00002f58 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    2f58:	b590      	push	{r4, r7, lr}
    2f5a:	b08b      	sub	sp, #44	; 0x2c
    2f5c:	af00      	add	r7, sp, #0
    2f5e:	60f8      	str	r0, [r7, #12]
    2f60:	60b9      	str	r1, [r7, #8]
    2f62:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    2f64:	68fb      	ldr	r3, [r7, #12]
    2f66:	68ba      	ldr	r2, [r7, #8]
    2f68:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2f6a:	68fb      	ldr	r3, [r7, #12]
    2f6c:	681b      	ldr	r3, [r3, #0]
    2f6e:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2f70:	68fb      	ldr	r3, [r7, #12]
    2f72:	681b      	ldr	r3, [r3, #0]
    2f74:	0018      	movs	r0, r3
    2f76:	4b3b      	ldr	r3, [pc, #236]	; (3064 <i2c_master_init+0x10c>)
    2f78:	4798      	blx	r3
    2f7a:	0003      	movs	r3, r0
    2f7c:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2f7e:	6a3b      	ldr	r3, [r7, #32]
    2f80:	3302      	adds	r3, #2
    2f82:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2f84:	6a3b      	ldr	r3, [r7, #32]
    2f86:	3314      	adds	r3, #20
    2f88:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2f8a:	2201      	movs	r2, #1
    2f8c:	69fb      	ldr	r3, [r7, #28]
    2f8e:	409a      	lsls	r2, r3
    2f90:	0013      	movs	r3, r2
    2f92:	0019      	movs	r1, r3
    2f94:	2002      	movs	r0, #2
    2f96:	4b34      	ldr	r3, [pc, #208]	; (3068 <i2c_master_init+0x110>)
    2f98:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2f9a:	2314      	movs	r3, #20
    2f9c:	18fb      	adds	r3, r7, r3
    2f9e:	0018      	movs	r0, r3
    2fa0:	4b32      	ldr	r3, [pc, #200]	; (306c <i2c_master_init+0x114>)
    2fa2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	7b1a      	ldrb	r2, [r3, #12]
    2fa8:	2314      	movs	r3, #20
    2faa:	18fb      	adds	r3, r7, r3
    2fac:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2fae:	69bb      	ldr	r3, [r7, #24]
    2fb0:	b2db      	uxtb	r3, r3
    2fb2:	2214      	movs	r2, #20
    2fb4:	18ba      	adds	r2, r7, r2
    2fb6:	0011      	movs	r1, r2
    2fb8:	0018      	movs	r0, r3
    2fba:	4b2d      	ldr	r3, [pc, #180]	; (3070 <i2c_master_init+0x118>)
    2fbc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2fbe:	69bb      	ldr	r3, [r7, #24]
    2fc0:	b2db      	uxtb	r3, r3
    2fc2:	0018      	movs	r0, r3
    2fc4:	4b2b      	ldr	r3, [pc, #172]	; (3074 <i2c_master_init+0x11c>)
    2fc6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2fc8:	687b      	ldr	r3, [r7, #4]
    2fca:	7b1b      	ldrb	r3, [r3, #12]
    2fcc:	2100      	movs	r1, #0
    2fce:	0018      	movs	r0, r3
    2fd0:	4b29      	ldr	r3, [pc, #164]	; (3078 <i2c_master_init+0x120>)
    2fd2:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    2fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2fd6:	681b      	ldr	r3, [r3, #0]
    2fd8:	2202      	movs	r2, #2
    2fda:	4013      	ands	r3, r2
    2fdc:	d001      	beq.n	2fe2 <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    2fde:	231c      	movs	r3, #28
    2fe0:	e03b      	b.n	305a <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    2fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2fe4:	681b      	ldr	r3, [r3, #0]
    2fe6:	2201      	movs	r2, #1
    2fe8:	4013      	ands	r3, r2
    2fea:	d001      	beq.n	2ff0 <i2c_master_init+0x98>
		return STATUS_BUSY;
    2fec:	2305      	movs	r3, #5
    2fee:	e034      	b.n	305a <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2ff0:	68fb      	ldr	r3, [r7, #12]
    2ff2:	681b      	ldr	r3, [r3, #0]
    2ff4:	2217      	movs	r2, #23
    2ff6:	18bc      	adds	r4, r7, r2
    2ff8:	0018      	movs	r0, r3
    2ffa:	4b1a      	ldr	r3, [pc, #104]	; (3064 <i2c_master_init+0x10c>)
    2ffc:	4798      	blx	r3
    2ffe:	0003      	movs	r3, r0
    3000:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    3002:	4a1e      	ldr	r2, [pc, #120]	; (307c <i2c_master_init+0x124>)
    3004:	2317      	movs	r3, #23
    3006:	18fb      	adds	r3, r7, r3
    3008:	781b      	ldrb	r3, [r3, #0]
    300a:	0011      	movs	r1, r2
    300c:	0018      	movs	r0, r3
    300e:	4b1c      	ldr	r3, [pc, #112]	; (3080 <i2c_master_init+0x128>)
    3010:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3012:	2317      	movs	r3, #23
    3014:	18fb      	adds	r3, r7, r3
    3016:	781a      	ldrb	r2, [r3, #0]
    3018:	4b1a      	ldr	r3, [pc, #104]	; (3084 <i2c_master_init+0x12c>)
    301a:	0092      	lsls	r2, r2, #2
    301c:	68f9      	ldr	r1, [r7, #12]
    301e:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    3020:	68fb      	ldr	r3, [r7, #12]
    3022:	2200      	movs	r2, #0
    3024:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    3026:	68fb      	ldr	r3, [r7, #12]
    3028:	2200      	movs	r2, #0
    302a:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    302c:	68fb      	ldr	r3, [r7, #12]
    302e:	2200      	movs	r2, #0
    3030:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    3032:	68fb      	ldr	r3, [r7, #12]
    3034:	2200      	movs	r2, #0
    3036:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    3038:	68fb      	ldr	r3, [r7, #12]
    303a:	2225      	movs	r2, #37	; 0x25
    303c:	2100      	movs	r1, #0
    303e:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    3040:	68fb      	ldr	r3, [r7, #12]
    3042:	2200      	movs	r2, #0
    3044:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    3046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3048:	2214      	movs	r2, #20
    304a:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    304c:	687a      	ldr	r2, [r7, #4]
    304e:	68fb      	ldr	r3, [r7, #12]
    3050:	0011      	movs	r1, r2
    3052:	0018      	movs	r0, r3
    3054:	4b0c      	ldr	r3, [pc, #48]	; (3088 <i2c_master_init+0x130>)
    3056:	4798      	blx	r3
    3058:	0003      	movs	r3, r0
}
    305a:	0018      	movs	r0, r3
    305c:	46bd      	mov	sp, r7
    305e:	b00b      	add	sp, #44	; 0x2c
    3060:	bd90      	pop	{r4, r7, pc}
    3062:	46c0      	nop			; (mov r8, r8)
    3064:	00009e49 	.word	0x00009e49
    3068:	000029ad 	.word	0x000029ad
    306c:	00002995 	.word	0x00002995
    3070:	0000b725 	.word	0x0000b725
    3074:	0000b769 	.word	0x0000b769
    3078:	00009c01 	.word	0x00009c01
    307c:	00000649 	.word	0x00000649
    3080:	00009ead 	.word	0x00009ead
    3084:	20004e6c 	.word	0x20004e6c
    3088:	00002b49 	.word	0x00002b49

0000308c <i2c_master_reset>:
 * Reset the module to hardware defaults.
 *
 * \param[in,out] module Pointer to software module structure
 */
void i2c_master_reset(struct i2c_master_module *const module)
{
    308c:	b580      	push	{r7, lr}
    308e:	b084      	sub	sp, #16
    3090:	af00      	add	r7, sp, #0
    3092:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3094:	687b      	ldr	r3, [r7, #4]
    3096:	681b      	ldr	r3, [r3, #0]
    3098:	60fb      	str	r3, [r7, #12]

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    309a:	687b      	ldr	r3, [r7, #4]
    309c:	0018      	movs	r0, r3
    309e:	4b0f      	ldr	r3, [pc, #60]	; (30dc <i2c_master_reset+0x50>)
    30a0:	4798      	blx	r3

	/* Disable module */
	i2c_master_disable(module);
    30a2:	687b      	ldr	r3, [r7, #4]
    30a4:	0018      	movs	r0, r3
    30a6:	4b0e      	ldr	r3, [pc, #56]	; (30e0 <i2c_master_reset+0x54>)
    30a8:	4798      	blx	r3

#if I2C_MASTER_CALLBACK_MODE == true
	/* Clear all pending interrupts */
	system_interrupt_enter_critical_section();
    30aa:	4b0e      	ldr	r3, [pc, #56]	; (30e4 <i2c_master_reset+0x58>)
    30ac:	4798      	blx	r3
	system_interrupt_clear_pending(_sercom_get_interrupt_vector(module->hw));
    30ae:	687b      	ldr	r3, [r7, #4]
    30b0:	681b      	ldr	r3, [r3, #0]
    30b2:	0018      	movs	r0, r3
    30b4:	4b0c      	ldr	r3, [pc, #48]	; (30e8 <i2c_master_reset+0x5c>)
    30b6:	4798      	blx	r3
    30b8:	0003      	movs	r3, r0
    30ba:	0018      	movs	r0, r3
    30bc:	4b0b      	ldr	r3, [pc, #44]	; (30ec <i2c_master_reset+0x60>)
    30be:	4798      	blx	r3
	system_interrupt_leave_critical_section();
    30c0:	4b0b      	ldr	r3, [pc, #44]	; (30f0 <i2c_master_reset+0x64>)
    30c2:	4798      	blx	r3
#endif

	/* Wait for sync */
	_i2c_master_wait_for_sync(module);
    30c4:	687b      	ldr	r3, [r7, #4]
    30c6:	0018      	movs	r0, r3
    30c8:	4b04      	ldr	r3, [pc, #16]	; (30dc <i2c_master_reset+0x50>)
    30ca:	4798      	blx	r3

	/* Reset module */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_SWRST;
    30cc:	68fb      	ldr	r3, [r7, #12]
    30ce:	2201      	movs	r2, #1
    30d0:	601a      	str	r2, [r3, #0]
}
    30d2:	46c0      	nop			; (mov r8, r8)
    30d4:	46bd      	mov	sp, r7
    30d6:	b004      	add	sp, #16
    30d8:	bd80      	pop	{r7, pc}
    30da:	46c0      	nop			; (mov r8, r8)
    30dc:	00002acd 	.word	0x00002acd
    30e0:	00002af1 	.word	0x00002af1
    30e4:	00002a51 	.word	0x00002a51
    30e8:	00009f19 	.word	0x00009f19
    30ec:	0000b8a1 	.word	0x0000b8a1
    30f0:	00002a65 	.word	0x00002a65

000030f4 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    30f4:	b580      	push	{r7, lr}
    30f6:	b084      	sub	sp, #16
    30f8:	af00      	add	r7, sp, #0
    30fa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    30fc:	687b      	ldr	r3, [r7, #4]
    30fe:	681b      	ldr	r3, [r3, #0]
    3100:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3102:	68fb      	ldr	r3, [r7, #12]
    3104:	7e1b      	ldrb	r3, [r3, #24]
    3106:	b2db      	uxtb	r3, r3
    3108:	001a      	movs	r2, r3
    310a:	2302      	movs	r3, #2
    310c:	4013      	ands	r3, r2
    310e:	d00b      	beq.n	3128 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3110:	68fb      	ldr	r3, [r7, #12]
    3112:	2202      	movs	r2, #2
    3114:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3116:	68fb      	ldr	r3, [r7, #12]
    3118:	8b5b      	ldrh	r3, [r3, #26]
    311a:	b29b      	uxth	r3, r3
    311c:	001a      	movs	r2, r3
    311e:	2302      	movs	r3, #2
    3120:	4013      	ands	r3, r2
    3122:	d011      	beq.n	3148 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    3124:	2341      	movs	r3, #65	; 0x41
    3126:	e010      	b.n	314a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3128:	68fb      	ldr	r3, [r7, #12]
    312a:	8b5b      	ldrh	r3, [r3, #26]
    312c:	b29b      	uxth	r3, r3
    312e:	001a      	movs	r2, r3
    3130:	2304      	movs	r3, #4
    3132:	4013      	ands	r3, r2
    3134:	d008      	beq.n	3148 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3136:	68fb      	ldr	r3, [r7, #12]
    3138:	685b      	ldr	r3, [r3, #4]
    313a:	22c0      	movs	r2, #192	; 0xc0
    313c:	0292      	lsls	r2, r2, #10
    313e:	431a      	orrs	r2, r3
    3140:	68fb      	ldr	r3, [r7, #12]
    3142:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    3144:	2318      	movs	r3, #24
    3146:	e000      	b.n	314a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    3148:	2300      	movs	r3, #0
}
    314a:	0018      	movs	r0, r3
    314c:	46bd      	mov	sp, r7
    314e:	b004      	add	sp, #16
    3150:	bd80      	pop	{r7, pc}

00003152 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3152:	b580      	push	{r7, lr}
    3154:	b084      	sub	sp, #16
    3156:	af00      	add	r7, sp, #0
    3158:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    315a:	687b      	ldr	r3, [r7, #4]
    315c:	681b      	ldr	r3, [r3, #0]
    315e:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    3160:	230e      	movs	r3, #14
    3162:	18fb      	adds	r3, r7, r3
    3164:	2200      	movs	r2, #0
    3166:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    3168:	e00f      	b.n	318a <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    316a:	230e      	movs	r3, #14
    316c:	18fb      	adds	r3, r7, r3
    316e:	220e      	movs	r2, #14
    3170:	18ba      	adds	r2, r7, r2
    3172:	8812      	ldrh	r2, [r2, #0]
    3174:	3201      	adds	r2, #1
    3176:	801a      	strh	r2, [r3, #0]
    3178:	687b      	ldr	r3, [r7, #4]
    317a:	891b      	ldrh	r3, [r3, #8]
    317c:	220e      	movs	r2, #14
    317e:	18ba      	adds	r2, r7, r2
    3180:	8812      	ldrh	r2, [r2, #0]
    3182:	429a      	cmp	r2, r3
    3184:	d301      	bcc.n	318a <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    3186:	2312      	movs	r3, #18
    3188:	e00e      	b.n	31a8 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    318a:	68bb      	ldr	r3, [r7, #8]
    318c:	7e1b      	ldrb	r3, [r3, #24]
    318e:	b2db      	uxtb	r3, r3
    3190:	001a      	movs	r2, r3
    3192:	2301      	movs	r3, #1
    3194:	4013      	ands	r3, r2
    3196:	d106      	bne.n	31a6 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    3198:	68bb      	ldr	r3, [r7, #8]
    319a:	7e1b      	ldrb	r3, [r3, #24]
    319c:	b2db      	uxtb	r3, r3
    319e:	001a      	movs	r2, r3
    31a0:	2302      	movs	r3, #2
    31a2:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    31a4:	d0e1      	beq.n	316a <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    31a6:	2300      	movs	r3, #0
}
    31a8:	0018      	movs	r0, r3
    31aa:	46bd      	mov	sp, r7
    31ac:	b004      	add	sp, #16
    31ae:	bd80      	pop	{r7, pc}

000031b0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    31b0:	b590      	push	{r4, r7, lr}
    31b2:	b085      	sub	sp, #20
    31b4:	af00      	add	r7, sp, #0
    31b6:	6078      	str	r0, [r7, #4]
    31b8:	000a      	movs	r2, r1
    31ba:	1cfb      	adds	r3, r7, #3
    31bc:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    31be:	687b      	ldr	r3, [r7, #4]
    31c0:	681b      	ldr	r3, [r3, #0]
    31c2:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    31c4:	68fb      	ldr	r3, [r7, #12]
    31c6:	685b      	ldr	r3, [r3, #4]
    31c8:	2280      	movs	r2, #128	; 0x80
    31ca:	02d2      	lsls	r2, r2, #11
    31cc:	431a      	orrs	r2, r3
    31ce:	68fb      	ldr	r3, [r7, #12]
    31d0:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    31d2:	1cfb      	adds	r3, r7, #3
    31d4:	781a      	ldrb	r2, [r3, #0]
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    31da:	230b      	movs	r3, #11
    31dc:	18fc      	adds	r4, r7, r3
    31de:	687b      	ldr	r3, [r7, #4]
    31e0:	0018      	movs	r0, r3
    31e2:	4b07      	ldr	r3, [pc, #28]	; (3200 <_i2c_master_send_hs_master_code+0x50>)
    31e4:	4798      	blx	r3
    31e6:	0003      	movs	r3, r0
    31e8:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    31ea:	68fb      	ldr	r3, [r7, #12]
    31ec:	2201      	movs	r2, #1
    31ee:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    31f0:	230b      	movs	r3, #11
    31f2:	18fb      	adds	r3, r7, r3
    31f4:	781b      	ldrb	r3, [r3, #0]
}
    31f6:	0018      	movs	r0, r3
    31f8:	46bd      	mov	sp, r7
    31fa:	b005      	add	sp, #20
    31fc:	bd90      	pop	{r4, r7, pc}
    31fe:	46c0      	nop			; (mov r8, r8)
    3200:	00003153 	.word	0x00003153

00003204 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3204:	b580      	push	{r7, lr}
    3206:	af00      	add	r7, sp, #0
    3208:	2000      	movs	r0, #0
    320a:	4b02      	ldr	r3, [pc, #8]	; (3214 <TC3_Handler+0x10>)
    320c:	4798      	blx	r3
    320e:	46c0      	nop			; (mov r8, r8)
    3210:	46bd      	mov	sp, r7
    3212:	bd80      	pop	{r7, pc}
    3214:	00003241 	.word	0x00003241

00003218 <TC4_Handler>:
    3218:	b580      	push	{r7, lr}
    321a:	af00      	add	r7, sp, #0
    321c:	2001      	movs	r0, #1
    321e:	4b02      	ldr	r3, [pc, #8]	; (3228 <TC4_Handler+0x10>)
    3220:	4798      	blx	r3
    3222:	46c0      	nop			; (mov r8, r8)
    3224:	46bd      	mov	sp, r7
    3226:	bd80      	pop	{r7, pc}
    3228:	00003241 	.word	0x00003241

0000322c <TC5_Handler>:
    322c:	b580      	push	{r7, lr}
    322e:	af00      	add	r7, sp, #0
    3230:	2002      	movs	r0, #2
    3232:	4b02      	ldr	r3, [pc, #8]	; (323c <TC5_Handler+0x10>)
    3234:	4798      	blx	r3
    3236:	46c0      	nop			; (mov r8, r8)
    3238:	46bd      	mov	sp, r7
    323a:	bd80      	pop	{r7, pc}
    323c:	00003241 	.word	0x00003241

00003240 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3240:	b580      	push	{r7, lr}
    3242:	b084      	sub	sp, #16
    3244:	af00      	add	r7, sp, #0
    3246:	0002      	movs	r2, r0
    3248:	1dfb      	adds	r3, r7, #7
    324a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    324c:	1dfb      	adds	r3, r7, #7
    324e:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    3250:	4b28      	ldr	r3, [pc, #160]	; (32f4 <_tc_interrupt_handler+0xb4>)
    3252:	0092      	lsls	r2, r2, #2
    3254:	58d3      	ldr	r3, [r2, r3]
    3256:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3258:	68fb      	ldr	r3, [r7, #12]
    325a:	681b      	ldr	r3, [r3, #0]
    325c:	7b9b      	ldrb	r3, [r3, #14]
    325e:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    3260:	68fa      	ldr	r2, [r7, #12]
    3262:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3264:	4013      	ands	r3, r2
    3266:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    3268:	68fb      	ldr	r3, [r7, #12]
    326a:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    326c:	230b      	movs	r3, #11
    326e:	18fb      	adds	r3, r7, r3
    3270:	400a      	ands	r2, r1
    3272:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3274:	230b      	movs	r3, #11
    3276:	18fb      	adds	r3, r7, r3
    3278:	781b      	ldrb	r3, [r3, #0]
    327a:	2201      	movs	r2, #1
    327c:	4013      	ands	r3, r2
    327e:	d008      	beq.n	3292 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3280:	68fb      	ldr	r3, [r7, #12]
    3282:	689b      	ldr	r3, [r3, #8]
    3284:	68fa      	ldr	r2, [r7, #12]
    3286:	0010      	movs	r0, r2
    3288:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    328a:	68fb      	ldr	r3, [r7, #12]
    328c:	681b      	ldr	r3, [r3, #0]
    328e:	2201      	movs	r2, #1
    3290:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    3292:	230b      	movs	r3, #11
    3294:	18fb      	adds	r3, r7, r3
    3296:	781b      	ldrb	r3, [r3, #0]
    3298:	2202      	movs	r2, #2
    329a:	4013      	ands	r3, r2
    329c:	d008      	beq.n	32b0 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    329e:	68fb      	ldr	r3, [r7, #12]
    32a0:	68db      	ldr	r3, [r3, #12]
    32a2:	68fa      	ldr	r2, [r7, #12]
    32a4:	0010      	movs	r0, r2
    32a6:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    32a8:	68fb      	ldr	r3, [r7, #12]
    32aa:	681b      	ldr	r3, [r3, #0]
    32ac:	2202      	movs	r2, #2
    32ae:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    32b0:	230b      	movs	r3, #11
    32b2:	18fb      	adds	r3, r7, r3
    32b4:	781b      	ldrb	r3, [r3, #0]
    32b6:	2210      	movs	r2, #16
    32b8:	4013      	ands	r3, r2
    32ba:	d008      	beq.n	32ce <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    32bc:	68fb      	ldr	r3, [r7, #12]
    32be:	691b      	ldr	r3, [r3, #16]
    32c0:	68fa      	ldr	r2, [r7, #12]
    32c2:	0010      	movs	r0, r2
    32c4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	681b      	ldr	r3, [r3, #0]
    32ca:	2210      	movs	r2, #16
    32cc:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    32ce:	230b      	movs	r3, #11
    32d0:	18fb      	adds	r3, r7, r3
    32d2:	781b      	ldrb	r3, [r3, #0]
    32d4:	2220      	movs	r2, #32
    32d6:	4013      	ands	r3, r2
    32d8:	d008      	beq.n	32ec <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    32da:	68fb      	ldr	r3, [r7, #12]
    32dc:	695b      	ldr	r3, [r3, #20]
    32de:	68fa      	ldr	r2, [r7, #12]
    32e0:	0010      	movs	r0, r2
    32e2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    32e4:	68fb      	ldr	r3, [r7, #12]
    32e6:	681b      	ldr	r3, [r3, #0]
    32e8:	2220      	movs	r2, #32
    32ea:	739a      	strb	r2, [r3, #14]
	}
}
    32ec:	46c0      	nop			; (mov r8, r8)
    32ee:	46bd      	mov	sp, r7
    32f0:	b004      	add	sp, #16
    32f2:	bd80      	pop	{r7, pc}
    32f4:	20003998 	.word	0x20003998

000032f8 <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
    32f8:	b580      	push	{r7, lr}
    32fa:	b084      	sub	sp, #16
    32fc:	af00      	add	r7, sp, #0
    32fe:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
    3300:	2300      	movs	r3, #0
    3302:	60fb      	str	r3, [r7, #12]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
    3304:	687b      	ldr	r3, [r7, #4]
    3306:	2b00      	cmp	r3, #0
    3308:	d101      	bne.n	330e <FreeRTOS_CLIRegisterCommand+0x16>
    330a:	b672      	cpsid	i
    330c:	e7fe      	b.n	330c <FreeRTOS_CLIRegisterCommand+0x14>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
    330e:	2008      	movs	r0, #8
    3310:	4b11      	ldr	r3, [pc, #68]	; (3358 <FreeRTOS_CLIRegisterCommand+0x60>)
    3312:	4798      	blx	r3
    3314:	0003      	movs	r3, r0
    3316:	60bb      	str	r3, [r7, #8]
	configASSERT( pxNewListItem );
    3318:	68bb      	ldr	r3, [r7, #8]
    331a:	2b00      	cmp	r3, #0
    331c:	d101      	bne.n	3322 <FreeRTOS_CLIRegisterCommand+0x2a>
    331e:	b672      	cpsid	i
    3320:	e7fe      	b.n	3320 <FreeRTOS_CLIRegisterCommand+0x28>

	if( pxNewListItem != NULL )
    3322:	68bb      	ldr	r3, [r7, #8]
    3324:	2b00      	cmp	r3, #0
    3326:	d012      	beq.n	334e <FreeRTOS_CLIRegisterCommand+0x56>
	{
		taskENTER_CRITICAL();
    3328:	4b0c      	ldr	r3, [pc, #48]	; (335c <FreeRTOS_CLIRegisterCommand+0x64>)
    332a:	4798      	blx	r3
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
    332c:	68bb      	ldr	r3, [r7, #8]
    332e:	687a      	ldr	r2, [r7, #4]
    3330:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
    3332:	68bb      	ldr	r3, [r7, #8]
    3334:	2200      	movs	r2, #0
    3336:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
    3338:	4b09      	ldr	r3, [pc, #36]	; (3360 <FreeRTOS_CLIRegisterCommand+0x68>)
    333a:	681b      	ldr	r3, [r3, #0]
    333c:	68ba      	ldr	r2, [r7, #8]
    333e:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
    3340:	4b07      	ldr	r3, [pc, #28]	; (3360 <FreeRTOS_CLIRegisterCommand+0x68>)
    3342:	68ba      	ldr	r2, [r7, #8]
    3344:	601a      	str	r2, [r3, #0]
		}
		taskEXIT_CRITICAL();
    3346:	4b07      	ldr	r3, [pc, #28]	; (3364 <FreeRTOS_CLIRegisterCommand+0x6c>)
    3348:	4798      	blx	r3

		xReturn = pdPASS;
    334a:	2301      	movs	r3, #1
    334c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    334e:	68fb      	ldr	r3, [r7, #12]
}
    3350:	0018      	movs	r0, r3
    3352:	46bd      	mov	sp, r7
    3354:	b004      	add	sp, #16
    3356:	bd80      	pop	{r7, pc}
    3358:	00005551 	.word	0x00005551
    335c:	00005419 	.word	0x00005419
    3360:	20000014 	.word	0x20000014
    3364:	0000543d 	.word	0x0000543d

00003368 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
    3368:	b580      	push	{r7, lr}
    336a:	b088      	sub	sp, #32
    336c:	af00      	add	r7, sp, #0
    336e:	60f8      	str	r0, [r7, #12]
    3370:	60b9      	str	r1, [r7, #8]
    3372:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
    3374:	2301      	movs	r3, #1
    3376:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
    3378:	4b3d      	ldr	r3, [pc, #244]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    337a:	681b      	ldr	r3, [r3, #0]
    337c:	2b00      	cmp	r3, #0
    337e:	d144      	bne.n	340a <FreeRTOS_CLIProcessCommand+0xa2>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
    3380:	4b3b      	ldr	r3, [pc, #236]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    3382:	4a3c      	ldr	r2, [pc, #240]	; (3474 <FreeRTOS_CLIProcessCommand+0x10c>)
    3384:	601a      	str	r2, [r3, #0]
    3386:	e03a      	b.n	33fe <FreeRTOS_CLIProcessCommand+0x96>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
    3388:	4b39      	ldr	r3, [pc, #228]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    338a:	681b      	ldr	r3, [r3, #0]
    338c:	681b      	ldr	r3, [r3, #0]
    338e:	681b      	ldr	r3, [r3, #0]
    3390:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
    3392:	69bb      	ldr	r3, [r7, #24]
    3394:	0018      	movs	r0, r3
    3396:	4b38      	ldr	r3, [pc, #224]	; (3478 <FreeRTOS_CLIProcessCommand+0x110>)
    3398:	4798      	blx	r3
    339a:	0003      	movs	r3, r0
    339c:	617b      	str	r3, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
    339e:	68fa      	ldr	r2, [r7, #12]
    33a0:	697b      	ldr	r3, [r7, #20]
    33a2:	18d3      	adds	r3, r2, r3
    33a4:	781b      	ldrb	r3, [r3, #0]
    33a6:	2b20      	cmp	r3, #32
    33a8:	d005      	beq.n	33b6 <FreeRTOS_CLIProcessCommand+0x4e>
    33aa:	68fa      	ldr	r2, [r7, #12]
    33ac:	697b      	ldr	r3, [r7, #20]
    33ae:	18d3      	adds	r3, r2, r3
    33b0:	781b      	ldrb	r3, [r3, #0]
    33b2:	2b00      	cmp	r3, #0
    33b4:	d11e      	bne.n	33f4 <FreeRTOS_CLIProcessCommand+0x8c>
			{
				if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
    33b6:	697a      	ldr	r2, [r7, #20]
    33b8:	69b9      	ldr	r1, [r7, #24]
    33ba:	68fb      	ldr	r3, [r7, #12]
    33bc:	0018      	movs	r0, r3
    33be:	4b2f      	ldr	r3, [pc, #188]	; (347c <FreeRTOS_CLIProcessCommand+0x114>)
    33c0:	4798      	blx	r3
    33c2:	1e03      	subs	r3, r0, #0
    33c4:	d116      	bne.n	33f4 <FreeRTOS_CLIProcessCommand+0x8c>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
    33c6:	4b2a      	ldr	r3, [pc, #168]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    33c8:	681b      	ldr	r3, [r3, #0]
    33ca:	681b      	ldr	r3, [r3, #0]
    33cc:	7b1b      	ldrb	r3, [r3, #12]
    33ce:	b25b      	sxtb	r3, r3
    33d0:	2b00      	cmp	r3, #0
    33d2:	db19      	blt.n	3408 <FreeRTOS_CLIProcessCommand+0xa0>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
    33d4:	68fb      	ldr	r3, [r7, #12]
    33d6:	0018      	movs	r0, r3
    33d8:	4b29      	ldr	r3, [pc, #164]	; (3480 <FreeRTOS_CLIProcessCommand+0x118>)
    33da:	4798      	blx	r3
    33dc:	0003      	movs	r3, r0
    33de:	001a      	movs	r2, r3
    33e0:	4b23      	ldr	r3, [pc, #140]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    33e2:	681b      	ldr	r3, [r3, #0]
    33e4:	681b      	ldr	r3, [r3, #0]
    33e6:	7b1b      	ldrb	r3, [r3, #12]
    33e8:	b25b      	sxtb	r3, r3
    33ea:	429a      	cmp	r2, r3
    33ec:	d00c      	beq.n	3408 <FreeRTOS_CLIProcessCommand+0xa0>
						{
							xReturn = pdFALSE;
    33ee:	2300      	movs	r3, #0
    33f0:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
    33f2:	e009      	b.n	3408 <FreeRTOS_CLIProcessCommand+0xa0>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
    33f4:	4b1e      	ldr	r3, [pc, #120]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    33f6:	681b      	ldr	r3, [r3, #0]
    33f8:	685a      	ldr	r2, [r3, #4]
    33fa:	4b1d      	ldr	r3, [pc, #116]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    33fc:	601a      	str	r2, [r3, #0]
    33fe:	4b1c      	ldr	r3, [pc, #112]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    3400:	681b      	ldr	r3, [r3, #0]
    3402:	2b00      	cmp	r3, #0
    3404:	d1c0      	bne.n	3388 <FreeRTOS_CLIProcessCommand+0x20>
    3406:	e000      	b.n	340a <FreeRTOS_CLIProcessCommand+0xa2>
					break;
    3408:	46c0      	nop			; (mov r8, r8)
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
    340a:	4b19      	ldr	r3, [pc, #100]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    340c:	681b      	ldr	r3, [r3, #0]
    340e:	2b00      	cmp	r3, #0
    3410:	d00c      	beq.n	342c <FreeRTOS_CLIProcessCommand+0xc4>
    3412:	69fb      	ldr	r3, [r7, #28]
    3414:	2b00      	cmp	r3, #0
    3416:	d109      	bne.n	342c <FreeRTOS_CLIProcessCommand+0xc4>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
    3418:	687a      	ldr	r2, [r7, #4]
    341a:	491a      	ldr	r1, [pc, #104]	; (3484 <FreeRTOS_CLIProcessCommand+0x11c>)
    341c:	68bb      	ldr	r3, [r7, #8]
    341e:	0018      	movs	r0, r3
    3420:	4b19      	ldr	r3, [pc, #100]	; (3488 <FreeRTOS_CLIProcessCommand+0x120>)
    3422:	4798      	blx	r3
		pxCommand = NULL;
    3424:	4b12      	ldr	r3, [pc, #72]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    3426:	2200      	movs	r2, #0
    3428:	601a      	str	r2, [r3, #0]
    342a:	e01c      	b.n	3466 <FreeRTOS_CLIProcessCommand+0xfe>
	}
	else if( pxCommand != NULL )
    342c:	4b10      	ldr	r3, [pc, #64]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    342e:	681b      	ldr	r3, [r3, #0]
    3430:	2b00      	cmp	r3, #0
    3432:	d010      	beq.n	3456 <FreeRTOS_CLIProcessCommand+0xee>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
    3434:	4b0e      	ldr	r3, [pc, #56]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    3436:	681b      	ldr	r3, [r3, #0]
    3438:	681b      	ldr	r3, [r3, #0]
    343a:	689b      	ldr	r3, [r3, #8]
    343c:	68fa      	ldr	r2, [r7, #12]
    343e:	6879      	ldr	r1, [r7, #4]
    3440:	68b8      	ldr	r0, [r7, #8]
    3442:	4798      	blx	r3
    3444:	0003      	movs	r3, r0
    3446:	61fb      	str	r3, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
    3448:	69fb      	ldr	r3, [r7, #28]
    344a:	2b00      	cmp	r3, #0
    344c:	d10b      	bne.n	3466 <FreeRTOS_CLIProcessCommand+0xfe>
		{
			pxCommand = NULL;
    344e:	4b08      	ldr	r3, [pc, #32]	; (3470 <FreeRTOS_CLIProcessCommand+0x108>)
    3450:	2200      	movs	r2, #0
    3452:	601a      	str	r2, [r3, #0]
    3454:	e007      	b.n	3466 <FreeRTOS_CLIProcessCommand+0xfe>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
    3456:	687a      	ldr	r2, [r7, #4]
    3458:	490c      	ldr	r1, [pc, #48]	; (348c <FreeRTOS_CLIProcessCommand+0x124>)
    345a:	68bb      	ldr	r3, [r7, #8]
    345c:	0018      	movs	r0, r3
    345e:	4b0a      	ldr	r3, [pc, #40]	; (3488 <FreeRTOS_CLIProcessCommand+0x120>)
    3460:	4798      	blx	r3
		xReturn = pdFALSE;
    3462:	2300      	movs	r3, #0
    3464:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
    3466:	69fb      	ldr	r3, [r7, #28]
}
    3468:	0018      	movs	r0, r3
    346a:	46bd      	mov	sp, r7
    346c:	b008      	add	sp, #32
    346e:	bd80      	pop	{r7, pc}
    3470:	20000330 	.word	0x20000330
    3474:	2000000c 	.word	0x2000000c
    3478:	0000e021 	.word	0x0000e021
    347c:	0000e02f 	.word	0x0000e02f
    3480:	000034f1 	.word	0x000034f1
    3484:	0000eb2c 	.word	0x0000eb2c
    3488:	0000e051 	.word	0x0000e051
    348c:	0000eb84 	.word	0x0000eb84

00003490 <prvHelpCommand>:
	return pcReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
    3490:	b580      	push	{r7, lr}
    3492:	b086      	sub	sp, #24
    3494:	af00      	add	r7, sp, #0
    3496:	60f8      	str	r0, [r7, #12]
    3498:	60b9      	str	r1, [r7, #8]
    349a:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
    349c:	4b11      	ldr	r3, [pc, #68]	; (34e4 <prvHelpCommand+0x54>)
    349e:	681b      	ldr	r3, [r3, #0]
    34a0:	2b00      	cmp	r3, #0
    34a2:	d102      	bne.n	34aa <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
    34a4:	4b0f      	ldr	r3, [pc, #60]	; (34e4 <prvHelpCommand+0x54>)
    34a6:	4a10      	ldr	r2, [pc, #64]	; (34e8 <prvHelpCommand+0x58>)
    34a8:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
    34aa:	4b0e      	ldr	r3, [pc, #56]	; (34e4 <prvHelpCommand+0x54>)
    34ac:	681b      	ldr	r3, [r3, #0]
    34ae:	681b      	ldr	r3, [r3, #0]
    34b0:	6859      	ldr	r1, [r3, #4]
    34b2:	68ba      	ldr	r2, [r7, #8]
    34b4:	68fb      	ldr	r3, [r7, #12]
    34b6:	0018      	movs	r0, r3
    34b8:	4b0c      	ldr	r3, [pc, #48]	; (34ec <prvHelpCommand+0x5c>)
    34ba:	4798      	blx	r3
	pxCommand = pxCommand->pxNext;
    34bc:	4b09      	ldr	r3, [pc, #36]	; (34e4 <prvHelpCommand+0x54>)
    34be:	681b      	ldr	r3, [r3, #0]
    34c0:	685a      	ldr	r2, [r3, #4]
    34c2:	4b08      	ldr	r3, [pc, #32]	; (34e4 <prvHelpCommand+0x54>)
    34c4:	601a      	str	r2, [r3, #0]

	if( pxCommand == NULL )
    34c6:	4b07      	ldr	r3, [pc, #28]	; (34e4 <prvHelpCommand+0x54>)
    34c8:	681b      	ldr	r3, [r3, #0]
    34ca:	2b00      	cmp	r3, #0
    34cc:	d102      	bne.n	34d4 <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
    34ce:	2300      	movs	r3, #0
    34d0:	617b      	str	r3, [r7, #20]
    34d2:	e001      	b.n	34d8 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
    34d4:	2301      	movs	r3, #1
    34d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
    34d8:	697b      	ldr	r3, [r7, #20]
}
    34da:	0018      	movs	r0, r3
    34dc:	46bd      	mov	sp, r7
    34de:	b006      	add	sp, #24
    34e0:	bd80      	pop	{r7, pc}
    34e2:	46c0      	nop			; (mov r8, r8)
    34e4:	20000334 	.word	0x20000334
    34e8:	2000000c 	.word	0x2000000c
    34ec:	0000e051 	.word	0x0000e051

000034f0 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
    34f0:	b580      	push	{r7, lr}
    34f2:	b084      	sub	sp, #16
    34f4:	af00      	add	r7, sp, #0
    34f6:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
    34f8:	230f      	movs	r3, #15
    34fa:	18fb      	adds	r3, r7, r3
    34fc:	2200      	movs	r2, #0
    34fe:	701a      	strb	r2, [r3, #0]
BaseType_t xLastCharacterWasSpace = pdFALSE;
    3500:	2300      	movs	r3, #0
    3502:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
    3504:	e018      	b.n	3538 <prvGetNumberOfParameters+0x48>
	{
		if( ( *pcCommandString ) == ' ' )
    3506:	687b      	ldr	r3, [r7, #4]
    3508:	781b      	ldrb	r3, [r3, #0]
    350a:	2b20      	cmp	r3, #32
    350c:	d10f      	bne.n	352e <prvGetNumberOfParameters+0x3e>
		{
			if( xLastCharacterWasSpace != pdTRUE )
    350e:	68bb      	ldr	r3, [r7, #8]
    3510:	2b01      	cmp	r3, #1
    3512:	d00e      	beq.n	3532 <prvGetNumberOfParameters+0x42>
			{
				cParameters++;
    3514:	230f      	movs	r3, #15
    3516:	18fb      	adds	r3, r7, r3
    3518:	781b      	ldrb	r3, [r3, #0]
    351a:	b25b      	sxtb	r3, r3
    351c:	b2db      	uxtb	r3, r3
    351e:	3301      	adds	r3, #1
    3520:	b2da      	uxtb	r2, r3
    3522:	230f      	movs	r3, #15
    3524:	18fb      	adds	r3, r7, r3
    3526:	701a      	strb	r2, [r3, #0]
				xLastCharacterWasSpace = pdTRUE;
    3528:	2301      	movs	r3, #1
    352a:	60bb      	str	r3, [r7, #8]
    352c:	e001      	b.n	3532 <prvGetNumberOfParameters+0x42>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
    352e:	2300      	movs	r3, #0
    3530:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
    3532:	687b      	ldr	r3, [r7, #4]
    3534:	3301      	adds	r3, #1
    3536:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
    3538:	687b      	ldr	r3, [r7, #4]
    353a:	781b      	ldrb	r3, [r3, #0]
    353c:	2b00      	cmp	r3, #0
    353e:	d1e2      	bne.n	3506 <prvGetNumberOfParameters+0x16>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
    3540:	68bb      	ldr	r3, [r7, #8]
    3542:	2b01      	cmp	r3, #1
    3544:	d109      	bne.n	355a <prvGetNumberOfParameters+0x6a>
	{
		cParameters--;
    3546:	230f      	movs	r3, #15
    3548:	18fb      	adds	r3, r7, r3
    354a:	781b      	ldrb	r3, [r3, #0]
    354c:	b25b      	sxtb	r3, r3
    354e:	b2db      	uxtb	r3, r3
    3550:	3b01      	subs	r3, #1
    3552:	b2da      	uxtb	r2, r3
    3554:	230f      	movs	r3, #15
    3556:	18fb      	adds	r3, r7, r3
    3558:	701a      	strb	r2, [r3, #0]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
    355a:	230f      	movs	r3, #15
    355c:	18fb      	adds	r3, r7, r3
    355e:	781b      	ldrb	r3, [r3, #0]
    3560:	b25b      	sxtb	r3, r3
}
    3562:	0018      	movs	r0, r3
    3564:	46bd      	mov	sp, r7
    3566:	b004      	add	sp, #16
    3568:	bd80      	pop	{r7, pc}
	...

0000356c <prvTraceGetQueueNumber>:
{
	return (uint32_t)ucQueueGetQueueNumber(handle);
}
#else 
uint32_t prvTraceGetQueueNumber(void* handle)
{
    356c:	b580      	push	{r7, lr}
    356e:	b082      	sub	sp, #8
    3570:	af00      	add	r7, sp, #0
    3572:	6078      	str	r0, [r7, #4]
	return (uint32_t)uxQueueGetQueueNumber(handle);
    3574:	687b      	ldr	r3, [r7, #4]
    3576:	0018      	movs	r0, r3
    3578:	4b03      	ldr	r3, [pc, #12]	; (3588 <prvTraceGetQueueNumber+0x1c>)
    357a:	4798      	blx	r3
    357c:	0003      	movs	r3, r0
}
    357e:	0018      	movs	r0, r3
    3580:	46bd      	mov	sp, r7
    3582:	b002      	add	sp, #8
    3584:	bd80      	pop	{r7, pc}
    3586:	46c0      	nop			; (mov r8, r8)
    3588:	00006b75 	.word	0x00006b75

0000358c <prvTraceGetQueueType>:
#endif /* (TRC_CFG_FREERTOS_VERSION < TRC_FREERTOS_VERSION_8_X) */

uint8_t prvTraceGetQueueType(void* handle)
{
    358c:	b580      	push	{r7, lr}
    358e:	b082      	sub	sp, #8
    3590:	af00      	add	r7, sp, #0
    3592:	6078      	str	r0, [r7, #4]
	// This is either declared in header file in FreeRTOS 8 and later, or as extern above
	return ucQueueGetQueueType(handle);
    3594:	687b      	ldr	r3, [r7, #4]
    3596:	0018      	movs	r0, r3
    3598:	4b03      	ldr	r3, [pc, #12]	; (35a8 <prvTraceGetQueueType+0x1c>)
    359a:	4798      	blx	r3
    359c:	0003      	movs	r3, r0
}
    359e:	0018      	movs	r0, r3
    35a0:	46bd      	mov	sp, r7
    35a2:	b002      	add	sp, #8
    35a4:	bd80      	pop	{r7, pc}
    35a6:	46c0      	nop			; (mov r8, r8)
    35a8:	00006ba1 	.word	0x00006ba1

000035ac <prvTraceGetTaskNumberLow16>:

/* Tasks */
uint16_t prvTraceGetTaskNumberLow16(void* handle)
{
    35ac:	b580      	push	{r7, lr}
    35ae:	b082      	sub	sp, #8
    35b0:	af00      	add	r7, sp, #0
    35b2:	6078      	str	r0, [r7, #4]
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(handle));
    35b4:	687b      	ldr	r3, [r7, #4]
    35b6:	0018      	movs	r0, r3
    35b8:	4b03      	ldr	r3, [pc, #12]	; (35c8 <prvTraceGetTaskNumberLow16+0x1c>)
    35ba:	4798      	blx	r3
    35bc:	0003      	movs	r3, r0
    35be:	b29b      	uxth	r3, r3
}
    35c0:	0018      	movs	r0, r3
    35c2:	46bd      	mov	sp, r7
    35c4:	b002      	add	sp, #8
    35c6:	bd80      	pop	{r7, pc}
    35c8:	00007e85 	.word	0x00007e85

000035cc <prvTraceGetTaskNumberHigh16>:

uint16_t prvTraceGetTaskNumberHigh16(void* handle)
{
    35cc:	b580      	push	{r7, lr}
    35ce:	b082      	sub	sp, #8
    35d0:	af00      	add	r7, sp, #0
    35d2:	6078      	str	r0, [r7, #4]
	return TRACE_GET_HIGH16(uxTaskGetTaskNumber(handle));
    35d4:	687b      	ldr	r3, [r7, #4]
    35d6:	0018      	movs	r0, r3
    35d8:	4b04      	ldr	r3, [pc, #16]	; (35ec <prvTraceGetTaskNumberHigh16+0x20>)
    35da:	4798      	blx	r3
    35dc:	0003      	movs	r3, r0
    35de:	0c1b      	lsrs	r3, r3, #16
    35e0:	b29b      	uxth	r3, r3
}
    35e2:	0018      	movs	r0, r3
    35e4:	46bd      	mov	sp, r7
    35e6:	b002      	add	sp, #8
    35e8:	bd80      	pop	{r7, pc}
    35ea:	46c0      	nop			; (mov r8, r8)
    35ec:	00007e85 	.word	0x00007e85

000035f0 <prvTraceSetTaskNumberLow16>:

void prvTraceSetTaskNumberLow16(void* handle, uint16_t value)
{
    35f0:	b580      	push	{r7, lr}
    35f2:	b082      	sub	sp, #8
    35f4:	af00      	add	r7, sp, #0
    35f6:	6078      	str	r0, [r7, #4]
    35f8:	000a      	movs	r2, r1
    35fa:	1cbb      	adds	r3, r7, #2
    35fc:	801a      	strh	r2, [r3, #0]
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
    35fe:	687b      	ldr	r3, [r7, #4]
    3600:	0018      	movs	r0, r3
    3602:	4b08      	ldr	r3, [pc, #32]	; (3624 <prvTraceSetTaskNumberLow16+0x34>)
    3604:	4798      	blx	r3
    3606:	0003      	movs	r3, r0
    3608:	0c1b      	lsrs	r3, r3, #16
    360a:	041a      	lsls	r2, r3, #16
    360c:	1cbb      	adds	r3, r7, #2
    360e:	881b      	ldrh	r3, [r3, #0]
    3610:	431a      	orrs	r2, r3
    3612:	687b      	ldr	r3, [r7, #4]
    3614:	0011      	movs	r1, r2
    3616:	0018      	movs	r0, r3
    3618:	4b03      	ldr	r3, [pc, #12]	; (3628 <prvTraceSetTaskNumberLow16+0x38>)
    361a:	4798      	blx	r3
}
    361c:	46c0      	nop			; (mov r8, r8)
    361e:	46bd      	mov	sp, r7
    3620:	b002      	add	sp, #8
    3622:	bd80      	pop	{r7, pc}
    3624:	00007e85 	.word	0x00007e85
    3628:	00007ead 	.word	0x00007ead

0000362c <prvTraceSetTaskNumberHigh16>:

void prvTraceSetTaskNumberHigh16(void* handle, uint16_t value)
{
    362c:	b580      	push	{r7, lr}
    362e:	b082      	sub	sp, #8
    3630:	af00      	add	r7, sp, #0
    3632:	6078      	str	r0, [r7, #4]
    3634:	000a      	movs	r2, r1
    3636:	1cbb      	adds	r3, r7, #2
    3638:	801a      	strh	r2, [r3, #0]
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
    363a:	687b      	ldr	r3, [r7, #4]
    363c:	0018      	movs	r0, r3
    363e:	4b09      	ldr	r3, [pc, #36]	; (3664 <prvTraceSetTaskNumberHigh16+0x38>)
    3640:	4798      	blx	r3
    3642:	0003      	movs	r3, r0
    3644:	041b      	lsls	r3, r3, #16
    3646:	0c1a      	lsrs	r2, r3, #16
    3648:	1cbb      	adds	r3, r7, #2
    364a:	881b      	ldrh	r3, [r3, #0]
    364c:	041b      	lsls	r3, r3, #16
    364e:	431a      	orrs	r2, r3
    3650:	687b      	ldr	r3, [r7, #4]
    3652:	0011      	movs	r1, r2
    3654:	0018      	movs	r0, r3
    3656:	4b04      	ldr	r3, [pc, #16]	; (3668 <prvTraceSetTaskNumberHigh16+0x3c>)
    3658:	4798      	blx	r3
}
    365a:	46c0      	nop			; (mov r8, r8)
    365c:	46bd      	mov	sp, r7
    365e:	b002      	add	sp, #8
    3660:	bd80      	pop	{r7, pc}
    3662:	46c0      	nop			; (mov r8, r8)
    3664:	00007e85 	.word	0x00007e85
    3668:	00007ead 	.word	0x00007ead

0000366c <prvTraceGetQueueNumberLow16>:

uint16_t prvTraceGetQueueNumberLow16(void* handle)
{
    366c:	b580      	push	{r7, lr}
    366e:	b082      	sub	sp, #8
    3670:	af00      	add	r7, sp, #0
    3672:	6078      	str	r0, [r7, #4]
	return TRACE_GET_LOW16(prvTraceGetQueueNumber(handle));
    3674:	687b      	ldr	r3, [r7, #4]
    3676:	0018      	movs	r0, r3
    3678:	4b03      	ldr	r3, [pc, #12]	; (3688 <prvTraceGetQueueNumberLow16+0x1c>)
    367a:	4798      	blx	r3
    367c:	0003      	movs	r3, r0
    367e:	b29b      	uxth	r3, r3
}
    3680:	0018      	movs	r0, r3
    3682:	46bd      	mov	sp, r7
    3684:	b002      	add	sp, #8
    3686:	bd80      	pop	{r7, pc}
    3688:	0000356d 	.word	0x0000356d

0000368c <prvTraceGetQueueNumberHigh16>:

uint16_t prvTraceGetQueueNumberHigh16(void* handle)
{
    368c:	b580      	push	{r7, lr}
    368e:	b082      	sub	sp, #8
    3690:	af00      	add	r7, sp, #0
    3692:	6078      	str	r0, [r7, #4]
	return TRACE_GET_HIGH16(prvTraceGetQueueNumber(handle));
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	0018      	movs	r0, r3
    3698:	4b04      	ldr	r3, [pc, #16]	; (36ac <prvTraceGetQueueNumberHigh16+0x20>)
    369a:	4798      	blx	r3
    369c:	0003      	movs	r3, r0
    369e:	0c1b      	lsrs	r3, r3, #16
    36a0:	b29b      	uxth	r3, r3
}
    36a2:	0018      	movs	r0, r3
    36a4:	46bd      	mov	sp, r7
    36a6:	b002      	add	sp, #8
    36a8:	bd80      	pop	{r7, pc}
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	0000356d 	.word	0x0000356d

000036b0 <prvTraceSetQueueNumberLow16>:

void prvTraceSetQueueNumberLow16(void* handle, uint16_t value)
{
    36b0:	b580      	push	{r7, lr}
    36b2:	b082      	sub	sp, #8
    36b4:	af00      	add	r7, sp, #0
    36b6:	6078      	str	r0, [r7, #4]
    36b8:	000a      	movs	r2, r1
    36ba:	1cbb      	adds	r3, r7, #2
    36bc:	801a      	strh	r2, [r3, #0]
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
    36be:	687b      	ldr	r3, [r7, #4]
    36c0:	0018      	movs	r0, r3
    36c2:	4b08      	ldr	r3, [pc, #32]	; (36e4 <prvTraceSetQueueNumberLow16+0x34>)
    36c4:	4798      	blx	r3
    36c6:	0003      	movs	r3, r0
    36c8:	0c1b      	lsrs	r3, r3, #16
    36ca:	041a      	lsls	r2, r3, #16
    36cc:	1cbb      	adds	r3, r7, #2
    36ce:	881b      	ldrh	r3, [r3, #0]
    36d0:	431a      	orrs	r2, r3
    36d2:	687b      	ldr	r3, [r7, #4]
    36d4:	0011      	movs	r1, r2
    36d6:	0018      	movs	r0, r3
    36d8:	4b03      	ldr	r3, [pc, #12]	; (36e8 <prvTraceSetQueueNumberLow16+0x38>)
    36da:	4798      	blx	r3
}
    36dc:	46c0      	nop			; (mov r8, r8)
    36de:	46bd      	mov	sp, r7
    36e0:	b002      	add	sp, #8
    36e2:	bd80      	pop	{r7, pc}
    36e4:	0000356d 	.word	0x0000356d
    36e8:	00006b89 	.word	0x00006b89

000036ec <prvTraceSetQueueNumberHigh16>:

void prvTraceSetQueueNumberHigh16(void* handle, uint16_t value)
{
    36ec:	b580      	push	{r7, lr}
    36ee:	b082      	sub	sp, #8
    36f0:	af00      	add	r7, sp, #0
    36f2:	6078      	str	r0, [r7, #4]
    36f4:	000a      	movs	r2, r1
    36f6:	1cbb      	adds	r3, r7, #2
    36f8:	801a      	strh	r2, [r3, #0]
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
    36fa:	687b      	ldr	r3, [r7, #4]
    36fc:	0018      	movs	r0, r3
    36fe:	4b09      	ldr	r3, [pc, #36]	; (3724 <prvTraceSetQueueNumberHigh16+0x38>)
    3700:	4798      	blx	r3
    3702:	0003      	movs	r3, r0
    3704:	041b      	lsls	r3, r3, #16
    3706:	0c1a      	lsrs	r2, r3, #16
    3708:	1cbb      	adds	r3, r7, #2
    370a:	881b      	ldrh	r3, [r3, #0]
    370c:	041b      	lsls	r3, r3, #16
    370e:	431a      	orrs	r2, r3
    3710:	687b      	ldr	r3, [r7, #4]
    3712:	0011      	movs	r1, r2
    3714:	0018      	movs	r0, r3
    3716:	4b04      	ldr	r3, [pc, #16]	; (3728 <prvTraceSetQueueNumberHigh16+0x3c>)
    3718:	4798      	blx	r3
}
    371a:	46c0      	nop			; (mov r8, r8)
    371c:	46bd      	mov	sp, r7
    371e:	b002      	add	sp, #8
    3720:	bd80      	pop	{r7, pc}
    3722:	46c0      	nop			; (mov r8, r8)
    3724:	0000356d 	.word	0x0000356d
    3728:	00006b89 	.word	0x00006b89

0000372c <prvTraceGetCurrentTaskHandle>:
#endif /* (TRC_CFG_INCLUDE_STREAM_BUFFER_EVENTS == 1 && TRC_CFG_FREERTOS_VERSION >= TRC_FREERTOS_VERSION_10_0_0) */

#endif /* (TRC_CFG_SCHEDULING_ONLY == 0) */

void* prvTraceGetCurrentTaskHandle()
{
    372c:	b580      	push	{r7, lr}
    372e:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
    3730:	4b02      	ldr	r3, [pc, #8]	; (373c <prvTraceGetCurrentTaskHandle+0x10>)
    3732:	4798      	blx	r3
    3734:	0003      	movs	r3, r0
}
    3736:	0018      	movs	r0, r3
    3738:	46bd      	mov	sp, r7
    373a:	bd80      	pop	{r7, pc}
    373c:	00008061 	.word	0x00008061

00003740 <vTraceEnable>:
*
*
* Note: See other implementation of vTraceEnable in trcStreamingRecorder.c
******************************************************************************/
void vTraceEnable(int startOption)
{
    3740:	b580      	push	{r7, lr}
    3742:	b082      	sub	sp, #8
    3744:	af00      	add	r7, sp, #0
    3746:	6078      	str	r0, [r7, #4]
	prvTraceInitTraceData();
    3748:	4b0d      	ldr	r3, [pc, #52]	; (3780 <vTraceEnable+0x40>)
    374a:	4798      	blx	r3

	if (startOption == TRC_START)
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	2b01      	cmp	r3, #1
    3750:	d102      	bne.n	3758 <vTraceEnable+0x18>
	{
		vTraceStart();
    3752:	4b0c      	ldr	r3, [pc, #48]	; (3784 <vTraceEnable+0x44>)
    3754:	4798      	blx	r3
		xTaskCreate(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, NULL, TRC_CFG_CTRL_TASK_PRIORITY, &HandleTzCtrl);
#endif /* defined(configSUPPORT_STATIC_ALLOCATION) && (configSUPPORT_STATIC_ALLOCATION == 1) */
	}

#endif /* defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0) */
}
    3756:	e00e      	b.n	3776 <vTraceEnable+0x36>
	else if (startOption == TRC_START_AWAIT_HOST)
    3758:	687b      	ldr	r3, [r7, #4]
    375a:	2b02      	cmp	r3, #2
    375c:	d104      	bne.n	3768 <vTraceEnable+0x28>
		prvTraceError("vTraceEnable(TRC_START_AWAIT_HOST) not allowed in Snapshot mode");
    375e:	4b0a      	ldr	r3, [pc, #40]	; (3788 <vTraceEnable+0x48>)
    3760:	0018      	movs	r0, r3
    3762:	4b0a      	ldr	r3, [pc, #40]	; (378c <vTraceEnable+0x4c>)
    3764:	4798      	blx	r3
}
    3766:	e006      	b.n	3776 <vTraceEnable+0x36>
	else if (startOption != TRC_INIT)
    3768:	687b      	ldr	r3, [r7, #4]
    376a:	2b00      	cmp	r3, #0
    376c:	d003      	beq.n	3776 <vTraceEnable+0x36>
		prvTraceError("Unexpected argument to vTraceEnable (snapshot mode)");
    376e:	4b08      	ldr	r3, [pc, #32]	; (3790 <vTraceEnable+0x50>)
    3770:	0018      	movs	r0, r3
    3772:	4b06      	ldr	r3, [pc, #24]	; (378c <vTraceEnable+0x4c>)
    3774:	4798      	blx	r3
}
    3776:	46c0      	nop			; (mov r8, r8)
    3778:	46bd      	mov	sp, r7
    377a:	b002      	add	sp, #8
    377c:	bd80      	pop	{r7, pc}
    377e:	46c0      	nop			; (mov r8, r8)
    3780:	00004611 	.word	0x00004611
    3784:	00003b89 	.word	0x00003b89
    3788:	0000ebe4 	.word	0x0000ebe4
    378c:	00004cbd 	.word	0x00004cbd
    3790:	0000ec24 	.word	0x0000ec24

00003794 <vTraceInitObjectPropertyTable>:
}
#endif

/* Initialization of the object property table */
void vTraceInitObjectPropertyTable()
{
    3794:	b580      	push	{r7, lr}
    3796:	af00      	add	r7, sp, #0
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
    3798:	4b60      	ldr	r3, [pc, #384]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	2209      	movs	r2, #9
    379e:	65da      	str	r2, [r3, #92]	; 0x5c
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[0] = TRC_CFG_NQUEUE;
    37a0:	4b5e      	ldr	r3, [pc, #376]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37a2:	681b      	ldr	r3, [r3, #0]
    37a4:	2264      	movs	r2, #100	; 0x64
    37a6:	210a      	movs	r1, #10
    37a8:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[1] = TRC_CFG_NSEMAPHORE;
    37aa:	4b5c      	ldr	r3, [pc, #368]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37ac:	681b      	ldr	r3, [r3, #0]
    37ae:	2265      	movs	r2, #101	; 0x65
    37b0:	210a      	movs	r1, #10
    37b2:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[2] = TRC_CFG_NMUTEX;
    37b4:	4b59      	ldr	r3, [pc, #356]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37b6:	681b      	ldr	r3, [r3, #0]
    37b8:	2266      	movs	r2, #102	; 0x66
    37ba:	210a      	movs	r1, #10
    37bc:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = TRC_CFG_NTASK;
    37be:	4b57      	ldr	r3, [pc, #348]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37c0:	681b      	ldr	r3, [r3, #0]
    37c2:	2267      	movs	r2, #103	; 0x67
    37c4:	210f      	movs	r1, #15
    37c6:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = TRC_CFG_NISR;
    37c8:	4b54      	ldr	r3, [pc, #336]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37ca:	681b      	ldr	r3, [r3, #0]
    37cc:	2268      	movs	r2, #104	; 0x68
    37ce:	2105      	movs	r1, #5
    37d0:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = TRC_CFG_NTIMER;
    37d2:	4b52      	ldr	r3, [pc, #328]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37d4:	681b      	ldr	r3, [r3, #0]
    37d6:	2269      	movs	r2, #105	; 0x69
    37d8:	2105      	movs	r1, #5
    37da:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = TRC_CFG_NEVENTGROUP;
    37dc:	4b4f      	ldr	r3, [pc, #316]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37de:	681b      	ldr	r3, [r3, #0]
    37e0:	226a      	movs	r2, #106	; 0x6a
    37e2:	2105      	movs	r1, #5
    37e4:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[7] = TRC_CFG_NSTREAMBUFFER;
    37e6:	4b4d      	ldr	r3, [pc, #308]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37e8:	681b      	ldr	r3, [r3, #0]
    37ea:	226b      	movs	r2, #107	; 0x6b
    37ec:	2105      	movs	r1, #5
    37ee:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[8] = TRC_CFG_NMESSAGEBUFFER;
    37f0:	4b4a      	ldr	r3, [pc, #296]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37f2:	681b      	ldr	r3, [r3, #0]
    37f4:	226c      	movs	r2, #108	; 0x6c
    37f6:	2105      	movs	r1, #5
    37f8:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = TRC_CFG_NAME_LEN_QUEUE;
    37fa:	4b48      	ldr	r3, [pc, #288]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    37fc:	681b      	ldr	r3, [r3, #0]
    37fe:	2270      	movs	r2, #112	; 0x70
    3800:	210f      	movs	r1, #15
    3802:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[1] = TRC_CFG_NAME_LEN_SEMAPHORE;
    3804:	4b45      	ldr	r3, [pc, #276]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3806:	681b      	ldr	r3, [r3, #0]
    3808:	2271      	movs	r2, #113	; 0x71
    380a:	210f      	movs	r1, #15
    380c:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[2] = TRC_CFG_NAME_LEN_MUTEX;
    380e:	4b43      	ldr	r3, [pc, #268]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3810:	681b      	ldr	r3, [r3, #0]
    3812:	2272      	movs	r2, #114	; 0x72
    3814:	210f      	movs	r1, #15
    3816:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = TRC_CFG_NAME_LEN_TASK;
    3818:	4b40      	ldr	r3, [pc, #256]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    381a:	681b      	ldr	r3, [r3, #0]
    381c:	2273      	movs	r2, #115	; 0x73
    381e:	210f      	movs	r1, #15
    3820:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[4] = TRC_CFG_NAME_LEN_ISR;
    3822:	4b3e      	ldr	r3, [pc, #248]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3824:	681b      	ldr	r3, [r3, #0]
    3826:	2274      	movs	r2, #116	; 0x74
    3828:	210f      	movs	r1, #15
    382a:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[5] = TRC_CFG_NAME_LEN_TIMER;
    382c:	4b3b      	ldr	r3, [pc, #236]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    382e:	681b      	ldr	r3, [r3, #0]
    3830:	2275      	movs	r2, #117	; 0x75
    3832:	210f      	movs	r1, #15
    3834:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[6] = TRC_CFG_NAME_LEN_EVENTGROUP;
    3836:	4b39      	ldr	r3, [pc, #228]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3838:	681b      	ldr	r3, [r3, #0]
    383a:	2276      	movs	r2, #118	; 0x76
    383c:	210f      	movs	r1, #15
    383e:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[7] = TRC_CFG_NAME_LEN_STREAMBUFFER;
    3840:	4b36      	ldr	r3, [pc, #216]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3842:	681b      	ldr	r3, [r3, #0]
    3844:	2277      	movs	r2, #119	; 0x77
    3846:	210f      	movs	r1, #15
    3848:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[8] = TRC_CFG_NAME_LEN_MESSAGEBUFFER;
    384a:	4b34      	ldr	r3, [pc, #208]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    384c:	681b      	ldr	r3, [r3, #0]
    384e:	2278      	movs	r2, #120	; 0x78
    3850:	210f      	movs	r1, #15
    3852:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
    3854:	4b31      	ldr	r3, [pc, #196]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3856:	681b      	ldr	r3, [r3, #0]
    3858:	227c      	movs	r2, #124	; 0x7c
    385a:	2110      	movs	r1, #16
    385c:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
    385e:	4b2f      	ldr	r3, [pc, #188]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3860:	681b      	ldr	r3, [r3, #0]
    3862:	227d      	movs	r2, #125	; 0x7d
    3864:	2110      	movs	r1, #16
    3866:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
    3868:	4b2c      	ldr	r3, [pc, #176]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    386a:	681b      	ldr	r3, [r3, #0]
    386c:	227e      	movs	r2, #126	; 0x7e
    386e:	2110      	movs	r1, #16
    3870:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
    3872:	4b2a      	ldr	r3, [pc, #168]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3874:	681b      	ldr	r3, [r3, #0]
    3876:	227f      	movs	r2, #127	; 0x7f
    3878:	2113      	movs	r1, #19
    387a:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[4] = PropertyTableSizeISR;
    387c:	4b27      	ldr	r3, [pc, #156]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    387e:	681b      	ldr	r3, [r3, #0]
    3880:	2280      	movs	r2, #128	; 0x80
    3882:	2111      	movs	r1, #17
    3884:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
    3886:	4b25      	ldr	r3, [pc, #148]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3888:	681b      	ldr	r3, [r3, #0]
    388a:	2281      	movs	r2, #129	; 0x81
    388c:	2110      	movs	r1, #16
    388e:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
    3890:	4b22      	ldr	r3, [pc, #136]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3892:	681b      	ldr	r3, [r3, #0]
    3894:	2282      	movs	r2, #130	; 0x82
    3896:	2113      	movs	r1, #19
    3898:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
    389a:	4b20      	ldr	r3, [pc, #128]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    389c:	681b      	ldr	r3, [r3, #0]
    389e:	2283      	movs	r2, #131	; 0x83
    38a0:	2113      	movs	r1, #19
    38a2:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[8] = PropertyTableSizeMessageBuffer;
    38a4:	4b1d      	ldr	r3, [pc, #116]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38a6:	681b      	ldr	r3, [r3, #0]
    38a8:	2284      	movs	r2, #132	; 0x84
    38aa:	2113      	movs	r1, #19
    38ac:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
    38ae:	4b1b      	ldr	r3, [pc, #108]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38b0:	681b      	ldr	r3, [r3, #0]
    38b2:	2288      	movs	r2, #136	; 0x88
    38b4:	2100      	movs	r1, #0
    38b6:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
    38b8:	4b18      	ldr	r3, [pc, #96]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38ba:	681b      	ldr	r3, [r3, #0]
    38bc:	228a      	movs	r2, #138	; 0x8a
    38be:	21a0      	movs	r1, #160	; 0xa0
    38c0:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
    38c2:	4b16      	ldr	r3, [pc, #88]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38c4:	681b      	ldr	r3, [r3, #0]
    38c6:	228c      	movs	r2, #140	; 0x8c
    38c8:	21a0      	movs	r1, #160	; 0xa0
    38ca:	0049      	lsls	r1, r1, #1
    38cc:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
    38ce:	4b13      	ldr	r3, [pc, #76]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38d0:	681b      	ldr	r3, [r3, #0]
    38d2:	228e      	movs	r2, #142	; 0x8e
    38d4:	21f0      	movs	r1, #240	; 0xf0
    38d6:	0049      	lsls	r1, r1, #1
    38d8:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
    38da:	4b10      	ldr	r3, [pc, #64]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38dc:	681b      	ldr	r3, [r3, #0]
    38de:	2290      	movs	r2, #144	; 0x90
    38e0:	490f      	ldr	r1, [pc, #60]	; (3920 <vTraceInitObjectPropertyTable+0x18c>)
    38e2:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
    38e4:	4b0d      	ldr	r3, [pc, #52]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38e6:	681b      	ldr	r3, [r3, #0]
    38e8:	2292      	movs	r2, #146	; 0x92
    38ea:	490e      	ldr	r1, [pc, #56]	; (3924 <vTraceInitObjectPropertyTable+0x190>)
    38ec:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
    38ee:	4b0b      	ldr	r3, [pc, #44]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38f0:	681b      	ldr	r3, [r3, #0]
    38f2:	2294      	movs	r2, #148	; 0x94
    38f4:	490c      	ldr	r1, [pc, #48]	; (3928 <vTraceInitObjectPropertyTable+0x194>)
    38f6:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[7] = StartIndexStreamBuffer;
    38f8:	4b08      	ldr	r3, [pc, #32]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    38fa:	681b      	ldr	r3, [r3, #0]
    38fc:	2296      	movs	r2, #150	; 0x96
    38fe:	490b      	ldr	r1, [pc, #44]	; (392c <vTraceInitObjectPropertyTable+0x198>)
    3900:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[8] = StartIndexMessageBuffer;
    3902:	4b06      	ldr	r3, [pc, #24]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3904:	681b      	ldr	r3, [r3, #0]
    3906:	2298      	movs	r2, #152	; 0x98
    3908:	218c      	movs	r1, #140	; 0x8c
    390a:	00c9      	lsls	r1, r1, #3
    390c:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
    390e:	4b03      	ldr	r3, [pc, #12]	; (391c <vTraceInitObjectPropertyTable+0x188>)
    3910:	681b      	ldr	r3, [r3, #0]
    3912:	4a07      	ldr	r2, [pc, #28]	; (3930 <vTraceInitObjectPropertyTable+0x19c>)
    3914:	661a      	str	r2, [r3, #96]	; 0x60
}
    3916:	46c0      	nop			; (mov r8, r8)
    3918:	46bd      	mov	sp, r7
    391a:	bd80      	pop	{r7, pc}
    391c:	200003f4 	.word	0x200003f4
    3920:	000002fd 	.word	0x000002fd
    3924:	00000352 	.word	0x00000352
    3928:	000003a2 	.word	0x000003a2
    392c:	00000401 	.word	0x00000401
    3930:	000004bf 	.word	0x000004bf

00003934 <vTraceInitObjectHandleStack>:

/* Initialization of the handle mechanism, see e.g, prvTraceGetObjectHandle */
void vTraceInitObjectHandleStack()
{
    3934:	b580      	push	{r7, lr}
    3936:	af00      	add	r7, sp, #0
	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
    3938:	4b2e      	ldr	r3, [pc, #184]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    393a:	2200      	movs	r2, #0
    393c:	825a      	strh	r2, [r3, #18]
    393e:	4b2d      	ldr	r3, [pc, #180]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3940:	8a5a      	ldrh	r2, [r3, #18]
    3942:	4b2c      	ldr	r3, [pc, #176]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3944:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = (TRC_CFG_NQUEUE);
    3946:	4b2b      	ldr	r3, [pc, #172]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3948:	220a      	movs	r2, #10
    394a:	829a      	strh	r2, [r3, #20]
    394c:	4b29      	ldr	r3, [pc, #164]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    394e:	8a9a      	ldrh	r2, [r3, #20]
    3950:	4b28      	ldr	r3, [pc, #160]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3952:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE);
    3954:	4b27      	ldr	r3, [pc, #156]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3956:	2214      	movs	r2, #20
    3958:	82da      	strh	r2, [r3, #22]
    395a:	4b26      	ldr	r3, [pc, #152]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    395c:	8ada      	ldrh	r2, [r3, #22]
    395e:	4b25      	ldr	r3, [pc, #148]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3960:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX);
    3962:	4b24      	ldr	r3, [pc, #144]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3964:	221e      	movs	r2, #30
    3966:	831a      	strh	r2, [r3, #24]
    3968:	4b22      	ldr	r3, [pc, #136]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    396a:	8b1a      	ldrh	r2, [r3, #24]
    396c:	4b21      	ldr	r3, [pc, #132]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    396e:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK);
    3970:	4b20      	ldr	r3, [pc, #128]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3972:	222d      	movs	r2, #45	; 0x2d
    3974:	835a      	strh	r2, [r3, #26]
    3976:	4b1f      	ldr	r3, [pc, #124]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3978:	8b5a      	ldrh	r2, [r3, #26]
    397a:	4b1e      	ldr	r3, [pc, #120]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    397c:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR);
    397e:	4b1d      	ldr	r3, [pc, #116]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3980:	2232      	movs	r2, #50	; 0x32
    3982:	839a      	strh	r2, [r3, #28]
    3984:	4b1b      	ldr	r3, [pc, #108]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3986:	8b9a      	ldrh	r2, [r3, #28]
    3988:	4b1a      	ldr	r3, [pc, #104]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    398a:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER);
    398c:	4b19      	ldr	r3, [pc, #100]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    398e:	2237      	movs	r2, #55	; 0x37
    3990:	83da      	strh	r2, [r3, #30]
    3992:	4b18      	ldr	r3, [pc, #96]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3994:	8bda      	ldrh	r2, [r3, #30]
    3996:	4b17      	ldr	r3, [pc, #92]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    3998:	819a      	strh	r2, [r3, #12]
	objectHandleStacks.indexOfNextAvailableHandle[7] = objectHandleStacks.lowestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP);
    399a:	4b16      	ldr	r3, [pc, #88]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    399c:	223c      	movs	r2, #60	; 0x3c
    399e:	841a      	strh	r2, [r3, #32]
    39a0:	4b14      	ldr	r3, [pc, #80]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39a2:	8c1a      	ldrh	r2, [r3, #32]
    39a4:	4b13      	ldr	r3, [pc, #76]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39a6:	81da      	strh	r2, [r3, #14]
	objectHandleStacks.indexOfNextAvailableHandle[8] = objectHandleStacks.lowestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER);
    39a8:	4b12      	ldr	r3, [pc, #72]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39aa:	2241      	movs	r2, #65	; 0x41
    39ac:	845a      	strh	r2, [r3, #34]	; 0x22
    39ae:	4b11      	ldr	r3, [pc, #68]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39b0:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    39b2:	4b10      	ldr	r3, [pc, #64]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39b4:	821a      	strh	r2, [r3, #16]

	objectHandleStacks.highestIndexOfClass[0] = (TRC_CFG_NQUEUE) - 1;
    39b6:	4b0f      	ldr	r3, [pc, #60]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39b8:	2209      	movs	r2, #9
    39ba:	849a      	strh	r2, [r3, #36]	; 0x24
	objectHandleStacks.highestIndexOfClass[1] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) - 1;
    39bc:	4b0d      	ldr	r3, [pc, #52]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39be:	2213      	movs	r2, #19
    39c0:	84da      	strh	r2, [r3, #38]	; 0x26
	objectHandleStacks.highestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) - 1;
    39c2:	4b0c      	ldr	r3, [pc, #48]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39c4:	221d      	movs	r2, #29
    39c6:	851a      	strh	r2, [r3, #40]	; 0x28
	objectHandleStacks.highestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) - 1;
    39c8:	4b0a      	ldr	r3, [pc, #40]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39ca:	222c      	movs	r2, #44	; 0x2c
    39cc:	855a      	strh	r2, [r3, #42]	; 0x2a
	objectHandleStacks.highestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) - 1;
    39ce:	4b09      	ldr	r3, [pc, #36]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39d0:	2231      	movs	r2, #49	; 0x31
    39d2:	859a      	strh	r2, [r3, #44]	; 0x2c
	objectHandleStacks.highestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) - 1;
    39d4:	4b07      	ldr	r3, [pc, #28]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39d6:	2236      	movs	r2, #54	; 0x36
    39d8:	85da      	strh	r2, [r3, #46]	; 0x2e
	objectHandleStacks.highestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) - 1;
    39da:	4b06      	ldr	r3, [pc, #24]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39dc:	223b      	movs	r2, #59	; 0x3b
    39de:	861a      	strh	r2, [r3, #48]	; 0x30
	objectHandleStacks.highestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) - 1;
    39e0:	4b04      	ldr	r3, [pc, #16]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39e2:	2240      	movs	r2, #64	; 0x40
    39e4:	865a      	strh	r2, [r3, #50]	; 0x32
	objectHandleStacks.highestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) + (TRC_CFG_NMESSAGEBUFFER) - 1;
    39e6:	4b03      	ldr	r3, [pc, #12]	; (39f4 <vTraceInitObjectHandleStack+0xc0>)
    39e8:	2245      	movs	r2, #69	; 0x45
    39ea:	869a      	strh	r2, [r3, #52]	; 0x34
}
    39ec:	46c0      	nop			; (mov r8, r8)
    39ee:	46bd      	mov	sp, r7
    39f0:	bd80      	pop	{r7, pc}
    39f2:	46c0      	nop			; (mov r8, r8)
    39f4:	20000364 	.word	0x20000364

000039f8 <pszTraceGetErrorNotEnoughHandles>:

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
    39f8:	b580      	push	{r7, lr}
    39fa:	b082      	sub	sp, #8
    39fc:	af00      	add	r7, sp, #0
    39fe:	0002      	movs	r2, r0
    3a00:	1dfb      	adds	r3, r7, #7
    3a02:	701a      	strb	r2, [r3, #0]
	switch(objectclass)
    3a04:	1dfb      	adds	r3, r7, #7
    3a06:	781b      	ldrb	r3, [r3, #0]
    3a08:	2b08      	cmp	r3, #8
    3a0a:	d816      	bhi.n	3a3a <pszTraceGetErrorNotEnoughHandles+0x42>
    3a0c:	009a      	lsls	r2, r3, #2
    3a0e:	4b0d      	ldr	r3, [pc, #52]	; (3a44 <pszTraceGetErrorNotEnoughHandles+0x4c>)
    3a10:	18d3      	adds	r3, r2, r3
    3a12:	681b      	ldr	r3, [r3, #0]
    3a14:	469f      	mov	pc, r3
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase TRC_CFG_NTASK in trcSnapshotConfig.h";
    3a16:	4b0c      	ldr	r3, [pc, #48]	; (3a48 <pszTraceGetErrorNotEnoughHandles+0x50>)
    3a18:	e010      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase TRC_CFG_NISR in trcSnapshotConfig.h";
    3a1a:	4b0c      	ldr	r3, [pc, #48]	; (3a4c <pszTraceGetErrorNotEnoughHandles+0x54>)
    3a1c:	e00e      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase TRC_CFG_NSEMAPHORE in trcSnapshotConfig.h";
    3a1e:	4b0c      	ldr	r3, [pc, #48]	; (3a50 <pszTraceGetErrorNotEnoughHandles+0x58>)
    3a20:	e00c      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase TRC_CFG_NMUTEX in trcSnapshotConfig.h";
    3a22:	4b0c      	ldr	r3, [pc, #48]	; (3a54 <pszTraceGetErrorNotEnoughHandles+0x5c>)
    3a24:	e00a      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase TRC_CFG_NQUEUE in trcSnapshotConfig.h";
    3a26:	4b0c      	ldr	r3, [pc, #48]	; (3a58 <pszTraceGetErrorNotEnoughHandles+0x60>)
    3a28:	e008      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase TRC_CFG_NTIMER in trcSnapshotConfig.h";
    3a2a:	4b0c      	ldr	r3, [pc, #48]	; (3a5c <pszTraceGetErrorNotEnoughHandles+0x64>)
    3a2c:	e006      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase TRC_CFG_NEVENTGROUP in trcSnapshotConfig.h";
    3a2e:	4b0c      	ldr	r3, [pc, #48]	; (3a60 <pszTraceGetErrorNotEnoughHandles+0x68>)
    3a30:	e004      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_STREAMBUFFER:
		return "Not enough STREAMBUFFER handles - increase TRC_CFG_NSTREAMBUFFER in trcSnapshotConfig.h";
    3a32:	4b0c      	ldr	r3, [pc, #48]	; (3a64 <pszTraceGetErrorNotEnoughHandles+0x6c>)
    3a34:	e002      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	case TRACE_CLASS_MESSAGEBUFFER:
		return "Not enough MESSAGEBUFFER handles - increase TRC_CFG_NMESSAGEBUFFER in trcSnapshotConfig.h";
    3a36:	4b0c      	ldr	r3, [pc, #48]	; (3a68 <pszTraceGetErrorNotEnoughHandles+0x70>)
    3a38:	e000      	b.n	3a3c <pszTraceGetErrorNotEnoughHandles+0x44>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
    3a3a:	4b0c      	ldr	r3, [pc, #48]	; (3a6c <pszTraceGetErrorNotEnoughHandles+0x74>)
	}
}
    3a3c:	0018      	movs	r0, r3
    3a3e:	46bd      	mov	sp, r7
    3a40:	b002      	add	sp, #8
    3a42:	bd80      	pop	{r7, pc}
    3a44:	0000ef58 	.word	0x0000ef58
    3a48:	0000ec58 	.word	0x0000ec58
    3a4c:	0000eca0 	.word	0x0000eca0
    3a50:	0000ece8 	.word	0x0000ece8
    3a54:	0000ed3c 	.word	0x0000ed3c
    3a58:	0000ed88 	.word	0x0000ed88
    3a5c:	0000edd4 	.word	0x0000edd4
    3a60:	0000ee20 	.word	0x0000ee20
    3a64:	0000ee74 	.word	0x0000ee74
    3a68:	0000eecc 	.word	0x0000eecc
    3a6c:	0000ef28 	.word	0x0000ef28

00003a70 <uiTraceStart>:
 *
 * This function is obsolete, but has been saved for backwards compatibility.
 * We recommend using vTraceEnable instead.
 ******************************************************************************/
uint32_t uiTraceStart(void)
{
    3a70:	b590      	push	{r4, r7, lr}
    3a72:	b087      	sub	sp, #28
    3a74:	af00      	add	r7, sp, #0
	traceHandle handle;
	TRACE_ALLOC_CRITICAL_SECTION();

	handle = 0;
    3a76:	2317      	movs	r3, #23
    3a78:	18fb      	adds	r3, r7, r3
    3a7a:	2200      	movs	r2, #0
    3a7c:	701a      	strb	r2, [r3, #0]

	if (RecorderDataPtr == NULL)
    3a7e:	4b36      	ldr	r3, [pc, #216]	; (3b58 <uiTraceStart+0xe8>)
    3a80:	681b      	ldr	r3, [r3, #0]
    3a82:	2b00      	cmp	r3, #0
    3a84:	d10b      	bne.n	3a9e <uiTraceStart+0x2e>
	{
		TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized. Use vTraceEnable() instead!", 0);
    3a86:	4b34      	ldr	r3, [pc, #208]	; (3b58 <uiTraceStart+0xe8>)
    3a88:	681b      	ldr	r3, [r3, #0]
    3a8a:	2b00      	cmp	r3, #0
    3a8c:	d105      	bne.n	3a9a <uiTraceStart+0x2a>
    3a8e:	4b33      	ldr	r3, [pc, #204]	; (3b5c <uiTraceStart+0xec>)
    3a90:	0018      	movs	r0, r3
    3a92:	4b33      	ldr	r3, [pc, #204]	; (3b60 <uiTraceStart+0xf0>)
    3a94:	4798      	blx	r3
    3a96:	2300      	movs	r3, #0
    3a98:	e059      	b.n	3b4e <uiTraceStart+0xde>
		return 0;
    3a9a:	2300      	movs	r3, #0
    3a9c:	e057      	b.n	3b4e <uiTraceStart+0xde>
	}
	
	if (RecorderDataPtr->recorderActive == 1)
    3a9e:	4b2e      	ldr	r3, [pc, #184]	; (3b58 <uiTraceStart+0xe8>)
    3aa0:	681b      	ldr	r3, [r3, #0]
    3aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3aa4:	2b01      	cmp	r3, #1
    3aa6:	d101      	bne.n	3aac <uiTraceStart+0x3c>
		return 1; /* Already running */
    3aa8:	2301      	movs	r3, #1
    3aaa:	e050      	b.n	3b4e <uiTraceStart+0xde>

	if (traceErrorMessage == NULL)
    3aac:	4b2d      	ldr	r3, [pc, #180]	; (3b64 <uiTraceStart+0xf4>)
    3aae:	681b      	ldr	r3, [r3, #0]
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	d149      	bne.n	3b48 <uiTraceStart+0xd8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3ab4:	f3ef 8310 	mrs	r3, PRIMASK
    3ab8:	60bb      	str	r3, [r7, #8]
  return(result);
    3aba:	68bb      	ldr	r3, [r7, #8]
	{
		trcCRITICAL_SECTION_BEGIN();
    3abc:	613b      	str	r3, [r7, #16]
    3abe:	2301      	movs	r3, #1
    3ac0:	60fb      	str	r3, [r7, #12]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    3ac2:	68fb      	ldr	r3, [r7, #12]
    3ac4:	f383 8810 	msr	PRIMASK, r3
    3ac8:	4b27      	ldr	r3, [pc, #156]	; (3b68 <uiTraceStart+0xf8>)
    3aca:	681b      	ldr	r3, [r3, #0]
    3acc:	1c5a      	adds	r2, r3, #1
    3ace:	4b26      	ldr	r3, [pc, #152]	; (3b68 <uiTraceStart+0xf8>)
    3ad0:	601a      	str	r2, [r3, #0]
		RecorderDataPtr->recorderActive = 1;
    3ad2:	4b21      	ldr	r3, [pc, #132]	; (3b58 <uiTraceStart+0xe8>)
    3ad4:	681b      	ldr	r3, [r3, #0]
    3ad6:	2201      	movs	r2, #1
    3ad8:	631a      	str	r2, [r3, #48]	; 0x30

		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
    3ada:	4b24      	ldr	r3, [pc, #144]	; (3b6c <uiTraceStart+0xfc>)
    3adc:	4798      	blx	r3
    3ade:	0003      	movs	r3, r0
    3ae0:	0018      	movs	r0, r3
    3ae2:	4b23      	ldr	r3, [pc, #140]	; (3b70 <uiTraceStart+0x100>)
    3ae4:	4798      	blx	r3
    3ae6:	0003      	movs	r3, r0
    3ae8:	001a      	movs	r2, r3
    3aea:	2317      	movs	r3, #23
    3aec:	18fb      	adds	r3, r7, r3
    3aee:	701a      	strb	r2, [r3, #0]
		if (handle == 0)
    3af0:	2317      	movs	r3, #23
    3af2:	18fb      	adds	r3, r7, r3
    3af4:	781b      	ldrb	r3, [r3, #0]
    3af6:	2b00      	cmp	r3, #0
    3af8:	d116      	bne.n	3b28 <uiTraceStart+0xb8>
		{
			/* This occurs if the scheduler is not yet started.
			This creates a dummy "(startup)" task entry internally in the
			recorder */
			handle = prvTraceGetObjectHandle(TRACE_CLASS_TASK);
    3afa:	2317      	movs	r3, #23
    3afc:	18fc      	adds	r4, r7, r3
    3afe:	2003      	movs	r0, #3
    3b00:	4b1c      	ldr	r3, [pc, #112]	; (3b74 <uiTraceStart+0x104>)
    3b02:	4798      	blx	r3
    3b04:	0003      	movs	r3, r0
    3b06:	7023      	strb	r3, [r4, #0]
			prvTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
    3b08:	4a1b      	ldr	r2, [pc, #108]	; (3b78 <uiTraceStart+0x108>)
    3b0a:	2317      	movs	r3, #23
    3b0c:	18fb      	adds	r3, r7, r3
    3b0e:	781b      	ldrb	r3, [r3, #0]
    3b10:	0019      	movs	r1, r3
    3b12:	2003      	movs	r0, #3
    3b14:	4b19      	ldr	r3, [pc, #100]	; (3b7c <uiTraceStart+0x10c>)
    3b16:	4798      	blx	r3

			prvTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
    3b18:	2317      	movs	r3, #23
    3b1a:	18fb      	adds	r3, r7, r3
    3b1c:	781b      	ldrb	r3, [r3, #0]
    3b1e:	2200      	movs	r2, #0
    3b20:	0019      	movs	r1, r3
    3b22:	2003      	movs	r0, #3
    3b24:	4b16      	ldr	r3, [pc, #88]	; (3b80 <uiTraceStart+0x110>)
    3b26:	4798      	blx	r3
		}

		prvTraceStoreTaskswitch(handle); /* Register the currently running task */
    3b28:	2317      	movs	r3, #23
    3b2a:	18fb      	adds	r3, r7, r3
    3b2c:	781b      	ldrb	r3, [r3, #0]
    3b2e:	0018      	movs	r0, r3
    3b30:	4b14      	ldr	r3, [pc, #80]	; (3b84 <uiTraceStart+0x114>)
    3b32:	4798      	blx	r3
		trcCRITICAL_SECTION_END();
    3b34:	4b0c      	ldr	r3, [pc, #48]	; (3b68 <uiTraceStart+0xf8>)
    3b36:	681b      	ldr	r3, [r3, #0]
    3b38:	1e5a      	subs	r2, r3, #1
    3b3a:	4b0b      	ldr	r3, [pc, #44]	; (3b68 <uiTraceStart+0xf8>)
    3b3c:	601a      	str	r2, [r3, #0]
    3b3e:	693b      	ldr	r3, [r7, #16]
    3b40:	607b      	str	r3, [r7, #4]
    3b42:	687b      	ldr	r3, [r7, #4]
    3b44:	f383 8810 	msr	PRIMASK, r3
	}

	return RecorderDataPtr->recorderActive;
    3b48:	4b03      	ldr	r3, [pc, #12]	; (3b58 <uiTraceStart+0xe8>)
    3b4a:	681b      	ldr	r3, [r3, #0]
    3b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
    3b4e:	0018      	movs	r0, r3
    3b50:	46bd      	mov	sp, r7
    3b52:	b007      	add	sp, #28
    3b54:	bd90      	pop	{r4, r7, pc}
    3b56:	46c0      	nop			; (mov r8, r8)
    3b58:	200003f4 	.word	0x200003f4
    3b5c:	0000ef7c 	.word	0x0000ef7c
    3b60:	00004cbd 	.word	0x00004cbd
    3b64:	20000354 	.word	0x20000354
    3b68:	2000034c 	.word	0x2000034c
    3b6c:	0000372d 	.word	0x0000372d
    3b70:	000035ad 	.word	0x000035ad
    3b74:	000049a1 	.word	0x000049a1
    3b78:	0000efc0 	.word	0x0000efc0
    3b7c:	00004bd1 	.word	0x00004bd1
    3b80:	00004331 	.word	0x00004331
    3b84:	00004219 	.word	0x00004219

00003b88 <vTraceStart>:
 *
 * This function is obsolete, but has been saved for backwards compatibility.
 * We recommend using vTraceEnable instead.
 ******************************************************************************/
void vTraceStart(void)
{
    3b88:	b580      	push	{r7, lr}
    3b8a:	af00      	add	r7, sp, #0
	(void)uiTraceStart();
    3b8c:	4b02      	ldr	r3, [pc, #8]	; (3b98 <vTraceStart+0x10>)
    3b8e:	4798      	blx	r3
}
    3b90:	46c0      	nop			; (mov r8, r8)
    3b92:	46bd      	mov	sp, r7
    3b94:	bd80      	pop	{r7, pc}
    3b96:	46c0      	nop			; (mov r8, r8)
    3b98:	00003a71 	.word	0x00003a71

00003b9c <vTraceStop>:
 *
 * Stops the recorder. The recording can be resumed by calling vTraceStart.
 * This does not reset the recorder. Use vTraceClear if that is desired.
 ******************************************************************************/
void vTraceStop(void)
{
    3b9c:	b580      	push	{r7, lr}
    3b9e:	af00      	add	r7, sp, #0
	if (RecorderDataPtr != NULL)
    3ba0:	4b08      	ldr	r3, [pc, #32]	; (3bc4 <vTraceStop+0x28>)
    3ba2:	681b      	ldr	r3, [r3, #0]
    3ba4:	2b00      	cmp	r3, #0
    3ba6:	d003      	beq.n	3bb0 <vTraceStop+0x14>
	{
		RecorderDataPtr->recorderActive = 0;
    3ba8:	4b06      	ldr	r3, [pc, #24]	; (3bc4 <vTraceStop+0x28>)
    3baa:	681b      	ldr	r3, [r3, #0]
    3bac:	2200      	movs	r2, #0
    3bae:	631a      	str	r2, [r3, #48]	; 0x30
	}

	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
    3bb0:	4b05      	ldr	r3, [pc, #20]	; (3bc8 <vTraceStop+0x2c>)
    3bb2:	681b      	ldr	r3, [r3, #0]
    3bb4:	2b00      	cmp	r3, #0
    3bb6:	d002      	beq.n	3bbe <vTraceStop+0x22>
	{
		(*vTraceStopHookPtr)();			/* An application call-back function. */
    3bb8:	4b03      	ldr	r3, [pc, #12]	; (3bc8 <vTraceStop+0x2c>)
    3bba:	681b      	ldr	r3, [r3, #0]
    3bbc:	4798      	blx	r3
	}
}
    3bbe:	46c0      	nop			; (mov r8, r8)
    3bc0:	46bd      	mov	sp, r7
    3bc2:	bd80      	pop	{r7, pc}
    3bc4:	200003f4 	.word	0x200003f4
    3bc8:	2000035c 	.word	0x2000035c

00003bcc <prvTraceStoreTaskReady>:
 * prvTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void prvTraceStoreTaskReady(traceHandle handle) 
{
    3bcc:	b590      	push	{r4, r7, lr}
    3bce:	b089      	sub	sp, #36	; 0x24
    3bd0:	af00      	add	r7, sp, #0
    3bd2:	0002      	movs	r2, r0
    3bd4:	1dfb      	adds	r3, r7, #7
    3bd6:	701a      	strb	r2, [r3, #0]
	TREvent* tr;
	uint8_t hnd8;

	TRACE_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
    3bd8:	1dfb      	adds	r3, r7, #7
    3bda:	781b      	ldrb	r3, [r3, #0]
    3bdc:	2b00      	cmp	r3, #0
    3bde:	d057      	beq.n	3c90 <prvTraceStoreTaskReady+0xc4>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
    3be0:	4b2e      	ldr	r3, [pc, #184]	; (3c9c <prvTraceStoreTaskReady+0xd0>)
    3be2:	681b      	ldr	r3, [r3, #0]
    3be4:	2b00      	cmp	r3, #0
    3be6:	d055      	beq.n	3c94 <prvTraceStoreTaskReady+0xc8>
		a "hidden" (not traced) task, we must therefore disable recording 
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= (TRC_CFG_NTASK), "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
    3be8:	1dfb      	adds	r3, r7, #7
    3bea:	781b      	ldrb	r3, [r3, #0]
    3bec:	2b0f      	cmp	r3, #15
    3bee:	d904      	bls.n	3bfa <prvTraceStoreTaskReady+0x2e>
    3bf0:	4b2b      	ldr	r3, [pc, #172]	; (3ca0 <prvTraceStoreTaskReady+0xd4>)
    3bf2:	0018      	movs	r0, r3
    3bf4:	4b2b      	ldr	r3, [pc, #172]	; (3ca4 <prvTraceStoreTaskReady+0xd8>)
    3bf6:	4798      	blx	r3
    3bf8:	e04d      	b.n	3c96 <prvTraceStoreTaskReady+0xca>

	if (recorder_busy)
    3bfa:	4b2b      	ldr	r3, [pc, #172]	; (3ca8 <prvTraceStoreTaskReady+0xdc>)
    3bfc:	681b      	ldr	r3, [r3, #0]
    3bfe:	2b00      	cmp	r3, #0
    3c00:	d004      	beq.n	3c0c <prvTraceStoreTaskReady+0x40>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
    3c02:	4b2a      	ldr	r3, [pc, #168]	; (3cac <prvTraceStoreTaskReady+0xe0>)
    3c04:	0018      	movs	r0, r3
    3c06:	4b27      	ldr	r3, [pc, #156]	; (3ca4 <prvTraceStoreTaskReady+0xd8>)
    3c08:	4798      	blx	r3
		return;
    3c0a:	e044      	b.n	3c96 <prvTraceStoreTaskReady+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3c0c:	f3ef 8310 	mrs	r3, PRIMASK
    3c10:	60fb      	str	r3, [r7, #12]
  return(result);
    3c12:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
    3c14:	61fb      	str	r3, [r7, #28]
    3c16:	2301      	movs	r3, #1
    3c18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    3c1a:	693b      	ldr	r3, [r7, #16]
    3c1c:	f383 8810 	msr	PRIMASK, r3
    3c20:	4b21      	ldr	r3, [pc, #132]	; (3ca8 <prvTraceStoreTaskReady+0xdc>)
    3c22:	681b      	ldr	r3, [r3, #0]
    3c24:	1c5a      	adds	r2, r3, #1
    3c26:	4b20      	ldr	r3, [pc, #128]	; (3ca8 <prvTraceStoreTaskReady+0xdc>)
    3c28:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
    3c2a:	4b21      	ldr	r3, [pc, #132]	; (3cb0 <prvTraceStoreTaskReady+0xe4>)
    3c2c:	681b      	ldr	r3, [r3, #0]
    3c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3c30:	2b00      	cmp	r3, #0
    3c32:	d022      	beq.n	3c7a <prvTraceStoreTaskReady+0xae>
	{
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
    3c34:	231a      	movs	r3, #26
    3c36:	18fc      	adds	r4, r7, r3
    3c38:	4b1e      	ldr	r3, [pc, #120]	; (3cb4 <prvTraceStoreTaskReady+0xe8>)
    3c3a:	0018      	movs	r0, r3
    3c3c:	4b1e      	ldr	r3, [pc, #120]	; (3cb8 <prvTraceStoreTaskReady+0xec>)
    3c3e:	4798      	blx	r3
    3c40:	0003      	movs	r3, r0
    3c42:	8023      	strh	r3, [r4, #0]
		hnd8 = prvTraceGet8BitHandle(handle);
    3c44:	2319      	movs	r3, #25
    3c46:	18fb      	adds	r3, r7, r3
    3c48:	1dfa      	adds	r2, r7, #7
    3c4a:	7812      	ldrb	r2, [r2, #0]
    3c4c:	701a      	strb	r2, [r3, #0]
		tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
    3c4e:	4b1b      	ldr	r3, [pc, #108]	; (3cbc <prvTraceStoreTaskReady+0xf0>)
    3c50:	4798      	blx	r3
    3c52:	0003      	movs	r3, r0
    3c54:	617b      	str	r3, [r7, #20]
		if (tr != NULL)
    3c56:	697b      	ldr	r3, [r7, #20]
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d00e      	beq.n	3c7a <prvTraceStoreTaskReady+0xae>
		{
			tr->type = DIV_TASK_READY;
    3c5c:	697b      	ldr	r3, [r7, #20]
    3c5e:	2202      	movs	r2, #2
    3c60:	701a      	strb	r2, [r3, #0]
			tr->dts = dts3;
    3c62:	697b      	ldr	r3, [r7, #20]
    3c64:	221a      	movs	r2, #26
    3c66:	18ba      	adds	r2, r7, r2
    3c68:	8812      	ldrh	r2, [r2, #0]
    3c6a:	805a      	strh	r2, [r3, #2]
			tr->objHandle = hnd8;
    3c6c:	697b      	ldr	r3, [r7, #20]
    3c6e:	2219      	movs	r2, #25
    3c70:	18ba      	adds	r2, r7, r2
    3c72:	7812      	ldrb	r2, [r2, #0]
    3c74:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
    3c76:	4b12      	ldr	r3, [pc, #72]	; (3cc0 <prvTraceStoreTaskReady+0xf4>)
    3c78:	4798      	blx	r3
		}
	}
	trcCRITICAL_SECTION_END();
    3c7a:	4b0b      	ldr	r3, [pc, #44]	; (3ca8 <prvTraceStoreTaskReady+0xdc>)
    3c7c:	681b      	ldr	r3, [r3, #0]
    3c7e:	1e5a      	subs	r2, r3, #1
    3c80:	4b09      	ldr	r3, [pc, #36]	; (3ca8 <prvTraceStoreTaskReady+0xdc>)
    3c82:	601a      	str	r2, [r3, #0]
    3c84:	69fb      	ldr	r3, [r7, #28]
    3c86:	60bb      	str	r3, [r7, #8]
    3c88:	68bb      	ldr	r3, [r7, #8]
    3c8a:	f383 8810 	msr	PRIMASK, r3
    3c8e:	e002      	b.n	3c96 <prvTraceStoreTaskReady+0xca>
		return;
    3c90:	46c0      	nop			; (mov r8, r8)
    3c92:	e000      	b.n	3c96 <prvTraceStoreTaskReady+0xca>
		return;
    3c94:	46c0      	nop			; (mov r8, r8)
}
    3c96:	46bd      	mov	sp, r7
    3c98:	b009      	add	sp, #36	; 0x24
    3c9a:	bd90      	pop	{r4, r7, pc}
    3c9c:	20000020 	.word	0x20000020
    3ca0:	0000f328 	.word	0x0000f328
    3ca4:	00004cbd 	.word	0x00004cbd
    3ca8:	2000034c 	.word	0x2000034c
    3cac:	0000f368 	.word	0x0000f368
    3cb0:	200003f4 	.word	0x200003f4
    3cb4:	0000ffff 	.word	0x0000ffff
    3cb8:	00004ec5 	.word	0x00004ec5
    3cbc:	00004871 	.word	0x00004871
    3cc0:	00004e6d 	.word	0x00004e6d

00003cc4 <vTraceStoreMemMangEvent>:
 * Note: On "free" calls, the signed_size parameter should be negative.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_MEMMANG_EVENTS == 1)
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void vTraceStoreMemMangEvent(uint32_t ecode, uint32_t address, int32_t signed_size)
{
    3cc4:	b580      	push	{r7, lr}
    3cc6:	b08e      	sub	sp, #56	; 0x38
    3cc8:	af00      	add	r7, sp, #0
    3cca:	60f8      	str	r0, [r7, #12]
    3ccc:	60b9      	str	r1, [r7, #8]
    3cce:	607a      	str	r2, [r7, #4]
	uint16_t addr_low;
	uint8_t addr_high;
	uint32_t size;
	TRACE_ALLOC_CRITICAL_SECTION();

	if (RecorderDataPtr == NULL)
    3cd0:	4b48      	ldr	r3, [pc, #288]	; (3df4 <vTraceStoreMemMangEvent+0x130>)
    3cd2:	681b      	ldr	r3, [r3, #0]
    3cd4:	2b00      	cmp	r3, #0
    3cd6:	d100      	bne.n	3cda <vTraceStoreMemMangEvent+0x16>
    3cd8:	e088      	b.n	3dec <vTraceStoreMemMangEvent+0x128>
	{
		/* Occurs in vTraceInitTraceData, if using dynamic allocation. */
		return;
	}
	
	if (signed_size < 0)
    3cda:	687b      	ldr	r3, [r7, #4]
    3cdc:	2b00      	cmp	r3, #0
    3cde:	da03      	bge.n	3ce8 <vTraceStoreMemMangEvent+0x24>
		size = (uint32_t)(- signed_size);
    3ce0:	687b      	ldr	r3, [r7, #4]
    3ce2:	425b      	negs	r3, r3
    3ce4:	637b      	str	r3, [r7, #52]	; 0x34
    3ce6:	e001      	b.n	3cec <vTraceStoreMemMangEvent+0x28>
	else
		size = (uint32_t)(signed_size);
    3ce8:	687b      	ldr	r3, [r7, #4]
    3cea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3cec:	f3ef 8310 	mrs	r3, PRIMASK
    3cf0:	61bb      	str	r3, [r7, #24]
  return(result);
    3cf2:	69bb      	ldr	r3, [r7, #24]

	trcCRITICAL_SECTION_BEGIN();
    3cf4:	633b      	str	r3, [r7, #48]	; 0x30
    3cf6:	2301      	movs	r3, #1
    3cf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    3cfa:	69fb      	ldr	r3, [r7, #28]
    3cfc:	f383 8810 	msr	PRIMASK, r3
    3d00:	4b3d      	ldr	r3, [pc, #244]	; (3df8 <vTraceStoreMemMangEvent+0x134>)
    3d02:	681b      	ldr	r3, [r3, #0]
    3d04:	1c5a      	adds	r2, r3, #1
    3d06:	4b3c      	ldr	r3, [pc, #240]	; (3df8 <vTraceStoreMemMangEvent+0x134>)
    3d08:	601a      	str	r2, [r3, #0]
	
	/* Only update heapMemUsage if we have a valid address */
	if (address != 0)
    3d0a:	68bb      	ldr	r3, [r7, #8]
    3d0c:	2b00      	cmp	r3, #0
    3d0e:	d005      	beq.n	3d1c <vTraceStoreMemMangEvent+0x58>
		heapMemUsage += (uint32_t)signed_size;
    3d10:	4b3a      	ldr	r3, [pc, #232]	; (3dfc <vTraceStoreMemMangEvent+0x138>)
    3d12:	681a      	ldr	r2, [r3, #0]
    3d14:	687b      	ldr	r3, [r7, #4]
    3d16:	18d2      	adds	r2, r2, r3
    3d18:	4b38      	ldr	r3, [pc, #224]	; (3dfc <vTraceStoreMemMangEvent+0x138>)
    3d1a:	601a      	str	r2, [r3, #0]
	
	if (RecorderDataPtr->recorderActive)
    3d1c:	4b35      	ldr	r3, [pc, #212]	; (3df4 <vTraceStoreMemMangEvent+0x130>)
    3d1e:	681b      	ldr	r3, [r3, #0]
    3d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3d22:	2b00      	cmp	r3, #0
    3d24:	d057      	beq.n	3dd6 <vTraceStoreMemMangEvent+0x112>
	{
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
    3d26:	20ff      	movs	r0, #255	; 0xff
    3d28:	4b35      	ldr	r3, [pc, #212]	; (3e00 <vTraceStoreMemMangEvent+0x13c>)
    3d2a:	4798      	blx	r3
    3d2c:	0003      	movs	r3, r0
    3d2e:	001a      	movs	r2, r3
    3d30:	232f      	movs	r3, #47	; 0x2f
    3d32:	18fb      	adds	r3, r7, r3
    3d34:	701a      	strb	r2, [r3, #0]
		size_low = (uint16_t)prvTraceGetParam(0xFFFF, size);
    3d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3d38:	4a32      	ldr	r2, [pc, #200]	; (3e04 <vTraceStoreMemMangEvent+0x140>)
    3d3a:	0019      	movs	r1, r3
    3d3c:	0010      	movs	r0, r2
    3d3e:	4b32      	ldr	r3, [pc, #200]	; (3e08 <vTraceStoreMemMangEvent+0x144>)
    3d40:	4798      	blx	r3
    3d42:	0002      	movs	r2, r0
    3d44:	232c      	movs	r3, #44	; 0x2c
    3d46:	18fb      	adds	r3, r7, r3
    3d48:	801a      	strh	r2, [r3, #0]
		ms = (MemEventSize *)prvTraceNextFreeEventBufferSlot();
    3d4a:	4b30      	ldr	r3, [pc, #192]	; (3e0c <vTraceStoreMemMangEvent+0x148>)
    3d4c:	4798      	blx	r3
    3d4e:	0003      	movs	r3, r0
    3d50:	62bb      	str	r3, [r7, #40]	; 0x28

		if (ms != NULL)
    3d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3d54:	2b00      	cmp	r3, #0
    3d56:	d03e      	beq.n	3dd6 <vTraceStoreMemMangEvent+0x112>
		{
			ms->dts = dts1;
    3d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3d5a:	222f      	movs	r2, #47	; 0x2f
    3d5c:	18ba      	adds	r2, r7, r2
    3d5e:	7812      	ldrb	r2, [r2, #0]
    3d60:	705a      	strb	r2, [r3, #1]
			ms->type = NULL_EVENT; /* Updated when all events are written */
    3d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3d64:	2200      	movs	r2, #0
    3d66:	701a      	strb	r2, [r3, #0]
			ms->size = size_low;
    3d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3d6a:	222c      	movs	r2, #44	; 0x2c
    3d6c:	18ba      	adds	r2, r7, r2
    3d6e:	8812      	ldrh	r2, [r2, #0]
    3d70:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
    3d72:	4b27      	ldr	r3, [pc, #156]	; (3e10 <vTraceStoreMemMangEvent+0x14c>)
    3d74:	4798      	blx	r3
				addr_low = address & 0xFFFF;          
				addr_high = (address >> 16) & 0xFF;
			#else
				/* The whole 32 bit address is stored using a second event record
				for the upper 16 bit */
				addr_low = (uint16_t)prvTraceGetParam(0xFFFF, address);
    3d76:	68bb      	ldr	r3, [r7, #8]
    3d78:	4a22      	ldr	r2, [pc, #136]	; (3e04 <vTraceStoreMemMangEvent+0x140>)
    3d7a:	0019      	movs	r1, r3
    3d7c:	0010      	movs	r0, r2
    3d7e:	4b22      	ldr	r3, [pc, #136]	; (3e08 <vTraceStoreMemMangEvent+0x144>)
    3d80:	4798      	blx	r3
    3d82:	0002      	movs	r2, r0
    3d84:	2326      	movs	r3, #38	; 0x26
    3d86:	18fb      	adds	r3, r7, r3
    3d88:	801a      	strh	r2, [r3, #0]
				addr_high = 0;
    3d8a:	2325      	movs	r3, #37	; 0x25
    3d8c:	18fb      	adds	r3, r7, r3
    3d8e:	2200      	movs	r2, #0
    3d90:	701a      	strb	r2, [r3, #0]
			#endif

			ma = (MemEventAddr *) prvTraceNextFreeEventBufferSlot();
    3d92:	4b1e      	ldr	r3, [pc, #120]	; (3e0c <vTraceStoreMemMangEvent+0x148>)
    3d94:	4798      	blx	r3
    3d96:	0003      	movs	r3, r0
    3d98:	623b      	str	r3, [r7, #32]
			if (ma != NULL)
    3d9a:	6a3b      	ldr	r3, [r7, #32]
    3d9c:	2b00      	cmp	r3, #0
    3d9e:	d01a      	beq.n	3dd6 <vTraceStoreMemMangEvent+0x112>
			{
				ma->addr_low = addr_low;
    3da0:	6a3b      	ldr	r3, [r7, #32]
    3da2:	2226      	movs	r2, #38	; 0x26
    3da4:	18ba      	adds	r2, r7, r2
    3da6:	8812      	ldrh	r2, [r2, #0]
    3da8:	805a      	strh	r2, [r3, #2]
				ma->addr_high = addr_high;
    3daa:	6a3b      	ldr	r3, [r7, #32]
    3dac:	2225      	movs	r2, #37	; 0x25
    3dae:	18ba      	adds	r2, r7, r2
    3db0:	7812      	ldrb	r2, [r2, #0]
    3db2:	705a      	strb	r2, [r3, #1]
				ma->type = (uint8_t) (ecode  + 1); /* Note this! */
    3db4:	68fb      	ldr	r3, [r7, #12]
    3db6:	b2db      	uxtb	r3, r3
    3db8:	3301      	adds	r3, #1
    3dba:	b2da      	uxtb	r2, r3
    3dbc:	6a3b      	ldr	r3, [r7, #32]
    3dbe:	701a      	strb	r2, [r3, #0]
				ms->type = (uint8_t) ecode;
    3dc0:	68fb      	ldr	r3, [r7, #12]
    3dc2:	b2da      	uxtb	r2, r3
    3dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3dc6:	701a      	strb	r2, [r3, #0]
				prvTraceUpdateCounters();					
    3dc8:	4b11      	ldr	r3, [pc, #68]	; (3e10 <vTraceStoreMemMangEvent+0x14c>)
    3dca:	4798      	blx	r3
				RecorderDataPtr->heapMemUsage = heapMemUsage;
    3dcc:	4b09      	ldr	r3, [pc, #36]	; (3df4 <vTraceStoreMemMangEvent+0x130>)
    3dce:	681b      	ldr	r3, [r3, #0]
    3dd0:	4a0a      	ldr	r2, [pc, #40]	; (3dfc <vTraceStoreMemMangEvent+0x138>)
    3dd2:	6812      	ldr	r2, [r2, #0]
    3dd4:	651a      	str	r2, [r3, #80]	; 0x50
			}
		}
	}
	trcCRITICAL_SECTION_END();
    3dd6:	4b08      	ldr	r3, [pc, #32]	; (3df8 <vTraceStoreMemMangEvent+0x134>)
    3dd8:	681b      	ldr	r3, [r3, #0]
    3dda:	1e5a      	subs	r2, r3, #1
    3ddc:	4b06      	ldr	r3, [pc, #24]	; (3df8 <vTraceStoreMemMangEvent+0x134>)
    3dde:	601a      	str	r2, [r3, #0]
    3de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3de2:	617b      	str	r3, [r7, #20]
    3de4:	697b      	ldr	r3, [r7, #20]
    3de6:	f383 8810 	msr	PRIMASK, r3
    3dea:	e000      	b.n	3dee <vTraceStoreMemMangEvent+0x12a>
		return;
    3dec:	46c0      	nop			; (mov r8, r8)
}
    3dee:	46bd      	mov	sp, r7
    3df0:	b00e      	add	sp, #56	; 0x38
    3df2:	bd80      	pop	{r7, pc}
    3df4:	200003f4 	.word	0x200003f4
    3df8:	2000034c 	.word	0x2000034c
    3dfc:	20000360 	.word	0x20000360
    3e00:	00004ec5 	.word	0x00004ec5
    3e04:	0000ffff 	.word	0x0000ffff
    3e08:	00004091 	.word	0x00004091
    3e0c:	00004871 	.word	0x00004871
    3e10:	00004e6d 	.word	0x00004e6d

00003e14 <prvTraceStoreKernelCall>:
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
    3e14:	b590      	push	{r4, r7, lr}
    3e16:	b08b      	sub	sp, #44	; 0x2c
    3e18:	af00      	add	r7, sp, #0
    3e1a:	60f8      	str	r0, [r7, #12]
    3e1c:	607a      	str	r2, [r7, #4]
    3e1e:	230b      	movs	r3, #11
    3e20:	18fb      	adds	r3, r7, r3
    3e22:	1c0a      	adds	r2, r1, #0
    3e24:	701a      	strb	r2, [r3, #0]
	KernelCall * kse;
	uint16_t dts1;
	uint8_t hnd8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
    3e26:	68fb      	ldr	r3, [r7, #12]
    3e28:	2bfe      	cmp	r3, #254	; 0xfe
    3e2a:	d904      	bls.n	3e36 <prvTraceStoreKernelCall+0x22>
    3e2c:	4b39      	ldr	r3, [pc, #228]	; (3f14 <prvTraceStoreKernelCall+0x100>)
    3e2e:	0018      	movs	r0, r3
    3e30:	4b39      	ldr	r3, [pc, #228]	; (3f18 <prvTraceStoreKernelCall+0x104>)
    3e32:	4798      	blx	r3
    3e34:	e06b      	b.n	3f0e <prvTraceStoreKernelCall+0xfa>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
    3e36:	230b      	movs	r3, #11
    3e38:	18fb      	adds	r3, r7, r3
    3e3a:	781b      	ldrb	r3, [r3, #0]
    3e3c:	2b08      	cmp	r3, #8
    3e3e:	d904      	bls.n	3e4a <prvTraceStoreKernelCall+0x36>
    3e40:	4b36      	ldr	r3, [pc, #216]	; (3f1c <prvTraceStoreKernelCall+0x108>)
    3e42:	0018      	movs	r0, r3
    3e44:	4b34      	ldr	r3, [pc, #208]	; (3f18 <prvTraceStoreKernelCall+0x104>)
    3e46:	4798      	blx	r3
    3e48:	e061      	b.n	3f0e <prvTraceStoreKernelCall+0xfa>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
    3e4a:	4b35      	ldr	r3, [pc, #212]	; (3f20 <prvTraceStoreKernelCall+0x10c>)
    3e4c:	681a      	ldr	r2, [r3, #0]
    3e4e:	230b      	movs	r3, #11
    3e50:	18fb      	adds	r3, r7, r3
    3e52:	781b      	ldrb	r3, [r3, #0]
    3e54:	2164      	movs	r1, #100	; 0x64
    3e56:	18d3      	adds	r3, r2, r3
    3e58:	185b      	adds	r3, r3, r1
    3e5a:	781b      	ldrb	r3, [r3, #0]
    3e5c:	001a      	movs	r2, r3
    3e5e:	687b      	ldr	r3, [r7, #4]
    3e60:	429a      	cmp	r2, r3
    3e62:	d204      	bcs.n	3e6e <prvTraceStoreKernelCall+0x5a>
    3e64:	4b2f      	ldr	r3, [pc, #188]	; (3f24 <prvTraceStoreKernelCall+0x110>)
    3e66:	0018      	movs	r0, r3
    3e68:	4b2b      	ldr	r3, [pc, #172]	; (3f18 <prvTraceStoreKernelCall+0x104>)
    3e6a:	4798      	blx	r3
    3e6c:	e04f      	b.n	3f0e <prvTraceStoreKernelCall+0xfa>

	if (recorder_busy)
    3e6e:	4b2e      	ldr	r3, [pc, #184]	; (3f28 <prvTraceStoreKernelCall+0x114>)
    3e70:	681b      	ldr	r3, [r3, #0]
    3e72:	2b00      	cmp	r3, #0
    3e74:	d004      	beq.n	3e80 <prvTraceStoreKernelCall+0x6c>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
    3e76:	4b2d      	ldr	r3, [pc, #180]	; (3f2c <prvTraceStoreKernelCall+0x118>)
    3e78:	0018      	movs	r0, r3
    3e7a:	4b27      	ldr	r3, [pc, #156]	; (3f18 <prvTraceStoreKernelCall+0x104>)
    3e7c:	4798      	blx	r3
		return;
    3e7e:	e046      	b.n	3f0e <prvTraceStoreKernelCall+0xfa>
	}

	if (handle_of_last_logged_task == 0)
    3e80:	4b2b      	ldr	r3, [pc, #172]	; (3f30 <prvTraceStoreKernelCall+0x11c>)
    3e82:	781b      	ldrb	r3, [r3, #0]
    3e84:	2b00      	cmp	r3, #0
    3e86:	d041      	beq.n	3f0c <prvTraceStoreKernelCall+0xf8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3e88:	f3ef 8310 	mrs	r3, PRIMASK
    3e8c:	617b      	str	r3, [r7, #20]
  return(result);
    3e8e:	697b      	ldr	r3, [r7, #20]
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
    3e90:	627b      	str	r3, [r7, #36]	; 0x24
    3e92:	2301      	movs	r3, #1
    3e94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    3e96:	69bb      	ldr	r3, [r7, #24]
    3e98:	f383 8810 	msr	PRIMASK, r3
    3e9c:	4b22      	ldr	r3, [pc, #136]	; (3f28 <prvTraceStoreKernelCall+0x114>)
    3e9e:	681b      	ldr	r3, [r3, #0]
    3ea0:	1c5a      	adds	r2, r3, #1
    3ea2:	4b21      	ldr	r3, [pc, #132]	; (3f28 <prvTraceStoreKernelCall+0x114>)
    3ea4:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->recorderActive)
    3ea6:	4b1e      	ldr	r3, [pc, #120]	; (3f20 <prvTraceStoreKernelCall+0x10c>)
    3ea8:	681b      	ldr	r3, [r3, #0]
    3eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3eac:	2b00      	cmp	r3, #0
    3eae:	d022      	beq.n	3ef6 <prvTraceStoreKernelCall+0xe2>
	{
		dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
    3eb0:	2322      	movs	r3, #34	; 0x22
    3eb2:	18fc      	adds	r4, r7, r3
    3eb4:	4b1f      	ldr	r3, [pc, #124]	; (3f34 <prvTraceStoreKernelCall+0x120>)
    3eb6:	0018      	movs	r0, r3
    3eb8:	4b1f      	ldr	r3, [pc, #124]	; (3f38 <prvTraceStoreKernelCall+0x124>)
    3eba:	4798      	blx	r3
    3ebc:	0003      	movs	r3, r0
    3ebe:	8023      	strh	r3, [r4, #0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
    3ec0:	2321      	movs	r3, #33	; 0x21
    3ec2:	18fb      	adds	r3, r7, r3
    3ec4:	687a      	ldr	r2, [r7, #4]
    3ec6:	701a      	strb	r2, [r3, #0]
		kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
    3ec8:	4b1c      	ldr	r3, [pc, #112]	; (3f3c <prvTraceStoreKernelCall+0x128>)
    3eca:	4798      	blx	r3
    3ecc:	0003      	movs	r3, r0
    3ece:	61fb      	str	r3, [r7, #28]
		if (kse != NULL)
    3ed0:	69fb      	ldr	r3, [r7, #28]
    3ed2:	2b00      	cmp	r3, #0
    3ed4:	d00f      	beq.n	3ef6 <prvTraceStoreKernelCall+0xe2>
		{
			kse->dts = dts1;
    3ed6:	69fb      	ldr	r3, [r7, #28]
    3ed8:	2222      	movs	r2, #34	; 0x22
    3eda:	18ba      	adds	r2, r7, r2
    3edc:	8812      	ldrh	r2, [r2, #0]
    3ede:	805a      	strh	r2, [r3, #2]
			kse->type = (uint8_t)ecode;
    3ee0:	68fb      	ldr	r3, [r7, #12]
    3ee2:	b2da      	uxtb	r2, r3
    3ee4:	69fb      	ldr	r3, [r7, #28]
    3ee6:	701a      	strb	r2, [r3, #0]
			kse->objHandle = hnd8;
    3ee8:	69fb      	ldr	r3, [r7, #28]
    3eea:	2221      	movs	r2, #33	; 0x21
    3eec:	18ba      	adds	r2, r7, r2
    3eee:	7812      	ldrb	r2, [r2, #0]
    3ef0:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
    3ef2:	4b13      	ldr	r3, [pc, #76]	; (3f40 <prvTraceStoreKernelCall+0x12c>)
    3ef4:	4798      	blx	r3
		}
	}
	trcCRITICAL_SECTION_END();
    3ef6:	4b0c      	ldr	r3, [pc, #48]	; (3f28 <prvTraceStoreKernelCall+0x114>)
    3ef8:	681b      	ldr	r3, [r3, #0]
    3efa:	1e5a      	subs	r2, r3, #1
    3efc:	4b0a      	ldr	r3, [pc, #40]	; (3f28 <prvTraceStoreKernelCall+0x114>)
    3efe:	601a      	str	r2, [r3, #0]
    3f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3f02:	613b      	str	r3, [r7, #16]
    3f04:	693b      	ldr	r3, [r7, #16]
    3f06:	f383 8810 	msr	PRIMASK, r3
    3f0a:	e000      	b.n	3f0e <prvTraceStoreKernelCall+0xfa>
		return;
    3f0c:	46c0      	nop			; (mov r8, r8)
}
    3f0e:	46bd      	mov	sp, r7
    3f10:	b00b      	add	sp, #44	; 0x2c
    3f12:	bd90      	pop	{r4, r7, pc}
    3f14:	0000f3d8 	.word	0x0000f3d8
    3f18:	00004cbd 	.word	0x00004cbd
    3f1c:	0000f410 	.word	0x0000f410
    3f20:	200003f4 	.word	0x200003f4
    3f24:	0000f458 	.word	0x0000f458
    3f28:	2000034c 	.word	0x2000034c
    3f2c:	0000f4a0 	.word	0x0000f4a0
    3f30:	20000358 	.word	0x20000358
    3f34:	0000ffff 	.word	0x0000ffff
    3f38:	00004ec5 	.word	0x00004ec5
    3f3c:	00004871 	.word	0x00004871
    3f40:	00004e6d 	.word	0x00004e6d

00003f44 <prvTraceStoreKernelCallWithParam>:
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithParam(uint32_t evtcode,
									traceObjectClass objectClass,
									uint32_t objectNumber,
									uint32_t param)
{
    3f44:	b580      	push	{r7, lr}
    3f46:	b08a      	sub	sp, #40	; 0x28
    3f48:	af00      	add	r7, sp, #0
    3f4a:	60f8      	str	r0, [r7, #12]
    3f4c:	607a      	str	r2, [r7, #4]
    3f4e:	603b      	str	r3, [r7, #0]
    3f50:	230b      	movs	r3, #11
    3f52:	18fb      	adds	r3, r7, r3
    3f54:	1c0a      	adds	r2, r1, #0
    3f56:	701a      	strb	r2, [r3, #0]
	uint8_t dts2;
	uint8_t hnd8;
	uint8_t p8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
    3f58:	68fb      	ldr	r3, [r7, #12]
    3f5a:	2bfe      	cmp	r3, #254	; 0xfe
    3f5c:	d904      	bls.n	3f68 <prvTraceStoreKernelCallWithParam+0x24>
    3f5e:	4b40      	ldr	r3, [pc, #256]	; (4060 <prvTraceStoreKernelCallWithParam+0x11c>)
    3f60:	0018      	movs	r0, r3
    3f62:	4b40      	ldr	r3, [pc, #256]	; (4064 <prvTraceStoreKernelCallWithParam+0x120>)
    3f64:	4798      	blx	r3
    3f66:	e077      	b.n	4058 <prvTraceStoreKernelCallWithParam+0x114>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
    3f68:	230b      	movs	r3, #11
    3f6a:	18fb      	adds	r3, r7, r3
    3f6c:	781b      	ldrb	r3, [r3, #0]
    3f6e:	2b08      	cmp	r3, #8
    3f70:	d904      	bls.n	3f7c <prvTraceStoreKernelCallWithParam+0x38>
    3f72:	4b3d      	ldr	r3, [pc, #244]	; (4068 <prvTraceStoreKernelCallWithParam+0x124>)
    3f74:	0018      	movs	r0, r3
    3f76:	4b3b      	ldr	r3, [pc, #236]	; (4064 <prvTraceStoreKernelCallWithParam+0x120>)
    3f78:	4798      	blx	r3
    3f7a:	e06d      	b.n	4058 <prvTraceStoreKernelCallWithParam+0x114>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
    3f7c:	4b3b      	ldr	r3, [pc, #236]	; (406c <prvTraceStoreKernelCallWithParam+0x128>)
    3f7e:	681a      	ldr	r2, [r3, #0]
    3f80:	230b      	movs	r3, #11
    3f82:	18fb      	adds	r3, r7, r3
    3f84:	781b      	ldrb	r3, [r3, #0]
    3f86:	2164      	movs	r1, #100	; 0x64
    3f88:	18d3      	adds	r3, r2, r3
    3f8a:	185b      	adds	r3, r3, r1
    3f8c:	781b      	ldrb	r3, [r3, #0]
    3f8e:	001a      	movs	r2, r3
    3f90:	687b      	ldr	r3, [r7, #4]
    3f92:	429a      	cmp	r2, r3
    3f94:	d204      	bcs.n	3fa0 <prvTraceStoreKernelCallWithParam+0x5c>
    3f96:	4b36      	ldr	r3, [pc, #216]	; (4070 <prvTraceStoreKernelCallWithParam+0x12c>)
    3f98:	0018      	movs	r0, r3
    3f9a:	4b32      	ldr	r3, [pc, #200]	; (4064 <prvTraceStoreKernelCallWithParam+0x120>)
    3f9c:	4798      	blx	r3
    3f9e:	e05b      	b.n	4058 <prvTraceStoreKernelCallWithParam+0x114>

	if (recorder_busy)
    3fa0:	4b34      	ldr	r3, [pc, #208]	; (4074 <prvTraceStoreKernelCallWithParam+0x130>)
    3fa2:	681b      	ldr	r3, [r3, #0]
    3fa4:	2b00      	cmp	r3, #0
    3fa6:	d004      	beq.n	3fb2 <prvTraceStoreKernelCallWithParam+0x6e>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
    3fa8:	4b33      	ldr	r3, [pc, #204]	; (4078 <prvTraceStoreKernelCallWithParam+0x134>)
    3faa:	0018      	movs	r0, r3
    3fac:	4b2d      	ldr	r3, [pc, #180]	; (4064 <prvTraceStoreKernelCallWithParam+0x120>)
    3fae:	4798      	blx	r3
		return;
    3fb0:	e052      	b.n	4058 <prvTraceStoreKernelCallWithParam+0x114>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3fb2:	f3ef 8310 	mrs	r3, PRIMASK
    3fb6:	617b      	str	r3, [r7, #20]
  return(result);
    3fb8:	697b      	ldr	r3, [r7, #20]
	}

	trcCRITICAL_SECTION_BEGIN();
    3fba:	627b      	str	r3, [r7, #36]	; 0x24
    3fbc:	2301      	movs	r3, #1
    3fbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    3fc0:	69bb      	ldr	r3, [r7, #24]
    3fc2:	f383 8810 	msr	PRIMASK, r3
    3fc6:	4b2b      	ldr	r3, [pc, #172]	; (4074 <prvTraceStoreKernelCallWithParam+0x130>)
    3fc8:	681b      	ldr	r3, [r3, #0]
    3fca:	1c5a      	adds	r2, r3, #1
    3fcc:	4b29      	ldr	r3, [pc, #164]	; (4074 <prvTraceStoreKernelCallWithParam+0x130>)
    3fce:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
    3fd0:	4b26      	ldr	r3, [pc, #152]	; (406c <prvTraceStoreKernelCallWithParam+0x128>)
    3fd2:	681b      	ldr	r3, [r3, #0]
    3fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3fd6:	2b00      	cmp	r3, #0
    3fd8:	d034      	beq.n	4044 <prvTraceStoreKernelCallWithParam+0x100>
    3fda:	4b28      	ldr	r3, [pc, #160]	; (407c <prvTraceStoreKernelCallWithParam+0x138>)
    3fdc:	781b      	ldrb	r3, [r3, #0]
    3fde:	2b00      	cmp	r3, #0
    3fe0:	d030      	beq.n	4044 <prvTraceStoreKernelCallWithParam+0x100>
	{
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
    3fe2:	20ff      	movs	r0, #255	; 0xff
    3fe4:	4b26      	ldr	r3, [pc, #152]	; (4080 <prvTraceStoreKernelCallWithParam+0x13c>)
    3fe6:	4798      	blx	r3
    3fe8:	0003      	movs	r3, r0
    3fea:	001a      	movs	r2, r3
    3fec:	2323      	movs	r3, #35	; 0x23
    3fee:	18fb      	adds	r3, r7, r3
    3ff0:	701a      	strb	r2, [r3, #0]
		p8 = (uint8_t) prvTraceGetParam(0xFF, param);
    3ff2:	683b      	ldr	r3, [r7, #0]
    3ff4:	0019      	movs	r1, r3
    3ff6:	20ff      	movs	r0, #255	; 0xff
    3ff8:	4b22      	ldr	r3, [pc, #136]	; (4084 <prvTraceStoreKernelCallWithParam+0x140>)
    3ffa:	4798      	blx	r3
    3ffc:	0002      	movs	r2, r0
    3ffe:	2322      	movs	r3, #34	; 0x22
    4000:	18fb      	adds	r3, r7, r3
    4002:	701a      	strb	r2, [r3, #0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
    4004:	2321      	movs	r3, #33	; 0x21
    4006:	18fb      	adds	r3, r7, r3
    4008:	687a      	ldr	r2, [r7, #4]
    400a:	701a      	strb	r2, [r3, #0]
		kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
    400c:	4b1e      	ldr	r3, [pc, #120]	; (4088 <prvTraceStoreKernelCallWithParam+0x144>)
    400e:	4798      	blx	r3
    4010:	0003      	movs	r3, r0
    4012:	61fb      	str	r3, [r7, #28]
		if (kse != NULL)
    4014:	69fb      	ldr	r3, [r7, #28]
    4016:	2b00      	cmp	r3, #0
    4018:	d014      	beq.n	4044 <prvTraceStoreKernelCallWithParam+0x100>
		{
			kse->dts = dts2;
    401a:	69fb      	ldr	r3, [r7, #28]
    401c:	2223      	movs	r2, #35	; 0x23
    401e:	18ba      	adds	r2, r7, r2
    4020:	7812      	ldrb	r2, [r2, #0]
    4022:	70da      	strb	r2, [r3, #3]
			kse->type = (uint8_t)evtcode;
    4024:	68fb      	ldr	r3, [r7, #12]
    4026:	b2da      	uxtb	r2, r3
    4028:	69fb      	ldr	r3, [r7, #28]
    402a:	701a      	strb	r2, [r3, #0]
			kse->objHandle = hnd8;
    402c:	69fb      	ldr	r3, [r7, #28]
    402e:	2221      	movs	r2, #33	; 0x21
    4030:	18ba      	adds	r2, r7, r2
    4032:	7812      	ldrb	r2, [r2, #0]
    4034:	705a      	strb	r2, [r3, #1]
			kse->param = p8;
    4036:	69fb      	ldr	r3, [r7, #28]
    4038:	2222      	movs	r2, #34	; 0x22
    403a:	18ba      	adds	r2, r7, r2
    403c:	7812      	ldrb	r2, [r2, #0]
    403e:	709a      	strb	r2, [r3, #2]
			prvTraceUpdateCounters();
    4040:	4b12      	ldr	r3, [pc, #72]	; (408c <prvTraceStoreKernelCallWithParam+0x148>)
    4042:	4798      	blx	r3
		}
	}
	trcCRITICAL_SECTION_END();
    4044:	4b0b      	ldr	r3, [pc, #44]	; (4074 <prvTraceStoreKernelCallWithParam+0x130>)
    4046:	681b      	ldr	r3, [r3, #0]
    4048:	1e5a      	subs	r2, r3, #1
    404a:	4b0a      	ldr	r3, [pc, #40]	; (4074 <prvTraceStoreKernelCallWithParam+0x130>)
    404c:	601a      	str	r2, [r3, #0]
    404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4050:	613b      	str	r3, [r7, #16]
    4052:	693b      	ldr	r3, [r7, #16]
    4054:	f383 8810 	msr	PRIMASK, r3
}
    4058:	46bd      	mov	sp, r7
    405a:	b00a      	add	sp, #40	; 0x28
    405c:	bd80      	pop	{r7, pc}
    405e:	46c0      	nop			; (mov r8, r8)
    4060:	0000f4d8 	.word	0x0000f4d8
    4064:	00004cbd 	.word	0x00004cbd
    4068:	0000f518 	.word	0x0000f518
    406c:	200003f4 	.word	0x200003f4
    4070:	0000f568 	.word	0x0000f568
    4074:	2000034c 	.word	0x2000034c
    4078:	0000f5b8 	.word	0x0000f5b8
    407c:	20000358 	.word	0x20000358
    4080:	00004ec5 	.word	0x00004ec5
    4084:	00004091 	.word	0x00004091
    4088:	00004871 	.word	0x00004871
    408c:	00004e6d 	.word	0x00004e6d

00004090 <prvTraceGetParam>:
 *
 * May only be called within a critical section!
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
    4090:	b580      	push	{r7, lr}
    4092:	b084      	sub	sp, #16
    4094:	af00      	add	r7, sp, #0
    4096:	6078      	str	r0, [r7, #4]
    4098:	6039      	str	r1, [r7, #0]
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
    409a:	687b      	ldr	r3, [r7, #4]
    409c:	2bff      	cmp	r3, #255	; 0xff
    409e:	d009      	beq.n	40b4 <prvTraceGetParam+0x24>
    40a0:	687b      	ldr	r3, [r7, #4]
    40a2:	4a19      	ldr	r2, [pc, #100]	; (4108 <prvTraceGetParam+0x78>)
    40a4:	4293      	cmp	r3, r2
    40a6:	d005      	beq.n	40b4 <prvTraceGetParam+0x24>
    40a8:	4b18      	ldr	r3, [pc, #96]	; (410c <prvTraceGetParam+0x7c>)
    40aa:	0018      	movs	r0, r3
    40ac:	4b18      	ldr	r3, [pc, #96]	; (4110 <prvTraceGetParam+0x80>)
    40ae:	4798      	blx	r3
    40b0:	683b      	ldr	r3, [r7, #0]
    40b2:	e024      	b.n	40fe <prvTraceGetParam+0x6e>
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
    40b4:	683a      	ldr	r2, [r7, #0]
    40b6:	687b      	ldr	r3, [r7, #4]
    40b8:	429a      	cmp	r2, r3
    40ba:	d801      	bhi.n	40c0 <prvTraceGetParam+0x30>
	{
		return param;
    40bc:	683b      	ldr	r3, [r7, #0]
    40be:	e01e      	b.n	40fe <prvTraceGetParam+0x6e>
	}
	else
	{
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
    40c0:	4b14      	ldr	r3, [pc, #80]	; (4114 <prvTraceGetParam+0x84>)
    40c2:	4798      	blx	r3
    40c4:	0003      	movs	r3, r0
    40c6:	60fb      	str	r3, [r7, #12]
		if (xps != NULL)
    40c8:	68fb      	ldr	r3, [r7, #12]
    40ca:	2b00      	cmp	r3, #0
    40cc:	d014      	beq.n	40f8 <prvTraceGetParam+0x68>
		{
			xps->type = DIV_XPS;
    40ce:	68fb      	ldr	r3, [r7, #12]
    40d0:	2201      	movs	r2, #1
    40d2:	701a      	strb	r2, [r3, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
    40d4:	687b      	ldr	r3, [r7, #4]
    40d6:	43db      	mvns	r3, r3
    40d8:	683a      	ldr	r2, [r7, #0]
    40da:	4013      	ands	r3, r2
    40dc:	0a1b      	lsrs	r3, r3, #8
    40de:	b2da      	uxtb	r2, r3
    40e0:	68fb      	ldr	r3, [r7, #12]
    40e2:	705a      	strb	r2, [r3, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
    40e4:	687b      	ldr	r3, [r7, #4]
    40e6:	43db      	mvns	r3, r3
    40e8:	683a      	ldr	r2, [r7, #0]
    40ea:	4013      	ands	r3, r2
    40ec:	0c1b      	lsrs	r3, r3, #16
    40ee:	b29a      	uxth	r2, r3
    40f0:	68fb      	ldr	r3, [r7, #12]
    40f2:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
    40f4:	4b08      	ldr	r3, [pc, #32]	; (4118 <prvTraceGetParam+0x88>)
    40f6:	4798      	blx	r3
		}

		return param & param_max;
    40f8:	683b      	ldr	r3, [r7, #0]
    40fa:	687a      	ldr	r2, [r7, #4]
    40fc:	4013      	ands	r3, r2
	}
}
    40fe:	0018      	movs	r0, r3
    4100:	46bd      	mov	sp, r7
    4102:	b004      	add	sp, #16
    4104:	bd80      	pop	{r7, pc}
    4106:	46c0      	nop			; (mov r8, r8)
    4108:	0000ffff 	.word	0x0000ffff
    410c:	0000f5f0 	.word	0x0000f5f0
    4110:	00004cbd 	.word	0x00004cbd
    4114:	00004871 	.word	0x00004871
    4118:	00004e6d 	.word	0x00004e6d

0000411c <prvTraceStoreKernelCallWithNumericParamOnly>:
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
    411c:	b580      	push	{r7, lr}
    411e:	b08a      	sub	sp, #40	; 0x28
    4120:	af00      	add	r7, sp, #0
    4122:	6078      	str	r0, [r7, #4]
    4124:	6039      	str	r1, [r7, #0]
	KernelCallWithParam16 * kse;
	uint8_t dts6;
	uint16_t restParam;
	TRACE_ALLOC_CRITICAL_SECTION();

	restParam = 0;
    4126:	2326      	movs	r3, #38	; 0x26
    4128:	18fb      	adds	r3, r7, r3
    412a:	2200      	movs	r2, #0
    412c:	801a      	strh	r2, [r3, #0]

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
    412e:	687b      	ldr	r3, [r7, #4]
    4130:	2bfe      	cmp	r3, #254	; 0xfe
    4132:	d904      	bls.n	413e <prvTraceStoreKernelCallWithNumericParamOnly+0x22>
    4134:	4b2d      	ldr	r3, [pc, #180]	; (41ec <prvTraceStoreKernelCallWithNumericParamOnly+0xd0>)
    4136:	0018      	movs	r0, r3
    4138:	4b2d      	ldr	r3, [pc, #180]	; (41f0 <prvTraceStoreKernelCallWithNumericParamOnly+0xd4>)
    413a:	4798      	blx	r3
    413c:	e053      	b.n	41e6 <prvTraceStoreKernelCallWithNumericParamOnly+0xca>

	if (recorder_busy)
    413e:	4b2d      	ldr	r3, [pc, #180]	; (41f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xd8>)
    4140:	681b      	ldr	r3, [r3, #0]
    4142:	2b00      	cmp	r3, #0
    4144:	d004      	beq.n	4150 <prvTraceStoreKernelCallWithNumericParamOnly+0x34>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
    4146:	4b2c      	ldr	r3, [pc, #176]	; (41f8 <prvTraceStoreKernelCallWithNumericParamOnly+0xdc>)
    4148:	0018      	movs	r0, r3
    414a:	4b29      	ldr	r3, [pc, #164]	; (41f0 <prvTraceStoreKernelCallWithNumericParamOnly+0xd4>)
    414c:	4798      	blx	r3
		return;
    414e:	e04a      	b.n	41e6 <prvTraceStoreKernelCallWithNumericParamOnly+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4150:	f3ef 8310 	mrs	r3, PRIMASK
    4154:	613b      	str	r3, [r7, #16]
  return(result);
    4156:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
    4158:	623b      	str	r3, [r7, #32]
    415a:	2301      	movs	r3, #1
    415c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    415e:	697b      	ldr	r3, [r7, #20]
    4160:	f383 8810 	msr	PRIMASK, r3
    4164:	4b23      	ldr	r3, [pc, #140]	; (41f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xd8>)
    4166:	681b      	ldr	r3, [r3, #0]
    4168:	1c5a      	adds	r2, r3, #1
    416a:	4b22      	ldr	r3, [pc, #136]	; (41f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xd8>)
    416c:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
    416e:	4b23      	ldr	r3, [pc, #140]	; (41fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe0>)
    4170:	681b      	ldr	r3, [r3, #0]
    4172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4174:	2b00      	cmp	r3, #0
    4176:	d02c      	beq.n	41d2 <prvTraceStoreKernelCallWithNumericParamOnly+0xb6>
    4178:	4b21      	ldr	r3, [pc, #132]	; (4200 <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
    417a:	781b      	ldrb	r3, [r3, #0]
    417c:	2b00      	cmp	r3, #0
    417e:	d028      	beq.n	41d2 <prvTraceStoreKernelCallWithNumericParamOnly+0xb6>
	{
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
    4180:	20ff      	movs	r0, #255	; 0xff
    4182:	4b20      	ldr	r3, [pc, #128]	; (4204 <prvTraceStoreKernelCallWithNumericParamOnly+0xe8>)
    4184:	4798      	blx	r3
    4186:	0003      	movs	r3, r0
    4188:	001a      	movs	r2, r3
    418a:	231f      	movs	r3, #31
    418c:	18fb      	adds	r3, r7, r3
    418e:	701a      	strb	r2, [r3, #0]
		restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
    4190:	683b      	ldr	r3, [r7, #0]
    4192:	4a1d      	ldr	r2, [pc, #116]	; (4208 <prvTraceStoreKernelCallWithNumericParamOnly+0xec>)
    4194:	0019      	movs	r1, r3
    4196:	0010      	movs	r0, r2
    4198:	4b1c      	ldr	r3, [pc, #112]	; (420c <prvTraceStoreKernelCallWithNumericParamOnly+0xf0>)
    419a:	4798      	blx	r3
    419c:	0002      	movs	r2, r0
    419e:	2326      	movs	r3, #38	; 0x26
    41a0:	18fb      	adds	r3, r7, r3
    41a2:	801a      	strh	r2, [r3, #0]
		kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
    41a4:	4b1a      	ldr	r3, [pc, #104]	; (4210 <prvTraceStoreKernelCallWithNumericParamOnly+0xf4>)
    41a6:	4798      	blx	r3
    41a8:	0003      	movs	r3, r0
    41aa:	61bb      	str	r3, [r7, #24]
		if (kse != NULL)
    41ac:	69bb      	ldr	r3, [r7, #24]
    41ae:	2b00      	cmp	r3, #0
    41b0:	d00f      	beq.n	41d2 <prvTraceStoreKernelCallWithNumericParamOnly+0xb6>
		{
			kse->dts = dts6;
    41b2:	69bb      	ldr	r3, [r7, #24]
    41b4:	221f      	movs	r2, #31
    41b6:	18ba      	adds	r2, r7, r2
    41b8:	7812      	ldrb	r2, [r2, #0]
    41ba:	705a      	strb	r2, [r3, #1]
			kse->type = (uint8_t)evtcode;
    41bc:	687b      	ldr	r3, [r7, #4]
    41be:	b2da      	uxtb	r2, r3
    41c0:	69bb      	ldr	r3, [r7, #24]
    41c2:	701a      	strb	r2, [r3, #0]
			kse->param = restParam;
    41c4:	69bb      	ldr	r3, [r7, #24]
    41c6:	2226      	movs	r2, #38	; 0x26
    41c8:	18ba      	adds	r2, r7, r2
    41ca:	8812      	ldrh	r2, [r2, #0]
    41cc:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
    41ce:	4b11      	ldr	r3, [pc, #68]	; (4214 <prvTraceStoreKernelCallWithNumericParamOnly+0xf8>)
    41d0:	4798      	blx	r3
		}
	}
	trcCRITICAL_SECTION_END();
    41d2:	4b08      	ldr	r3, [pc, #32]	; (41f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xd8>)
    41d4:	681b      	ldr	r3, [r3, #0]
    41d6:	1e5a      	subs	r2, r3, #1
    41d8:	4b06      	ldr	r3, [pc, #24]	; (41f4 <prvTraceStoreKernelCallWithNumericParamOnly+0xd8>)
    41da:	601a      	str	r2, [r3, #0]
    41dc:	6a3b      	ldr	r3, [r7, #32]
    41de:	60fb      	str	r3, [r7, #12]
    41e0:	68fb      	ldr	r3, [r7, #12]
    41e2:	f383 8810 	msr	PRIMASK, r3
}
    41e6:	46bd      	mov	sp, r7
    41e8:	b00a      	add	sp, #40	; 0x28
    41ea:	bd80      	pop	{r7, pc}
    41ec:	0000f62c 	.word	0x0000f62c
    41f0:	00004cbd 	.word	0x00004cbd
    41f4:	2000034c 	.word	0x2000034c
    41f8:	0000f684 	.word	0x0000f684
    41fc:	200003f4 	.word	0x200003f4
    4200:	20000358 	.word	0x20000358
    4204:	00004ec5 	.word	0x00004ec5
    4208:	0000ffff 	.word	0x0000ffff
    420c:	00004091 	.word	0x00004091
    4210:	00004871 	.word	0x00004871
    4214:	00004e6d 	.word	0x00004e6d

00004218 <prvTraceStoreTaskswitch>:
 * prvTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void prvTraceStoreTaskswitch(traceHandle task_handle)
{
    4218:	b590      	push	{r4, r7, lr}
    421a:	b089      	sub	sp, #36	; 0x24
    421c:	af00      	add	r7, sp, #0
    421e:	0002      	movs	r2, r0
    4220:	1dfb      	adds	r3, r7, #7
    4222:	701a      	strb	r2, [r3, #0]
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
	extern int32_t isPendingContextSwitch;
#endif
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
    4224:	1dfb      	adds	r3, r7, #7
    4226:	781b      	ldrb	r3, [r3, #0]
    4228:	2b0f      	cmp	r3, #15
    422a:	d904      	bls.n	4236 <prvTraceStoreTaskswitch+0x1e>
    422c:	4b34      	ldr	r3, [pc, #208]	; (4300 <prvTraceStoreTaskswitch+0xe8>)
    422e:	0018      	movs	r0, r3
    4230:	4b34      	ldr	r3, [pc, #208]	; (4304 <prvTraceStoreTaskswitch+0xec>)
    4232:	4798      	blx	r3
    4234:	e061      	b.n	42fa <prvTraceStoreTaskswitch+0xe2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4236:	f3ef 8310 	mrs	r3, PRIMASK
    423a:	60fb      	str	r3, [r7, #12]
  return(result);
    423c:	68fb      	ldr	r3, [r7, #12]
		"prvTraceStoreTaskswitch: Invalid value for task_handle", TRC_UNUSED);

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
    423e:	61fb      	str	r3, [r7, #28]
    4240:	2301      	movs	r3, #1
    4242:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4244:	693b      	ldr	r3, [r7, #16]
    4246:	f383 8810 	msr	PRIMASK, r3
    424a:	4b2f      	ldr	r3, [pc, #188]	; (4308 <prvTraceStoreTaskswitch+0xf0>)
    424c:	681b      	ldr	r3, [r3, #0]
    424e:	1c5a      	adds	r2, r3, #1
    4250:	4b2d      	ldr	r3, [pc, #180]	; (4308 <prvTraceStoreTaskswitch+0xf0>)
    4252:	601a      	str	r2, [r3, #0]

	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
    4254:	4b2d      	ldr	r3, [pc, #180]	; (430c <prvTraceStoreTaskswitch+0xf4>)
    4256:	781b      	ldrb	r3, [r3, #0]
    4258:	1dfa      	adds	r2, r7, #7
    425a:	7812      	ldrb	r2, [r2, #0]
    425c:	429a      	cmp	r2, r3
    425e:	d042      	beq.n	42e6 <prvTraceStoreTaskswitch+0xce>
    4260:	4b2b      	ldr	r3, [pc, #172]	; (4310 <prvTraceStoreTaskswitch+0xf8>)
    4262:	681b      	ldr	r3, [r3, #0]
    4264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4266:	2b00      	cmp	r3, #0
    4268:	d03d      	beq.n	42e6 <prvTraceStoreTaskswitch+0xce>
	{
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
		isPendingContextSwitch = 0;
    426a:	4b2a      	ldr	r3, [pc, #168]	; (4314 <prvTraceStoreTaskswitch+0xfc>)
    426c:	2200      	movs	r2, #0
    426e:	601a      	str	r2, [r3, #0]
#endif

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
    4270:	231a      	movs	r3, #26
    4272:	18fc      	adds	r4, r7, r3
    4274:	4b28      	ldr	r3, [pc, #160]	; (4318 <prvTraceStoreTaskswitch+0x100>)
    4276:	0018      	movs	r0, r3
    4278:	4b28      	ldr	r3, [pc, #160]	; (431c <prvTraceStoreTaskswitch+0x104>)
    427a:	4798      	blx	r3
    427c:	0003      	movs	r3, r0
    427e:	8023      	strh	r3, [r4, #0]
		handle_of_last_logged_task = task_handle;
    4280:	4b22      	ldr	r3, [pc, #136]	; (430c <prvTraceStoreTaskswitch+0xf4>)
    4282:	1dfa      	adds	r2, r7, #7
    4284:	7812      	ldrb	r2, [r2, #0]
    4286:	701a      	strb	r2, [r3, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
    4288:	2319      	movs	r3, #25
    428a:	18fb      	adds	r3, r7, r3
    428c:	4a1f      	ldr	r2, [pc, #124]	; (430c <prvTraceStoreTaskswitch+0xf4>)
    428e:	7812      	ldrb	r2, [r2, #0]
    4290:	701a      	strb	r2, [r3, #0]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
    4292:	4b23      	ldr	r3, [pc, #140]	; (4320 <prvTraceStoreTaskswitch+0x108>)
    4294:	4798      	blx	r3
    4296:	0003      	movs	r3, r0
    4298:	617b      	str	r3, [r7, #20]

		if (ts != NULL)
    429a:	697b      	ldr	r3, [r7, #20]
    429c:	2b00      	cmp	r3, #0
    429e:	d022      	beq.n	42e6 <prvTraceStoreTaskswitch+0xce>
		{
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
    42a0:	4b1a      	ldr	r3, [pc, #104]	; (430c <prvTraceStoreTaskswitch+0xf4>)
    42a2:	781b      	ldrb	r3, [r3, #0]
    42a4:	0019      	movs	r1, r3
    42a6:	2003      	movs	r0, #3
    42a8:	4b1e      	ldr	r3, [pc, #120]	; (4324 <prvTraceStoreTaskswitch+0x10c>)
    42aa:	4798      	blx	r3
    42ac:	0003      	movs	r3, r0
    42ae:	2b01      	cmp	r3, #1
    42b0:	d103      	bne.n	42ba <prvTraceStoreTaskswitch+0xa2>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
    42b2:	697b      	ldr	r3, [r7, #20]
    42b4:	2207      	movs	r2, #7
    42b6:	701a      	strb	r2, [r3, #0]
    42b8:	e002      	b.n	42c0 <prvTraceStoreTaskswitch+0xa8>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
    42ba:	697b      	ldr	r3, [r7, #20]
    42bc:	2206      	movs	r2, #6
    42be:	701a      	strb	r2, [r3, #0]
			}

			ts->dts = dts3;
    42c0:	697b      	ldr	r3, [r7, #20]
    42c2:	221a      	movs	r2, #26
    42c4:	18ba      	adds	r2, r7, r2
    42c6:	8812      	ldrh	r2, [r2, #0]
    42c8:	805a      	strh	r2, [r3, #2]
			ts->objHandle = hnd8;
    42ca:	697b      	ldr	r3, [r7, #20]
    42cc:	2219      	movs	r2, #25
    42ce:	18ba      	adds	r2, r7, r2
    42d0:	7812      	ldrb	r2, [r2, #0]
    42d2:	705a      	strb	r2, [r3, #1]

			prvTraceSetObjectState(TRACE_CLASS_TASK,
    42d4:	4b0d      	ldr	r3, [pc, #52]	; (430c <prvTraceStoreTaskswitch+0xf4>)
    42d6:	781b      	ldrb	r3, [r3, #0]
    42d8:	2201      	movs	r2, #1
    42da:	0019      	movs	r1, r3
    42dc:	2003      	movs	r0, #3
    42de:	4b12      	ldr	r3, [pc, #72]	; (4328 <prvTraceStoreTaskswitch+0x110>)
    42e0:	4798      	blx	r3
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
    42e2:	4b12      	ldr	r3, [pc, #72]	; (432c <prvTraceStoreTaskswitch+0x114>)
    42e4:	4798      	blx	r3
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
    42e6:	4b08      	ldr	r3, [pc, #32]	; (4308 <prvTraceStoreTaskswitch+0xf0>)
    42e8:	681b      	ldr	r3, [r3, #0]
    42ea:	1e5a      	subs	r2, r3, #1
    42ec:	4b06      	ldr	r3, [pc, #24]	; (4308 <prvTraceStoreTaskswitch+0xf0>)
    42ee:	601a      	str	r2, [r3, #0]
    42f0:	69fb      	ldr	r3, [r7, #28]
    42f2:	60bb      	str	r3, [r7, #8]
    42f4:	68bb      	ldr	r3, [r7, #8]
    42f6:	f383 8810 	msr	PRIMASK, r3
}
    42fa:	46bd      	mov	sp, r7
    42fc:	b009      	add	sp, #36	; 0x24
    42fe:	bd90      	pop	{r4, r7, pc}
    4300:	0000f6bc 	.word	0x0000f6bc
    4304:	00004cbd 	.word	0x00004cbd
    4308:	2000034c 	.word	0x2000034c
    430c:	20000358 	.word	0x20000358
    4310:	200003f4 	.word	0x200003f4
    4314:	20000338 	.word	0x20000338
    4318:	0000ffff 	.word	0x0000ffff
    431c:	00004ec5 	.word	0x00004ec5
    4320:	00004871 	.word	0x00004871
    4324:	00004515 	.word	0x00004515
    4328:	00004471 	.word	0x00004471
    432c:	00004e6d 	.word	0x00004e6d

00004330 <prvTraceSetPriorityProperty>:
		}
	}
}

void prvTraceSetPriorityProperty(uint8_t objectclass, traceHandle id, uint8_t value)
{
    4330:	b590      	push	{r4, r7, lr}
    4332:	b083      	sub	sp, #12
    4334:	af00      	add	r7, sp, #0
    4336:	0004      	movs	r4, r0
    4338:	0008      	movs	r0, r1
    433a:	0011      	movs	r1, r2
    433c:	1dfb      	adds	r3, r7, #7
    433e:	1c22      	adds	r2, r4, #0
    4340:	701a      	strb	r2, [r3, #0]
    4342:	1dbb      	adds	r3, r7, #6
    4344:	1c02      	adds	r2, r0, #0
    4346:	701a      	strb	r2, [r3, #0]
    4348:	1d7b      	adds	r3, r7, #5
    434a:	1c0a      	adds	r2, r1, #0
    434c:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    434e:	1dfb      	adds	r3, r7, #7
    4350:	781b      	ldrb	r3, [r3, #0]
    4352:	2b08      	cmp	r3, #8
    4354:	d904      	bls.n	4360 <prvTraceSetPriorityProperty+0x30>
    4356:	4b1a      	ldr	r3, [pc, #104]	; (43c0 <prvTraceSetPriorityProperty+0x90>)
    4358:	0018      	movs	r0, r3
    435a:	4b1a      	ldr	r3, [pc, #104]	; (43c4 <prvTraceSetPriorityProperty+0x94>)
    435c:	4798      	blx	r3
    435e:	e02c      	b.n	43ba <prvTraceSetPriorityProperty+0x8a>
		"prvTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    4360:	4b19      	ldr	r3, [pc, #100]	; (43c8 <prvTraceSetPriorityProperty+0x98>)
    4362:	681a      	ldr	r2, [r3, #0]
    4364:	1dfb      	adds	r3, r7, #7
    4366:	781b      	ldrb	r3, [r3, #0]
    4368:	2164      	movs	r1, #100	; 0x64
    436a:	18d3      	adds	r3, r2, r3
    436c:	185b      	adds	r3, r3, r1
    436e:	781b      	ldrb	r3, [r3, #0]
    4370:	1dba      	adds	r2, r7, #6
    4372:	7812      	ldrb	r2, [r2, #0]
    4374:	429a      	cmp	r2, r3
    4376:	d904      	bls.n	4382 <prvTraceSetPriorityProperty+0x52>
    4378:	4b14      	ldr	r3, [pc, #80]	; (43cc <prvTraceSetPriorityProperty+0x9c>)
    437a:	0018      	movs	r0, r3
    437c:	4b11      	ldr	r3, [pc, #68]	; (43c4 <prvTraceSetPriorityProperty+0x94>)
    437e:	4798      	blx	r3
    4380:	e01b      	b.n	43ba <prvTraceSetPriorityProperty+0x8a>
		"prvTraceSetPriorityProperty: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
    4382:	4b11      	ldr	r3, [pc, #68]	; (43c8 <prvTraceSetPriorityProperty+0x98>)
    4384:	681c      	ldr	r4, [r3, #0]
    4386:	1dfb      	adds	r3, r7, #7
    4388:	781a      	ldrb	r2, [r3, #0]
    438a:	1dbb      	adds	r3, r7, #6
    438c:	781b      	ldrb	r3, [r3, #0]
    438e:	0011      	movs	r1, r2
    4390:	0018      	movs	r0, r3
    4392:	4b0f      	ldr	r3, [pc, #60]	; (43d0 <prvTraceSetPriorityProperty+0xa0>)
    4394:	4798      	blx	r3
    4396:	0003      	movs	r3, r0
    4398:	0018      	movs	r0, r3
    439a:	4b0b      	ldr	r3, [pc, #44]	; (43c8 <prvTraceSetPriorityProperty+0x98>)
    439c:	681a      	ldr	r2, [r3, #0]
    439e:	1dfb      	adds	r3, r7, #7
    43a0:	781b      	ldrb	r3, [r3, #0]
    43a2:	2170      	movs	r1, #112	; 0x70
    43a4:	18d3      	adds	r3, r2, r3
    43a6:	185b      	adds	r3, r3, r1
    43a8:	781b      	ldrb	r3, [r3, #0]
    43aa:	18c3      	adds	r3, r0, r3
    43ac:	3301      	adds	r3, #1
    43ae:	229c      	movs	r2, #156	; 0x9c
    43b0:	18e3      	adds	r3, r4, r3
    43b2:	189b      	adds	r3, r3, r2
    43b4:	1d7a      	adds	r2, r7, #5
    43b6:	7812      	ldrb	r2, [r2, #0]
    43b8:	701a      	strb	r2, [r3, #0]
}
    43ba:	46bd      	mov	sp, r7
    43bc:	b003      	add	sp, #12
    43be:	bd90      	pop	{r4, r7, pc}
    43c0:	0000f850 	.word	0x0000f850
    43c4:	00004cbd 	.word	0x00004cbd
    43c8:	200003f4 	.word	0x200003f4
    43cc:	0000f89c 	.word	0x0000f89c
    43d0:	000048c9 	.word	0x000048c9

000043d4 <prvTraceGetPriorityProperty>:

uint8_t prvTraceGetPriorityProperty(uint8_t objectclass, traceHandle id)
{
    43d4:	b590      	push	{r4, r7, lr}
    43d6:	b083      	sub	sp, #12
    43d8:	af00      	add	r7, sp, #0
    43da:	0002      	movs	r2, r0
    43dc:	1dfb      	adds	r3, r7, #7
    43de:	701a      	strb	r2, [r3, #0]
    43e0:	1dbb      	adds	r3, r7, #6
    43e2:	1c0a      	adds	r2, r1, #0
    43e4:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    43e6:	1dfb      	adds	r3, r7, #7
    43e8:	781b      	ldrb	r3, [r3, #0]
    43ea:	2b08      	cmp	r3, #8
    43ec:	d905      	bls.n	43fa <prvTraceGetPriorityProperty+0x26>
    43ee:	4b1b      	ldr	r3, [pc, #108]	; (445c <prvTraceGetPriorityProperty+0x88>)
    43f0:	0018      	movs	r0, r3
    43f2:	4b1b      	ldr	r3, [pc, #108]	; (4460 <prvTraceGetPriorityProperty+0x8c>)
    43f4:	4798      	blx	r3
    43f6:	2300      	movs	r3, #0
    43f8:	e02b      	b.n	4452 <prvTraceGetPriorityProperty+0x7e>
		"prvTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    43fa:	4b1a      	ldr	r3, [pc, #104]	; (4464 <prvTraceGetPriorityProperty+0x90>)
    43fc:	681a      	ldr	r2, [r3, #0]
    43fe:	1dfb      	adds	r3, r7, #7
    4400:	781b      	ldrb	r3, [r3, #0]
    4402:	2164      	movs	r1, #100	; 0x64
    4404:	18d3      	adds	r3, r2, r3
    4406:	185b      	adds	r3, r3, r1
    4408:	781b      	ldrb	r3, [r3, #0]
    440a:	1dba      	adds	r2, r7, #6
    440c:	7812      	ldrb	r2, [r2, #0]
    440e:	429a      	cmp	r2, r3
    4410:	d905      	bls.n	441e <prvTraceGetPriorityProperty+0x4a>
    4412:	4b15      	ldr	r3, [pc, #84]	; (4468 <prvTraceGetPriorityProperty+0x94>)
    4414:	0018      	movs	r0, r3
    4416:	4b12      	ldr	r3, [pc, #72]	; (4460 <prvTraceGetPriorityProperty+0x8c>)
    4418:	4798      	blx	r3
    441a:	2300      	movs	r3, #0
    441c:	e019      	b.n	4452 <prvTraceGetPriorityProperty+0x7e>
		"prvTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
    441e:	4b11      	ldr	r3, [pc, #68]	; (4464 <prvTraceGetPriorityProperty+0x90>)
    4420:	681c      	ldr	r4, [r3, #0]
    4422:	1dfb      	adds	r3, r7, #7
    4424:	781a      	ldrb	r2, [r3, #0]
    4426:	1dbb      	adds	r3, r7, #6
    4428:	781b      	ldrb	r3, [r3, #0]
    442a:	0011      	movs	r1, r2
    442c:	0018      	movs	r0, r3
    442e:	4b0f      	ldr	r3, [pc, #60]	; (446c <prvTraceGetPriorityProperty+0x98>)
    4430:	4798      	blx	r3
    4432:	0003      	movs	r3, r0
    4434:	0018      	movs	r0, r3
    4436:	4b0b      	ldr	r3, [pc, #44]	; (4464 <prvTraceGetPriorityProperty+0x90>)
    4438:	681a      	ldr	r2, [r3, #0]
    443a:	1dfb      	adds	r3, r7, #7
    443c:	781b      	ldrb	r3, [r3, #0]
    443e:	2170      	movs	r1, #112	; 0x70
    4440:	18d3      	adds	r3, r2, r3
    4442:	185b      	adds	r3, r3, r1
    4444:	781b      	ldrb	r3, [r3, #0]
    4446:	18c3      	adds	r3, r0, r3
    4448:	3301      	adds	r3, #1
    444a:	229c      	movs	r2, #156	; 0x9c
    444c:	18e3      	adds	r3, r4, r3
    444e:	189b      	adds	r3, r3, r2
    4450:	781b      	ldrb	r3, [r3, #0]
}
    4452:	0018      	movs	r0, r3
    4454:	46bd      	mov	sp, r7
    4456:	b003      	add	sp, #12
    4458:	bd90      	pop	{r4, r7, pc}
    445a:	46c0      	nop			; (mov r8, r8)
    445c:	0000f8dc 	.word	0x0000f8dc
    4460:	00004cbd 	.word	0x00004cbd
    4464:	200003f4 	.word	0x200003f4
    4468:	0000f928 	.word	0x0000f928
    446c:	000048c9 	.word	0x000048c9

00004470 <prvTraceSetObjectState>:

void prvTraceSetObjectState(uint8_t objectclass, traceHandle id, uint8_t value)
{
    4470:	b590      	push	{r4, r7, lr}
    4472:	b083      	sub	sp, #12
    4474:	af00      	add	r7, sp, #0
    4476:	0004      	movs	r4, r0
    4478:	0008      	movs	r0, r1
    447a:	0011      	movs	r1, r2
    447c:	1dfb      	adds	r3, r7, #7
    447e:	1c22      	adds	r2, r4, #0
    4480:	701a      	strb	r2, [r3, #0]
    4482:	1dbb      	adds	r3, r7, #6
    4484:	1c02      	adds	r2, r0, #0
    4486:	701a      	strb	r2, [r3, #0]
    4488:	1d7b      	adds	r3, r7, #5
    448a:	1c0a      	adds	r2, r1, #0
    448c:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    448e:	1dfb      	adds	r3, r7, #7
    4490:	781b      	ldrb	r3, [r3, #0]
    4492:	2b08      	cmp	r3, #8
    4494:	d904      	bls.n	44a0 <prvTraceSetObjectState+0x30>
    4496:	4b1a      	ldr	r3, [pc, #104]	; (4500 <prvTraceSetObjectState+0x90>)
    4498:	0018      	movs	r0, r3
    449a:	4b1a      	ldr	r3, [pc, #104]	; (4504 <prvTraceSetObjectState+0x94>)
    449c:	4798      	blx	r3
    449e:	e02b      	b.n	44f8 <prvTraceSetObjectState+0x88>
		"prvTraceSetObjectState: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    44a0:	4b19      	ldr	r3, [pc, #100]	; (4508 <prvTraceSetObjectState+0x98>)
    44a2:	681a      	ldr	r2, [r3, #0]
    44a4:	1dfb      	adds	r3, r7, #7
    44a6:	781b      	ldrb	r3, [r3, #0]
    44a8:	2164      	movs	r1, #100	; 0x64
    44aa:	18d3      	adds	r3, r2, r3
    44ac:	185b      	adds	r3, r3, r1
    44ae:	781b      	ldrb	r3, [r3, #0]
    44b0:	1dba      	adds	r2, r7, #6
    44b2:	7812      	ldrb	r2, [r2, #0]
    44b4:	429a      	cmp	r2, r3
    44b6:	d904      	bls.n	44c2 <prvTraceSetObjectState+0x52>
    44b8:	4b14      	ldr	r3, [pc, #80]	; (450c <prvTraceSetObjectState+0x9c>)
    44ba:	0018      	movs	r0, r3
    44bc:	4b11      	ldr	r3, [pc, #68]	; (4504 <prvTraceSetObjectState+0x94>)
    44be:	4798      	blx	r3
    44c0:	e01a      	b.n	44f8 <prvTraceSetObjectState+0x88>
		"prvTraceSetObjectState: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
    44c2:	4b11      	ldr	r3, [pc, #68]	; (4508 <prvTraceSetObjectState+0x98>)
    44c4:	681c      	ldr	r4, [r3, #0]
    44c6:	1dfb      	adds	r3, r7, #7
    44c8:	781a      	ldrb	r2, [r3, #0]
    44ca:	1dbb      	adds	r3, r7, #6
    44cc:	781b      	ldrb	r3, [r3, #0]
    44ce:	0011      	movs	r1, r2
    44d0:	0018      	movs	r0, r3
    44d2:	4b0f      	ldr	r3, [pc, #60]	; (4510 <prvTraceSetObjectState+0xa0>)
    44d4:	4798      	blx	r3
    44d6:	0003      	movs	r3, r0
    44d8:	0018      	movs	r0, r3
    44da:	4b0b      	ldr	r3, [pc, #44]	; (4508 <prvTraceSetObjectState+0x98>)
    44dc:	681a      	ldr	r2, [r3, #0]
    44de:	1dfb      	adds	r3, r7, #7
    44e0:	781b      	ldrb	r3, [r3, #0]
    44e2:	2170      	movs	r1, #112	; 0x70
    44e4:	18d3      	adds	r3, r2, r3
    44e6:	185b      	adds	r3, r3, r1
    44e8:	781b      	ldrb	r3, [r3, #0]
    44ea:	18c3      	adds	r3, r0, r3
    44ec:	229c      	movs	r2, #156	; 0x9c
    44ee:	18e3      	adds	r3, r4, r3
    44f0:	189b      	adds	r3, r3, r2
    44f2:	1d7a      	adds	r2, r7, #5
    44f4:	7812      	ldrb	r2, [r2, #0]
    44f6:	701a      	strb	r2, [r3, #0]
}
    44f8:	46bd      	mov	sp, r7
    44fa:	b003      	add	sp, #12
    44fc:	bd90      	pop	{r4, r7, pc}
    44fe:	46c0      	nop			; (mov r8, r8)
    4500:	0000f968 	.word	0x0000f968
    4504:	00004cbd 	.word	0x00004cbd
    4508:	200003f4 	.word	0x200003f4
    450c:	0000f9ac 	.word	0x0000f9ac
    4510:	000048c9 	.word	0x000048c9

00004514 <prvTraceGetObjectState>:

uint8_t prvTraceGetObjectState(uint8_t objectclass, traceHandle id)
{
    4514:	b590      	push	{r4, r7, lr}
    4516:	b083      	sub	sp, #12
    4518:	af00      	add	r7, sp, #0
    451a:	0002      	movs	r2, r0
    451c:	1dfb      	adds	r3, r7, #7
    451e:	701a      	strb	r2, [r3, #0]
    4520:	1dbb      	adds	r3, r7, #6
    4522:	1c0a      	adds	r2, r1, #0
    4524:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    4526:	1dfb      	adds	r3, r7, #7
    4528:	781b      	ldrb	r3, [r3, #0]
    452a:	2b08      	cmp	r3, #8
    452c:	d905      	bls.n	453a <prvTraceGetObjectState+0x26>
    452e:	4b1a      	ldr	r3, [pc, #104]	; (4598 <prvTraceGetObjectState+0x84>)
    4530:	0018      	movs	r0, r3
    4532:	4b1a      	ldr	r3, [pc, #104]	; (459c <prvTraceGetObjectState+0x88>)
    4534:	4798      	blx	r3
    4536:	2300      	movs	r3, #0
    4538:	e02a      	b.n	4590 <prvTraceGetObjectState+0x7c>
		"prvTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    453a:	4b19      	ldr	r3, [pc, #100]	; (45a0 <prvTraceGetObjectState+0x8c>)
    453c:	681a      	ldr	r2, [r3, #0]
    453e:	1dfb      	adds	r3, r7, #7
    4540:	781b      	ldrb	r3, [r3, #0]
    4542:	2164      	movs	r1, #100	; 0x64
    4544:	18d3      	adds	r3, r2, r3
    4546:	185b      	adds	r3, r3, r1
    4548:	781b      	ldrb	r3, [r3, #0]
    454a:	1dba      	adds	r2, r7, #6
    454c:	7812      	ldrb	r2, [r2, #0]
    454e:	429a      	cmp	r2, r3
    4550:	d905      	bls.n	455e <prvTraceGetObjectState+0x4a>
    4552:	4b14      	ldr	r3, [pc, #80]	; (45a4 <prvTraceGetObjectState+0x90>)
    4554:	0018      	movs	r0, r3
    4556:	4b11      	ldr	r3, [pc, #68]	; (459c <prvTraceGetObjectState+0x88>)
    4558:	4798      	blx	r3
    455a:	2300      	movs	r3, #0
    455c:	e018      	b.n	4590 <prvTraceGetObjectState+0x7c>
		"prvTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
    455e:	4b10      	ldr	r3, [pc, #64]	; (45a0 <prvTraceGetObjectState+0x8c>)
    4560:	681c      	ldr	r4, [r3, #0]
    4562:	1dfb      	adds	r3, r7, #7
    4564:	781a      	ldrb	r2, [r3, #0]
    4566:	1dbb      	adds	r3, r7, #6
    4568:	781b      	ldrb	r3, [r3, #0]
    456a:	0011      	movs	r1, r2
    456c:	0018      	movs	r0, r3
    456e:	4b0e      	ldr	r3, [pc, #56]	; (45a8 <prvTraceGetObjectState+0x94>)
    4570:	4798      	blx	r3
    4572:	0003      	movs	r3, r0
    4574:	0018      	movs	r0, r3
    4576:	4b0a      	ldr	r3, [pc, #40]	; (45a0 <prvTraceGetObjectState+0x8c>)
    4578:	681a      	ldr	r2, [r3, #0]
    457a:	1dfb      	adds	r3, r7, #7
    457c:	781b      	ldrb	r3, [r3, #0]
    457e:	2170      	movs	r1, #112	; 0x70
    4580:	18d3      	adds	r3, r2, r3
    4582:	185b      	adds	r3, r3, r1
    4584:	781b      	ldrb	r3, [r3, #0]
    4586:	18c3      	adds	r3, r0, r3
    4588:	229c      	movs	r2, #156	; 0x9c
    458a:	18e3      	adds	r3, r4, r3
    458c:	189b      	adds	r3, r3, r2
    458e:	781b      	ldrb	r3, [r3, #0]
}
    4590:	0018      	movs	r0, r3
    4592:	46bd      	mov	sp, r7
    4594:	b003      	add	sp, #12
    4596:	bd90      	pop	{r4, r7, pc}
    4598:	0000f9e8 	.word	0x0000f9e8
    459c:	00004cbd 	.word	0x00004cbd
    45a0:	200003f4 	.word	0x200003f4
    45a4:	0000fa2c 	.word	0x0000fa2c
    45a8:	000048c9 	.word	0x000048c9

000045ac <prvTraceSetTaskInstanceFinished>:

void prvTraceSetTaskInstanceFinished(traceHandle handle)
{
    45ac:	b590      	push	{r4, r7, lr}
    45ae:	b083      	sub	sp, #12
    45b0:	af00      	add	r7, sp, #0
    45b2:	0002      	movs	r2, r0
    45b4:	1dfb      	adds	r3, r7, #7
    45b6:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
    45b8:	4b11      	ldr	r3, [pc, #68]	; (4600 <prvTraceSetTaskInstanceFinished+0x54>)
    45ba:	681b      	ldr	r3, [r3, #0]
    45bc:	2267      	movs	r2, #103	; 0x67
    45be:	5c9b      	ldrb	r3, [r3, r2]
    45c0:	1dfa      	adds	r2, r7, #7
    45c2:	7812      	ldrb	r2, [r2, #0]
    45c4:	429a      	cmp	r2, r3
    45c6:	d904      	bls.n	45d2 <prvTraceSetTaskInstanceFinished+0x26>
    45c8:	4b0e      	ldr	r3, [pc, #56]	; (4604 <prvTraceSetTaskInstanceFinished+0x58>)
    45ca:	0018      	movs	r0, r3
    45cc:	4b0e      	ldr	r3, [pc, #56]	; (4608 <prvTraceSetTaskInstanceFinished+0x5c>)
    45ce:	4798      	blx	r3
    45d0:	e013      	b.n	45fa <prvTraceSetTaskInstanceFinished+0x4e>
		"prvTraceSetTaskInstanceFinished: Invalid value for handle", TRC_UNUSED);

#if (TRC_CFG_USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
    45d2:	4b0b      	ldr	r3, [pc, #44]	; (4600 <prvTraceSetTaskInstanceFinished+0x54>)
    45d4:	681c      	ldr	r4, [r3, #0]
    45d6:	1dfb      	adds	r3, r7, #7
    45d8:	781b      	ldrb	r3, [r3, #0]
    45da:	2103      	movs	r1, #3
    45dc:	0018      	movs	r0, r3
    45de:	4b0b      	ldr	r3, [pc, #44]	; (460c <prvTraceSetTaskInstanceFinished+0x60>)
    45e0:	4798      	blx	r3
    45e2:	0003      	movs	r3, r0
    45e4:	0019      	movs	r1, r3
    45e6:	4b06      	ldr	r3, [pc, #24]	; (4600 <prvTraceSetTaskInstanceFinished+0x54>)
    45e8:	681b      	ldr	r3, [r3, #0]
    45ea:	2273      	movs	r2, #115	; 0x73
    45ec:	5c9b      	ldrb	r3, [r3, r2]
    45ee:	18cb      	adds	r3, r1, r3
    45f0:	229c      	movs	r2, #156	; 0x9c
    45f2:	18e3      	adds	r3, r4, r3
    45f4:	189b      	adds	r3, r3, r2
    45f6:	2200      	movs	r2, #0
    45f8:	701a      	strb	r2, [r3, #0]
#endif
}
    45fa:	46bd      	mov	sp, r7
    45fc:	b003      	add	sp, #12
    45fe:	bd90      	pop	{r4, r7, pc}
    4600:	200003f4 	.word	0x200003f4
    4604:	0000fa68 	.word	0x0000fa68
    4608:	00004cbd 	.word	0x00004cbd
    460c:	000048c9 	.word	0x000048c9

00004610 <prvTraceInitTraceData>:
 ******************************************************************************/
RecorderDataType* RecorderDataPtr = NULL;

/* This version of the function dynamically allocates the trace data */
void prvTraceInitTraceData()
{	
    4610:	b580      	push	{r7, lr}
    4612:	af00      	add	r7, sp, #0
	
	if (RecorderDataPtr == NULL)
    4614:	4b75      	ldr	r3, [pc, #468]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4616:	681b      	ldr	r3, [r3, #0]
    4618:	2b00      	cmp	r3, #0
    461a:	d103      	bne.n	4624 <prvTraceInitTraceData+0x14>
	{
#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	RecorderDataPtr = &RecorderData;
    461c:	4b73      	ldr	r3, [pc, #460]	; (47ec <prvTraceInitTraceData+0x1dc>)
    461e:	4a74      	ldr	r2, [pc, #464]	; (47f0 <prvTraceInitTraceData+0x1e0>)
    4620:	601a      	str	r2, [r3, #0]
    4622:	e006      	b.n	4632 <prvTraceInitTraceData+0x22>
		}
#endif
	}
	else
	{
		if (RecorderDataPtr->startmarker0 == 1)
    4624:	4b71      	ldr	r3, [pc, #452]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4626:	681b      	ldr	r3, [r3, #0]
    4628:	781b      	ldrb	r3, [r3, #0]
    462a:	b2db      	uxtb	r3, r3
    462c:	2b01      	cmp	r3, #1
    462e:	d100      	bne.n	4632 <prvTraceInitTraceData+0x22>
    4630:	e0d8      	b.n	47e4 <prvTraceInitTraceData+0x1d4>
			/* Already initialized */
			return;
		}
	}
	
	init_hwtc_count = TRC_HWTC_COUNT;
    4632:	4b70      	ldr	r3, [pc, #448]	; (47f4 <prvTraceInitTraceData+0x1e4>)
    4634:	681a      	ldr	r2, [r3, #0]
    4636:	4b70      	ldr	r3, [pc, #448]	; (47f8 <prvTraceInitTraceData+0x1e8>)
    4638:	601a      	str	r2, [r3, #0]
		
	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
    463a:	4b6c      	ldr	r3, [pc, #432]	; (47ec <prvTraceInitTraceData+0x1dc>)
    463c:	681b      	ldr	r3, [r3, #0]
    463e:	4a6f      	ldr	r2, [pc, #444]	; (47fc <prvTraceInitTraceData+0x1ec>)
    4640:	2100      	movs	r1, #0
    4642:	0018      	movs	r0, r3
    4644:	4b6e      	ldr	r3, [pc, #440]	; (4800 <prvTraceInitTraceData+0x1f0>)
    4646:	4798      	blx	r3
	
	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
    4648:	4b68      	ldr	r3, [pc, #416]	; (47ec <prvTraceInitTraceData+0x1dc>)
    464a:	681b      	ldr	r3, [r3, #0]
    464c:	4a6d      	ldr	r2, [pc, #436]	; (4804 <prvTraceInitTraceData+0x1f4>)
    464e:	819a      	strh	r2, [r3, #12]
	RecorderDataPtr->minor_version = TRACE_MINOR_VERSION;
    4650:	4b66      	ldr	r3, [pc, #408]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4652:	681b      	ldr	r3, [r3, #0]
    4654:	2205      	movs	r2, #5
    4656:	739a      	strb	r2, [r3, #14]
	RecorderDataPtr->irq_priority_order = TRC_IRQ_PRIORITY_ORDER;
    4658:	4b64      	ldr	r3, [pc, #400]	; (47ec <prvTraceInitTraceData+0x1dc>)
    465a:	681b      	ldr	r3, [r3, #0]
    465c:	2200      	movs	r2, #0
    465e:	73da      	strb	r2, [r3, #15]
	RecorderDataPtr->filesize = sizeof(RecorderDataType);
    4660:	4b62      	ldr	r3, [pc, #392]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4662:	681b      	ldr	r3, [r3, #0]
    4664:	4a65      	ldr	r2, [pc, #404]	; (47fc <prvTraceInitTraceData+0x1ec>)
    4666:	611a      	str	r2, [r3, #16]
	RecorderDataPtr->maxEvents = (TRC_CFG_EVENT_BUFFER_SIZE);
    4668:	4b60      	ldr	r3, [pc, #384]	; (47ec <prvTraceInitTraceData+0x1dc>)
    466a:	681b      	ldr	r3, [r3, #0]
    466c:	22c8      	movs	r2, #200	; 0xc8
    466e:	0052      	lsls	r2, r2, #1
    4670:	619a      	str	r2, [r3, #24]
	RecorderDataPtr->debugMarker0 = (int32_t) 0xF0F0F0F0;
    4672:	4b5e      	ldr	r3, [pc, #376]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4674:	681b      	ldr	r3, [r3, #0]
    4676:	4a64      	ldr	r2, [pc, #400]	; (4808 <prvTraceInitTraceData+0x1f8>)
    4678:	655a      	str	r2, [r3, #84]	; 0x54
	RecorderDataPtr->isUsing16bitHandles = TRC_CFG_USE_16BIT_OBJECT_HANDLES;
    467a:	4b5c      	ldr	r3, [pc, #368]	; (47ec <prvTraceInitTraceData+0x1dc>)
    467c:	681b      	ldr	r3, [r3, #0]
    467e:	2200      	movs	r2, #0
    4680:	659a      	str	r2, [r3, #88]	; 0x58
	RecorderDataPtr->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
    4682:	4b5a      	ldr	r3, [pc, #360]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4684:	681b      	ldr	r3, [r3, #0]
    4686:	2200      	movs	r2, #0
    4688:	635a      	str	r2, [r3, #52]	; 0x34

	/* This function is kernel specific */
	vTraceInitObjectPropertyTable();
    468a:	4b60      	ldr	r3, [pc, #384]	; (480c <prvTraceInitTraceData+0x1fc>)
    468c:	4798      	blx	r3

	RecorderDataPtr->debugMarker1 = (int32_t)0xF1F1F1F1;
    468e:	4b57      	ldr	r3, [pc, #348]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4690:	681b      	ldr	r3, [r3, #0]
    4692:	4a5f      	ldr	r2, [pc, #380]	; (4810 <prvTraceInitTraceData+0x200>)
    4694:	495f      	ldr	r1, [pc, #380]	; (4814 <prvTraceInitTraceData+0x204>)
    4696:	5099      	str	r1, [r3, r2]
	RecorderDataPtr->SymbolTable.symTableSize = (TRC_CFG_SYMBOL_TABLE_SIZE);
    4698:	4b54      	ldr	r3, [pc, #336]	; (47ec <prvTraceInitTraceData+0x1dc>)
    469a:	681a      	ldr	r2, [r3, #0]
    469c:	23ac      	movs	r3, #172	; 0xac
    469e:	00db      	lsls	r3, r3, #3
    46a0:	21c8      	movs	r1, #200	; 0xc8
    46a2:	0089      	lsls	r1, r1, #2
    46a4:	50d1      	str	r1, [r2, r3]
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
    46a6:	4b51      	ldr	r3, [pc, #324]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46a8:	681b      	ldr	r3, [r3, #0]
    46aa:	4a5b      	ldr	r2, [pc, #364]	; (4818 <prvTraceInitTraceData+0x208>)
    46ac:	2101      	movs	r1, #1
    46ae:	5099      	str	r1, [r3, r2]
#if (TRC_CFG_INCLUDE_FLOAT_SUPPORT == 1)
	RecorderDataPtr->exampleFloatEncoding = 1.0f; /* otherwise already zero */
#endif
	RecorderDataPtr->debugMarker2 = (int32_t)0xF2F2F2F2;
    46b0:	4b4e      	ldr	r3, [pc, #312]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46b2:	681a      	ldr	r2, [r3, #0]
    46b4:	2391      	movs	r3, #145	; 0x91
    46b6:	011b      	lsls	r3, r3, #4
    46b8:	4958      	ldr	r1, [pc, #352]	; (481c <prvTraceInitTraceData+0x20c>)
    46ba:	50d1      	str	r1, [r2, r3]
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
    46bc:	4b4b      	ldr	r3, [pc, #300]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46be:	681b      	ldr	r3, [r3, #0]
    46c0:	4a57      	ldr	r2, [pc, #348]	; (4820 <prvTraceInitTraceData+0x210>)
    46c2:	4694      	mov	ip, r2
    46c4:	4463      	add	r3, ip
    46c6:	4957      	ldr	r1, [pc, #348]	; (4824 <prvTraceInitTraceData+0x214>)
    46c8:	2250      	movs	r2, #80	; 0x50
    46ca:	0018      	movs	r0, r3
    46cc:	4b56      	ldr	r3, [pc, #344]	; (4828 <prvTraceInitTraceData+0x218>)
    46ce:	4798      	blx	r3
	RecorderDataPtr->debugMarker3 = (int32_t)0xF3F3F3F3;
    46d0:	4b46      	ldr	r3, [pc, #280]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46d2:	681b      	ldr	r3, [r3, #0]
    46d4:	4a55      	ldr	r2, [pc, #340]	; (482c <prvTraceInitTraceData+0x21c>)
    46d6:	4956      	ldr	r1, [pc, #344]	; (4830 <prvTraceInitTraceData+0x220>)
    46d8:	5099      	str	r1, [r3, r2]
	RecorderDataPtr->endmarker0 = 0x0A;
    46da:	4b44      	ldr	r3, [pc, #272]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46dc:	681b      	ldr	r3, [r3, #0]
    46de:	4a55      	ldr	r2, [pc, #340]	; (4834 <prvTraceInitTraceData+0x224>)
    46e0:	210a      	movs	r1, #10
    46e2:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker1 = 0x0B;
    46e4:	4b41      	ldr	r3, [pc, #260]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46e6:	681b      	ldr	r3, [r3, #0]
    46e8:	4a53      	ldr	r2, [pc, #332]	; (4838 <prvTraceInitTraceData+0x228>)
    46ea:	210b      	movs	r1, #11
    46ec:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker2 = 0x0C;
    46ee:	4b3f      	ldr	r3, [pc, #252]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46f0:	681b      	ldr	r3, [r3, #0]
    46f2:	4a52      	ldr	r2, [pc, #328]	; (483c <prvTraceInitTraceData+0x22c>)
    46f4:	210c      	movs	r1, #12
    46f6:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker3 = 0x0D;
    46f8:	4b3c      	ldr	r3, [pc, #240]	; (47ec <prvTraceInitTraceData+0x1dc>)
    46fa:	681b      	ldr	r3, [r3, #0]
    46fc:	4a50      	ldr	r2, [pc, #320]	; (4840 <prvTraceInitTraceData+0x230>)
    46fe:	210d      	movs	r1, #13
    4700:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker4 = 0x71;
    4702:	4b3a      	ldr	r3, [pc, #232]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4704:	681a      	ldr	r2, [r3, #0]
    4706:	23fb      	movs	r3, #251	; 0xfb
    4708:	011b      	lsls	r3, r3, #4
    470a:	2171      	movs	r1, #113	; 0x71
    470c:	54d1      	strb	r1, [r2, r3]
	RecorderDataPtr->endmarker5 = 0x72;
    470e:	4b37      	ldr	r3, [pc, #220]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4710:	681b      	ldr	r3, [r3, #0]
    4712:	4a4c      	ldr	r2, [pc, #304]	; (4844 <prvTraceInitTraceData+0x234>)
    4714:	2172      	movs	r1, #114	; 0x72
    4716:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker6 = 0x73;
    4718:	4b34      	ldr	r3, [pc, #208]	; (47ec <prvTraceInitTraceData+0x1dc>)
    471a:	681b      	ldr	r3, [r3, #0]
    471c:	4a4a      	ldr	r2, [pc, #296]	; (4848 <prvTraceInitTraceData+0x238>)
    471e:	2173      	movs	r1, #115	; 0x73
    4720:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker7 = 0x74;
    4722:	4b32      	ldr	r3, [pc, #200]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4724:	681b      	ldr	r3, [r3, #0]
    4726:	4a49      	ldr	r2, [pc, #292]	; (484c <prvTraceInitTraceData+0x23c>)
    4728:	2174      	movs	r1, #116	; 0x74
    472a:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker8 = 0xF1;
    472c:	4b2f      	ldr	r3, [pc, #188]	; (47ec <prvTraceInitTraceData+0x1dc>)
    472e:	681b      	ldr	r3, [r3, #0]
    4730:	4a47      	ldr	r2, [pc, #284]	; (4850 <prvTraceInitTraceData+0x240>)
    4732:	21f1      	movs	r1, #241	; 0xf1
    4734:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker9 = 0xF2;
    4736:	4b2d      	ldr	r3, [pc, #180]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4738:	681b      	ldr	r3, [r3, #0]
    473a:	4a46      	ldr	r2, [pc, #280]	; (4854 <prvTraceInitTraceData+0x244>)
    473c:	21f2      	movs	r1, #242	; 0xf2
    473e:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker10 = 0xF3;
    4740:	4b2a      	ldr	r3, [pc, #168]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4742:	681b      	ldr	r3, [r3, #0]
    4744:	4a44      	ldr	r2, [pc, #272]	; (4858 <prvTraceInitTraceData+0x248>)
    4746:	21f3      	movs	r1, #243	; 0xf3
    4748:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker11 = 0xF4;
    474a:	4b28      	ldr	r3, [pc, #160]	; (47ec <prvTraceInitTraceData+0x1dc>)
    474c:	681b      	ldr	r3, [r3, #0]
    474e:	4a43      	ldr	r2, [pc, #268]	; (485c <prvTraceInitTraceData+0x24c>)
    4750:	21f4      	movs	r1, #244	; 0xf4
    4752:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->userEventBuffer.numberOfSlots = (TRC_CFG_SEPARATE_USER_EVENT_BUFFER_SIZE);
	RecorderDataPtr->userEventBuffer.numberOfChannels = (TRC_CFG_UB_CHANNELS) + 1;
#endif

	/* Kernel specific initialization of the objectHandleStacks variable */
	vTraceInitObjectHandleStack();
    4754:	4b42      	ldr	r3, [pc, #264]	; (4860 <prvTraceInitTraceData+0x250>)
    4756:	4798      	blx	r3
	and the fields are volatile to ensure this assignment order. This to avoid any 
	chance of accidental duplicates of this elsewhere in memory.
	
	Moreover, the fields are set byte-by-byte to avoid endian issues.*/
	
	RecorderDataPtr->startmarker11 = 0xF4;
    4758:	4b24      	ldr	r3, [pc, #144]	; (47ec <prvTraceInitTraceData+0x1dc>)
    475a:	681b      	ldr	r3, [r3, #0]
    475c:	22f4      	movs	r2, #244	; 0xf4
    475e:	72da      	strb	r2, [r3, #11]
	RecorderDataPtr->startmarker10 = 0xF3;
    4760:	4b22      	ldr	r3, [pc, #136]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4762:	681b      	ldr	r3, [r3, #0]
    4764:	22f3      	movs	r2, #243	; 0xf3
    4766:	729a      	strb	r2, [r3, #10]
	RecorderDataPtr->startmarker9 = 0xF2;
    4768:	4b20      	ldr	r3, [pc, #128]	; (47ec <prvTraceInitTraceData+0x1dc>)
    476a:	681b      	ldr	r3, [r3, #0]
    476c:	22f2      	movs	r2, #242	; 0xf2
    476e:	725a      	strb	r2, [r3, #9]
	RecorderDataPtr->startmarker8 = 0xF1;
    4770:	4b1e      	ldr	r3, [pc, #120]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4772:	681b      	ldr	r3, [r3, #0]
    4774:	22f1      	movs	r2, #241	; 0xf1
    4776:	721a      	strb	r2, [r3, #8]
	RecorderDataPtr->startmarker7 = 0x74;
    4778:	4b1c      	ldr	r3, [pc, #112]	; (47ec <prvTraceInitTraceData+0x1dc>)
    477a:	681b      	ldr	r3, [r3, #0]
    477c:	2274      	movs	r2, #116	; 0x74
    477e:	71da      	strb	r2, [r3, #7]
	RecorderDataPtr->startmarker6 = 0x73;
    4780:	4b1a      	ldr	r3, [pc, #104]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4782:	681b      	ldr	r3, [r3, #0]
    4784:	2273      	movs	r2, #115	; 0x73
    4786:	719a      	strb	r2, [r3, #6]
	RecorderDataPtr->startmarker5 = 0x72;
    4788:	4b18      	ldr	r3, [pc, #96]	; (47ec <prvTraceInitTraceData+0x1dc>)
    478a:	681b      	ldr	r3, [r3, #0]
    478c:	2272      	movs	r2, #114	; 0x72
    478e:	715a      	strb	r2, [r3, #5]
	RecorderDataPtr->startmarker4 = 0x71;
    4790:	4b16      	ldr	r3, [pc, #88]	; (47ec <prvTraceInitTraceData+0x1dc>)
    4792:	681b      	ldr	r3, [r3, #0]
    4794:	2271      	movs	r2, #113	; 0x71
    4796:	711a      	strb	r2, [r3, #4]
	RecorderDataPtr->startmarker3 = 0x04;
    4798:	4b14      	ldr	r3, [pc, #80]	; (47ec <prvTraceInitTraceData+0x1dc>)
    479a:	681b      	ldr	r3, [r3, #0]
    479c:	2204      	movs	r2, #4
    479e:	70da      	strb	r2, [r3, #3]
	RecorderDataPtr->startmarker2 = 0x03;
    47a0:	4b12      	ldr	r3, [pc, #72]	; (47ec <prvTraceInitTraceData+0x1dc>)
    47a2:	681b      	ldr	r3, [r3, #0]
    47a4:	2203      	movs	r2, #3
    47a6:	709a      	strb	r2, [r3, #2]
	RecorderDataPtr->startmarker1 = 0x02;	
    47a8:	4b10      	ldr	r3, [pc, #64]	; (47ec <prvTraceInitTraceData+0x1dc>)
    47aa:	681b      	ldr	r3, [r3, #0]
    47ac:	2202      	movs	r2, #2
    47ae:	705a      	strb	r2, [r3, #1]
	RecorderDataPtr->startmarker0 = 0x01; 
    47b0:	4b0e      	ldr	r3, [pc, #56]	; (47ec <prvTraceInitTraceData+0x1dc>)
    47b2:	681b      	ldr	r3, [r3, #0]
    47b4:	2201      	movs	r2, #1
    47b6:	701a      	strb	r2, [r3, #0]

	if (traceErrorMessage != NULL)
    47b8:	4b2a      	ldr	r3, [pc, #168]	; (4864 <prvTraceInitTraceData+0x254>)
    47ba:	681b      	ldr	r3, [r3, #0]
    47bc:	2b00      	cmp	r3, #0
    47be:	d012      	beq.n	47e6 <prvTraceInitTraceData+0x1d6>
	{
		// An error was detected before vTraceEnable was called, make sure this is stored in the trace data.
		prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
    47c0:	4b0a      	ldr	r3, [pc, #40]	; (47ec <prvTraceInitTraceData+0x1dc>)
    47c2:	681b      	ldr	r3, [r3, #0]
    47c4:	4a16      	ldr	r2, [pc, #88]	; (4820 <prvTraceInitTraceData+0x210>)
    47c6:	1898      	adds	r0, r3, r2
    47c8:	4b26      	ldr	r3, [pc, #152]	; (4864 <prvTraceInitTraceData+0x254>)
    47ca:	681b      	ldr	r3, [r3, #0]
    47cc:	2250      	movs	r2, #80	; 0x50
    47ce:	0019      	movs	r1, r3
    47d0:	4b15      	ldr	r3, [pc, #84]	; (4828 <prvTraceInitTraceData+0x218>)
    47d2:	4798      	blx	r3
		RecorderDataPtr->internalErrorOccured = 1;
    47d4:	4b05      	ldr	r3, [pc, #20]	; (47ec <prvTraceInitTraceData+0x1dc>)
    47d6:	681b      	ldr	r3, [r3, #0]
    47d8:	4a23      	ldr	r2, [pc, #140]	; (4868 <prvTraceInitTraceData+0x258>)
    47da:	2101      	movs	r1, #1
    47dc:	5099      	str	r1, [r3, r2]
		vTraceStop();
    47de:	4b23      	ldr	r3, [pc, #140]	; (486c <prvTraceInitTraceData+0x25c>)
    47e0:	4798      	blx	r3
    47e2:	e000      	b.n	47e6 <prvTraceInitTraceData+0x1d6>
			return;
    47e4:	46c0      	nop			; (mov r8, r8)

	
#ifdef TRC_PORT_SPECIFIC_INIT
	TRC_PORT_SPECIFIC_INIT();
#endif
}
    47e6:	46bd      	mov	sp, r7
    47e8:	bd80      	pop	{r7, pc}
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	200003f4 	.word	0x200003f4
    47f0:	200039a4 	.word	0x200039a4
    47f4:	e000e018 	.word	0xe000e018
    47f8:	2000495c 	.word	0x2000495c
    47fc:	00000fb8 	.word	0x00000fb8
    4800:	0000ddb7 	.word	0x0000ddb7
    4804:	00001aa1 	.word	0x00001aa1
    4808:	f0f0f0f0 	.word	0xf0f0f0f0
    480c:	00003795 	.word	0x00003795
    4810:	0000055c 	.word	0x0000055c
    4814:	f1f1f1f1 	.word	0xf1f1f1f1
    4818:	00000564 	.word	0x00000564
    481c:	f2f2f2f2 	.word	0xf2f2f2f2
    4820:	00000914 	.word	0x00000914
    4824:	0000fab0 	.word	0x0000fab0
    4828:	00004b89 	.word	0x00004b89
    482c:	00000964 	.word	0x00000964
    4830:	f3f3f3f3 	.word	0xf3f3f3f3
    4834:	00000fac 	.word	0x00000fac
    4838:	00000fad 	.word	0x00000fad
    483c:	00000fae 	.word	0x00000fae
    4840:	00000faf 	.word	0x00000faf
    4844:	00000fb1 	.word	0x00000fb1
    4848:	00000fb2 	.word	0x00000fb2
    484c:	00000fb3 	.word	0x00000fb3
    4850:	00000fb4 	.word	0x00000fb4
    4854:	00000fb5 	.word	0x00000fb5
    4858:	00000fb6 	.word	0x00000fb6
    485c:	00000fb7 	.word	0x00000fb7
    4860:	00003935 	.word	0x00003935
    4864:	20000354 	.word	0x20000354
    4868:	0000090c 	.word	0x0000090c
    486c:	00003b9d 	.word	0x00003b9d

00004870 <prvTraceNextFreeEventBufferSlot>:


void* prvTraceNextFreeEventBufferSlot(void)
{
    4870:	b580      	push	{r7, lr}
    4872:	af00      	add	r7, sp, #0
	if (! RecorderDataPtr->recorderActive)
    4874:	4b10      	ldr	r3, [pc, #64]	; (48b8 <prvTraceNextFreeEventBufferSlot+0x48>)
    4876:	681b      	ldr	r3, [r3, #0]
    4878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    487a:	2b00      	cmp	r3, #0
    487c:	d101      	bne.n	4882 <prvTraceNextFreeEventBufferSlot+0x12>
	{
		/* If an XTS or XPS event prior to the main event has filled the buffer
		before saving the main event, and store mode is "stop when full". */
		return NULL;
    487e:	2300      	movs	r3, #0
    4880:	e016      	b.n	48b0 <prvTraceNextFreeEventBufferSlot+0x40>
	}

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
    4882:	4b0d      	ldr	r3, [pc, #52]	; (48b8 <prvTraceNextFreeEventBufferSlot+0x48>)
    4884:	681b      	ldr	r3, [r3, #0]
    4886:	69da      	ldr	r2, [r3, #28]
    4888:	2390      	movs	r3, #144	; 0x90
    488a:	33ff      	adds	r3, #255	; 0xff
    488c:	429a      	cmp	r2, r3
    488e:	d905      	bls.n	489c <prvTraceNextFreeEventBufferSlot+0x2c>
	{
		prvTraceError("Attempt to index outside event buffer!");
    4890:	4b0a      	ldr	r3, [pc, #40]	; (48bc <prvTraceNextFreeEventBufferSlot+0x4c>)
    4892:	0018      	movs	r0, r3
    4894:	4b0a      	ldr	r3, [pc, #40]	; (48c0 <prvTraceNextFreeEventBufferSlot+0x50>)
    4896:	4798      	blx	r3
		return NULL;
    4898:	2300      	movs	r3, #0
    489a:	e009      	b.n	48b0 <prvTraceNextFreeEventBufferSlot+0x40>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
    489c:	4b06      	ldr	r3, [pc, #24]	; (48b8 <prvTraceNextFreeEventBufferSlot+0x48>)
    489e:	681a      	ldr	r2, [r3, #0]
    48a0:	4b05      	ldr	r3, [pc, #20]	; (48b8 <prvTraceNextFreeEventBufferSlot+0x48>)
    48a2:	681b      	ldr	r3, [r3, #0]
    48a4:	69db      	ldr	r3, [r3, #28]
    48a6:	009b      	lsls	r3, r3, #2
    48a8:	4906      	ldr	r1, [pc, #24]	; (48c4 <prvTraceNextFreeEventBufferSlot+0x54>)
    48aa:	468c      	mov	ip, r1
    48ac:	4463      	add	r3, ip
    48ae:	18d3      	adds	r3, r2, r3
}
    48b0:	0018      	movs	r0, r3
    48b2:	46bd      	mov	sp, r7
    48b4:	bd80      	pop	{r7, pc}
    48b6:	46c0      	nop			; (mov r8, r8)
    48b8:	200003f4 	.word	0x200003f4
    48bc:	0000fac4 	.word	0x0000fac4
    48c0:	00004cbd 	.word	0x00004cbd
    48c4:	00000968 	.word	0x00000968

000048c8 <uiIndexOfObject>:

uint16_t uiIndexOfObject(traceHandle objecthandle, uint8_t objectclass)
{
    48c8:	b580      	push	{r7, lr}
    48ca:	b082      	sub	sp, #8
    48cc:	af00      	add	r7, sp, #0
    48ce:	0002      	movs	r2, r0
    48d0:	1dfb      	adds	r3, r7, #7
    48d2:	701a      	strb	r2, [r3, #0]
    48d4:	1dbb      	adds	r3, r7, #6
    48d6:	1c0a      	adds	r2, r1, #0
    48d8:	701a      	strb	r2, [r3, #0]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
    48da:	1dbb      	adds	r3, r7, #6
    48dc:	781b      	ldrb	r3, [r3, #0]
    48de:	2b08      	cmp	r3, #8
    48e0:	d905      	bls.n	48ee <uiIndexOfObject+0x26>
    48e2:	4b2a      	ldr	r3, [pc, #168]	; (498c <uiIndexOfObject+0xc4>)
    48e4:	0018      	movs	r0, r3
    48e6:	4b2a      	ldr	r3, [pc, #168]	; (4990 <uiIndexOfObject+0xc8>)
    48e8:	4798      	blx	r3
    48ea:	2300      	movs	r3, #0
    48ec:	e049      	b.n	4982 <uiIndexOfObject+0xba>
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
    48ee:	1dfb      	adds	r3, r7, #7
    48f0:	781b      	ldrb	r3, [r3, #0]
    48f2:	2b00      	cmp	r3, #0
    48f4:	d00b      	beq.n	490e <uiIndexOfObject+0x46>
    48f6:	4b27      	ldr	r3, [pc, #156]	; (4994 <uiIndexOfObject+0xcc>)
    48f8:	681a      	ldr	r2, [r3, #0]
    48fa:	1dbb      	adds	r3, r7, #6
    48fc:	781b      	ldrb	r3, [r3, #0]
    48fe:	2164      	movs	r1, #100	; 0x64
    4900:	18d3      	adds	r3, r2, r3
    4902:	185b      	adds	r3, r3, r1
    4904:	781b      	ldrb	r3, [r3, #0]
    4906:	1dfa      	adds	r2, r7, #7
    4908:	7812      	ldrb	r2, [r2, #0]
    490a:	429a      	cmp	r2, r3
    490c:	d905      	bls.n	491a <uiIndexOfObject+0x52>
    490e:	4b22      	ldr	r3, [pc, #136]	; (4998 <uiIndexOfObject+0xd0>)
    4910:	0018      	movs	r0, r3
    4912:	4b1f      	ldr	r3, [pc, #124]	; (4990 <uiIndexOfObject+0xc8>)
    4914:	4798      	blx	r3
    4916:	2300      	movs	r3, #0
    4918:	e033      	b.n	4982 <uiIndexOfObject+0xba>
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
    491a:	1dbb      	adds	r3, r7, #6
    491c:	781b      	ldrb	r3, [r3, #0]
    491e:	2b08      	cmp	r3, #8
    4920:	d82a      	bhi.n	4978 <uiIndexOfObject+0xb0>
    4922:	1dfb      	adds	r3, r7, #7
    4924:	781b      	ldrb	r3, [r3, #0]
    4926:	2b00      	cmp	r3, #0
    4928:	d026      	beq.n	4978 <uiIndexOfObject+0xb0>
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
    492a:	4b1a      	ldr	r3, [pc, #104]	; (4994 <uiIndexOfObject+0xcc>)
    492c:	681a      	ldr	r2, [r3, #0]
    492e:	1dbb      	adds	r3, r7, #6
    4930:	781b      	ldrb	r3, [r3, #0]
    4932:	2164      	movs	r1, #100	; 0x64
    4934:	18d3      	adds	r3, r2, r3
    4936:	185b      	adds	r3, r3, r1
    4938:	781b      	ldrb	r3, [r3, #0]
	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
    493a:	1dfa      	adds	r2, r7, #7
    493c:	7812      	ldrb	r2, [r2, #0]
    493e:	429a      	cmp	r2, r3
    4940:	d81a      	bhi.n	4978 <uiIndexOfObject+0xb0>
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
    4942:	4b14      	ldr	r3, [pc, #80]	; (4994 <uiIndexOfObject+0xcc>)
    4944:	681a      	ldr	r2, [r3, #0]
    4946:	1dbb      	adds	r3, r7, #6
    4948:	781b      	ldrb	r3, [r3, #0]
    494a:	3340      	adds	r3, #64	; 0x40
    494c:	005b      	lsls	r3, r3, #1
    494e:	18d3      	adds	r3, r2, r3
    4950:	3308      	adds	r3, #8
    4952:	881a      	ldrh	r2, [r3, #0]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
    4954:	4b0f      	ldr	r3, [pc, #60]	; (4994 <uiIndexOfObject+0xcc>)
    4956:	6819      	ldr	r1, [r3, #0]
    4958:	1dbb      	adds	r3, r7, #6
    495a:	781b      	ldrb	r3, [r3, #0]
    495c:	207c      	movs	r0, #124	; 0x7c
    495e:	18cb      	adds	r3, r1, r3
    4960:	181b      	adds	r3, r3, r0
    4962:	781b      	ldrb	r3, [r3, #0]
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
    4964:	b29b      	uxth	r3, r3
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
    4966:	1df9      	adds	r1, r7, #7
    4968:	7809      	ldrb	r1, [r1, #0]
    496a:	3901      	subs	r1, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
    496c:	b289      	uxth	r1, r1
    496e:	434b      	muls	r3, r1
    4970:	b29b      	uxth	r3, r3
    4972:	18d3      	adds	r3, r2, r3
    4974:	b29b      	uxth	r3, r3
    4976:	e004      	b.n	4982 <uiIndexOfObject+0xba>
	}

	prvTraceError("Object table lookup with invalid object handle or object class!");
    4978:	4b08      	ldr	r3, [pc, #32]	; (499c <uiIndexOfObject+0xd4>)
    497a:	0018      	movs	r0, r3
    497c:	4b04      	ldr	r3, [pc, #16]	; (4990 <uiIndexOfObject+0xc8>)
    497e:	4798      	blx	r3
	return 0;
    4980:	2300      	movs	r3, #0
}
    4982:	0018      	movs	r0, r3
    4984:	46bd      	mov	sp, r7
    4986:	b002      	add	sp, #8
    4988:	bd80      	pop	{r7, pc}
    498a:	46c0      	nop			; (mov r8, r8)
    498c:	0000faec 	.word	0x0000faec
    4990:	00004cbd 	.word	0x00004cbd
    4994:	200003f4 	.word	0x200003f4
    4998:	0000fb2c 	.word	0x0000fb2c
    499c:	0000fb6c 	.word	0x0000fb6c

000049a0 <prvTraceGetObjectHandle>:

traceHandle prvTraceGetObjectHandle(traceObjectClass objectclass)
{
    49a0:	b580      	push	{r7, lr}
    49a2:	b088      	sub	sp, #32
    49a4:	af00      	add	r7, sp, #0
    49a6:	0002      	movs	r2, r0
    49a8:	1dfb      	adds	r3, r7, #7
    49aa:	701a      	strb	r2, [r3, #0]
	traceHandle handle;
	static int indexOfHandle;

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
    49ac:	4b5a      	ldr	r3, [pc, #360]	; (4b18 <prvTraceGetObjectHandle+0x178>)
    49ae:	681b      	ldr	r3, [r3, #0]
    49b0:	2b00      	cmp	r3, #0
    49b2:	d105      	bne.n	49c0 <prvTraceGetObjectHandle+0x20>
    49b4:	4b59      	ldr	r3, [pc, #356]	; (4b1c <prvTraceGetObjectHandle+0x17c>)
    49b6:	0018      	movs	r0, r3
    49b8:	4b59      	ldr	r3, [pc, #356]	; (4b20 <prvTraceGetObjectHandle+0x180>)
    49ba:	4798      	blx	r3
    49bc:	2300      	movs	r3, #0
    49be:	e0a7      	b.n	4b10 <prvTraceGetObjectHandle+0x170>
	
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
    49c0:	1dfb      	adds	r3, r7, #7
    49c2:	781b      	ldrb	r3, [r3, #0]
    49c4:	2b08      	cmp	r3, #8
    49c6:	d905      	bls.n	49d4 <prvTraceGetObjectHandle+0x34>
    49c8:	4b56      	ldr	r3, [pc, #344]	; (4b24 <prvTraceGetObjectHandle+0x184>)
    49ca:	0018      	movs	r0, r3
    49cc:	4b54      	ldr	r3, [pc, #336]	; (4b20 <prvTraceGetObjectHandle+0x180>)
    49ce:	4798      	blx	r3
    49d0:	2300      	movs	r3, #0
    49d2:	e09d      	b.n	4b10 <prvTraceGetObjectHandle+0x170>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49d4:	f3ef 8310 	mrs	r3, PRIMASK
    49d8:	60fb      	str	r3, [r7, #12]
  return(result);
    49da:	68fb      	ldr	r3, [r7, #12]
		"prvTraceGetObjectHandle: Invalid value for objectclass", (traceHandle)0);

	trcCRITICAL_SECTION_BEGIN();
    49dc:	61bb      	str	r3, [r7, #24]
    49de:	2301      	movs	r3, #1
    49e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    49e2:	693b      	ldr	r3, [r7, #16]
    49e4:	f383 8810 	msr	PRIMASK, r3
    49e8:	4b4f      	ldr	r3, [pc, #316]	; (4b28 <prvTraceGetObjectHandle+0x188>)
    49ea:	681b      	ldr	r3, [r3, #0]
    49ec:	1c5a      	adds	r2, r3, #1
    49ee:	4b4e      	ldr	r3, [pc, #312]	; (4b28 <prvTraceGetObjectHandle+0x188>)
    49f0:	601a      	str	r2, [r3, #0]
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
    49f2:	1dfb      	adds	r3, r7, #7
    49f4:	781a      	ldrb	r2, [r3, #0]
    49f6:	4b4d      	ldr	r3, [pc, #308]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    49f8:	0052      	lsls	r2, r2, #1
    49fa:	5ad3      	ldrh	r3, [r2, r3]
    49fc:	001a      	movs	r2, r3
    49fe:	4b4c      	ldr	r3, [pc, #304]	; (4b30 <prvTraceGetObjectHandle+0x190>)
    4a00:	601a      	str	r2, [r3, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
    4a02:	4b4b      	ldr	r3, [pc, #300]	; (4b30 <prvTraceGetObjectHandle+0x190>)
    4a04:	681b      	ldr	r3, [r3, #0]
    4a06:	4a49      	ldr	r2, [pc, #292]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a08:	2148      	movs	r1, #72	; 0x48
    4a0a:	18d3      	adds	r3, r2, r3
    4a0c:	185b      	adds	r3, r3, r1
    4a0e:	781b      	ldrb	r3, [r3, #0]
    4a10:	2b00      	cmp	r3, #0
    4a12:	d117      	bne.n	4a44 <prvTraceGetObjectHandle+0xa4>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
    4a14:	4b46      	ldr	r3, [pc, #280]	; (4b30 <prvTraceGetObjectHandle+0x190>)
    4a16:	681a      	ldr	r2, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
    4a18:	4b45      	ldr	r3, [pc, #276]	; (4b30 <prvTraceGetObjectHandle+0x190>)
    4a1a:	681b      	ldr	r3, [r3, #0]
    4a1c:	b2d9      	uxtb	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass]);
    4a1e:	1dfb      	adds	r3, r7, #7
    4a20:	781b      	ldrb	r3, [r3, #0]
    4a22:	4842      	ldr	r0, [pc, #264]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a24:	3308      	adds	r3, #8
    4a26:	005b      	lsls	r3, r3, #1
    4a28:	18c3      	adds	r3, r0, r3
    4a2a:	3302      	adds	r3, #2
    4a2c:	881b      	ldrh	r3, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
    4a2e:	b2db      	uxtb	r3, r3
    4a30:	1acb      	subs	r3, r1, r3
    4a32:	b2db      	uxtb	r3, r3
    4a34:	3301      	adds	r3, #1
    4a36:	b2d8      	uxtb	r0, r3
		objectHandleStacks.objectHandles[indexOfHandle] =
    4a38:	4b3c      	ldr	r3, [pc, #240]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a3a:	2148      	movs	r1, #72	; 0x48
    4a3c:	189b      	adds	r3, r3, r2
    4a3e:	185b      	adds	r3, r3, r1
    4a40:	1c02      	adds	r2, r0, #0
    4a42:	701a      	strb	r2, [r3, #0]
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    4a44:	4b3a      	ldr	r3, [pc, #232]	; (4b30 <prvTraceGetObjectHandle+0x190>)
    4a46:	681a      	ldr	r2, [r3, #0]
    4a48:	231f      	movs	r3, #31
    4a4a:	18fb      	adds	r3, r7, r3
    4a4c:	4937      	ldr	r1, [pc, #220]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a4e:	2048      	movs	r0, #72	; 0x48
    4a50:	188a      	adds	r2, r1, r2
    4a52:	1812      	adds	r2, r2, r0
    4a54:	7812      	ldrb	r2, [r2, #0]
    4a56:	701a      	strb	r2, [r3, #0]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
    4a58:	1dfb      	adds	r3, r7, #7
    4a5a:	781a      	ldrb	r2, [r3, #0]
    4a5c:	4b33      	ldr	r3, [pc, #204]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a5e:	0052      	lsls	r2, r2, #1
    4a60:	5ad2      	ldrh	r2, [r2, r3]
		> objectHandleStacks.highestIndexOfClass[objectclass])
    4a62:	1dfb      	adds	r3, r7, #7
    4a64:	781b      	ldrb	r3, [r3, #0]
    4a66:	4931      	ldr	r1, [pc, #196]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a68:	3310      	adds	r3, #16
    4a6a:	005b      	lsls	r3, r3, #1
    4a6c:	18cb      	adds	r3, r1, r3
    4a6e:	3304      	adds	r3, #4
    4a70:	881b      	ldrh	r3, [r3, #0]
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
    4a72:	429a      	cmp	r2, r3
    4a74:	d90d      	bls.n	4a92 <prvTraceGetObjectHandle+0xf2>
	{
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
    4a76:	1dfb      	adds	r3, r7, #7
    4a78:	781b      	ldrb	r3, [r3, #0]
    4a7a:	0018      	movs	r0, r3
    4a7c:	4b2d      	ldr	r3, [pc, #180]	; (4b34 <prvTraceGetObjectHandle+0x194>)
    4a7e:	4798      	blx	r3
    4a80:	0003      	movs	r3, r0
    4a82:	0018      	movs	r0, r3
    4a84:	4b26      	ldr	r3, [pc, #152]	; (4b20 <prvTraceGetObjectHandle+0x180>)
    4a86:	4798      	blx	r3
		handle = 0;
    4a88:	231f      	movs	r3, #31
    4a8a:	18fb      	adds	r3, r7, r3
    4a8c:	2200      	movs	r2, #0
    4a8e:	701a      	strb	r2, [r3, #0]
    4a90:	e031      	b.n	4af6 <prvTraceGetObjectHandle+0x156>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
    4a92:	1dfb      	adds	r3, r7, #7
    4a94:	781b      	ldrb	r3, [r3, #0]
    4a96:	4a25      	ldr	r2, [pc, #148]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4a98:	0059      	lsls	r1, r3, #1
    4a9a:	5a8a      	ldrh	r2, [r1, r2]
    4a9c:	3201      	adds	r2, #1
    4a9e:	b291      	uxth	r1, r2
    4aa0:	4a22      	ldr	r2, [pc, #136]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4aa2:	005b      	lsls	r3, r3, #1
    4aa4:	5299      	strh	r1, [r3, r2]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
    4aa6:	1dfb      	adds	r3, r7, #7
    4aa8:	781a      	ldrb	r2, [r3, #0]
    4aaa:	4b20      	ldr	r3, [pc, #128]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4aac:	0052      	lsls	r2, r2, #1
    4aae:	5ad3      	ldrh	r3, [r2, r3]
    4ab0:	0019      	movs	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
    4ab2:	1dfb      	adds	r3, r7, #7
    4ab4:	781b      	ldrb	r3, [r3, #0]
    4ab6:	4a1d      	ldr	r2, [pc, #116]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4ab8:	3308      	adds	r3, #8
    4aba:	005b      	lsls	r3, r3, #1
    4abc:	18d3      	adds	r3, r2, r3
    4abe:	3302      	adds	r3, #2
    4ac0:	881b      	ldrh	r3, [r3, #0]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
    4ac2:	1acb      	subs	r3, r1, r3
    4ac4:	617b      	str	r3, [r7, #20]

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
    4ac6:	1dfb      	adds	r3, r7, #7
    4ac8:	781b      	ldrb	r3, [r3, #0]
    4aca:	4a18      	ldr	r2, [pc, #96]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4acc:	3318      	adds	r3, #24
    4ace:	005b      	lsls	r3, r3, #1
    4ad0:	18d3      	adds	r3, r2, r3
    4ad2:	3306      	adds	r3, #6
    4ad4:	881b      	ldrh	r3, [r3, #0]
    4ad6:	001a      	movs	r2, r3
		if (hndCount >
    4ad8:	697b      	ldr	r3, [r7, #20]
    4ada:	429a      	cmp	r2, r3
    4adc:	da0b      	bge.n	4af6 <prvTraceGetObjectHandle+0x156>
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
    4ade:	1dfb      	adds	r3, r7, #7
    4ae0:	781b      	ldrb	r3, [r3, #0]
				(traceHandle)hndCount;
    4ae2:	697a      	ldr	r2, [r7, #20]
    4ae4:	b2d2      	uxtb	r2, r2
    4ae6:	b291      	uxth	r1, r2
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
    4ae8:	4a10      	ldr	r2, [pc, #64]	; (4b2c <prvTraceGetObjectHandle+0x18c>)
    4aea:	3318      	adds	r3, #24
    4aec:	005b      	lsls	r3, r3, #1
    4aee:	18d3      	adds	r3, r2, r3
    4af0:	3306      	adds	r3, #6
    4af2:	1c0a      	adds	r2, r1, #0
    4af4:	801a      	strh	r2, [r3, #0]
		}
	}
	trcCRITICAL_SECTION_END();
    4af6:	4b0c      	ldr	r3, [pc, #48]	; (4b28 <prvTraceGetObjectHandle+0x188>)
    4af8:	681b      	ldr	r3, [r3, #0]
    4afa:	1e5a      	subs	r2, r3, #1
    4afc:	4b0a      	ldr	r3, [pc, #40]	; (4b28 <prvTraceGetObjectHandle+0x188>)
    4afe:	601a      	str	r2, [r3, #0]
    4b00:	69bb      	ldr	r3, [r7, #24]
    4b02:	60bb      	str	r3, [r7, #8]
    4b04:	68bb      	ldr	r3, [r7, #8]
    4b06:	f383 8810 	msr	PRIMASK, r3

	return handle;
    4b0a:	231f      	movs	r3, #31
    4b0c:	18fb      	adds	r3, r7, r3
    4b0e:	781b      	ldrb	r3, [r3, #0]
}
    4b10:	0018      	movs	r0, r3
    4b12:	46bd      	mov	sp, r7
    4b14:	b008      	add	sp, #32
    4b16:	bd80      	pop	{r7, pc}
    4b18:	200003f4 	.word	0x200003f4
    4b1c:	0000efcc 	.word	0x0000efcc
    4b20:	00004cbd 	.word	0x00004cbd
    4b24:	0000fbac 	.word	0x0000fbac
    4b28:	2000034c 	.word	0x2000034c
    4b2c:	20000364 	.word	0x20000364
    4b30:	200003f8 	.word	0x200003f8
    4b34:	000039f9 	.word	0x000039f9

00004b38 <prvMarkObjectAsUsed>:
 * Sets an "is used flag" on object creation, using the first byte of the name
 * field. This allows for counting the number of used Object Table slots, even
 * if no names have been set.
 ******************************************************************************/
void prvMarkObjectAsUsed(traceObjectClass objectclass, traceHandle handle)
{
    4b38:	b590      	push	{r4, r7, lr}
    4b3a:	b085      	sub	sp, #20
    4b3c:	af00      	add	r7, sp, #0
    4b3e:	0002      	movs	r2, r0
    4b40:	1dfb      	adds	r3, r7, #7
    4b42:	701a      	strb	r2, [r3, #0]
    4b44:	1dbb      	adds	r3, r7, #6
    4b46:	1c0a      	adds	r2, r1, #0
    4b48:	701a      	strb	r2, [r3, #0]
	uint16_t idx = uiIndexOfObject(handle, objectclass);
    4b4a:	230e      	movs	r3, #14
    4b4c:	18fc      	adds	r4, r7, r3
    4b4e:	1dfb      	adds	r3, r7, #7
    4b50:	781a      	ldrb	r2, [r3, #0]
    4b52:	1dbb      	adds	r3, r7, #6
    4b54:	781b      	ldrb	r3, [r3, #0]
    4b56:	0011      	movs	r1, r2
    4b58:	0018      	movs	r0, r3
    4b5a:	4b09      	ldr	r3, [pc, #36]	; (4b80 <prvMarkObjectAsUsed+0x48>)
    4b5c:	4798      	blx	r3
    4b5e:	0003      	movs	r3, r0
    4b60:	8023      	strh	r3, [r4, #0]
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
    4b62:	4b08      	ldr	r3, [pc, #32]	; (4b84 <prvMarkObjectAsUsed+0x4c>)
    4b64:	681a      	ldr	r2, [r3, #0]
    4b66:	230e      	movs	r3, #14
    4b68:	18fb      	adds	r3, r7, r3
    4b6a:	881b      	ldrh	r3, [r3, #0]
    4b6c:	219c      	movs	r1, #156	; 0x9c
    4b6e:	18d3      	adds	r3, r2, r3
    4b70:	185b      	adds	r3, r3, r1
    4b72:	2201      	movs	r2, #1
    4b74:	701a      	strb	r2, [r3, #0]
}
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	46bd      	mov	sp, r7
    4b7a:	b005      	add	sp, #20
    4b7c:	bd90      	pop	{r4, r7, pc}
    4b7e:	46c0      	nop			; (mov r8, r8)
    4b80:	000048c9 	.word	0x000048c9
    4b84:	200003f4 	.word	0x200003f4

00004b88 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
    4b88:	b580      	push	{r7, lr}
    4b8a:	b086      	sub	sp, #24
    4b8c:	af00      	add	r7, sp, #0
    4b8e:	60f8      	str	r0, [r7, #12]
    4b90:	60b9      	str	r1, [r7, #8]
    4b92:	607a      	str	r2, [r7, #4]
	uint32_t i;
	for (i = 0; i < maxLength; i++)
    4b94:	2300      	movs	r3, #0
    4b96:	617b      	str	r3, [r7, #20]
    4b98:	e010      	b.n	4bbc <prvStrncpy+0x34>
	{
		dst[i] = src[i];
    4b9a:	68fa      	ldr	r2, [r7, #12]
    4b9c:	697b      	ldr	r3, [r7, #20]
    4b9e:	18d3      	adds	r3, r2, r3
    4ba0:	68b9      	ldr	r1, [r7, #8]
    4ba2:	697a      	ldr	r2, [r7, #20]
    4ba4:	188a      	adds	r2, r1, r2
    4ba6:	7812      	ldrb	r2, [r2, #0]
    4ba8:	701a      	strb	r2, [r3, #0]
		if (src[i] == 0)
    4baa:	68ba      	ldr	r2, [r7, #8]
    4bac:	697b      	ldr	r3, [r7, #20]
    4bae:	18d3      	adds	r3, r2, r3
    4bb0:	781b      	ldrb	r3, [r3, #0]
    4bb2:	2b00      	cmp	r3, #0
    4bb4:	d007      	beq.n	4bc6 <prvStrncpy+0x3e>
	for (i = 0; i < maxLength; i++)
    4bb6:	697b      	ldr	r3, [r7, #20]
    4bb8:	3301      	adds	r3, #1
    4bba:	617b      	str	r3, [r7, #20]
    4bbc:	697a      	ldr	r2, [r7, #20]
    4bbe:	687b      	ldr	r3, [r7, #4]
    4bc0:	429a      	cmp	r2, r3
    4bc2:	d3ea      	bcc.n	4b9a <prvStrncpy+0x12>
			break;
	}
}
    4bc4:	e000      	b.n	4bc8 <prvStrncpy+0x40>
			break;
    4bc6:	46c0      	nop			; (mov r8, r8)
}
    4bc8:	46c0      	nop			; (mov r8, r8)
    4bca:	46bd      	mov	sp, r7
    4bcc:	b006      	add	sp, #24
    4bce:	bd80      	pop	{r7, pc}

00004bd0 <prvTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void prvTraceSetObjectName(traceObjectClass objectclass,
						 traceHandle handle,
						 const char* name)
{
    4bd0:	b580      	push	{r7, lr}
    4bd2:	b082      	sub	sp, #8
    4bd4:	af00      	add	r7, sp, #0
    4bd6:	603a      	str	r2, [r7, #0]
    4bd8:	1dfb      	adds	r3, r7, #7
    4bda:	1c02      	adds	r2, r0, #0
    4bdc:	701a      	strb	r2, [r3, #0]
    4bde:	1dbb      	adds	r3, r7, #6
    4be0:	1c0a      	adds	r2, r1, #0
    4be2:	701a      	strb	r2, [r3, #0]
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
    4be4:	683b      	ldr	r3, [r7, #0]
    4be6:	2b00      	cmp	r3, #0
    4be8:	d104      	bne.n	4bf4 <prvTraceSetObjectName+0x24>
    4bea:	4b2a      	ldr	r3, [pc, #168]	; (4c94 <prvTraceSetObjectName+0xc4>)
    4bec:	0018      	movs	r0, r3
    4bee:	4b2a      	ldr	r3, [pc, #168]	; (4c98 <prvTraceSetObjectName+0xc8>)
    4bf0:	4798      	blx	r3
    4bf2:	e04b      	b.n	4c8c <prvTraceSetObjectName+0xbc>

	if (objectclass >= TRACE_NCLASSES)
    4bf4:	1dfb      	adds	r3, r7, #7
    4bf6:	781b      	ldrb	r3, [r3, #0]
    4bf8:	2b08      	cmp	r3, #8
    4bfa:	d904      	bls.n	4c06 <prvTraceSetObjectName+0x36>
	{
		prvTraceError("Illegal object class in prvTraceSetObjectName");
    4bfc:	4b27      	ldr	r3, [pc, #156]	; (4c9c <prvTraceSetObjectName+0xcc>)
    4bfe:	0018      	movs	r0, r3
    4c00:	4b25      	ldr	r3, [pc, #148]	; (4c98 <prvTraceSetObjectName+0xc8>)
    4c02:	4798      	blx	r3
		return;
    4c04:	e042      	b.n	4c8c <prvTraceSetObjectName+0xbc>
	}

	if (handle == 0)
    4c06:	1dbb      	adds	r3, r7, #6
    4c08:	781b      	ldrb	r3, [r3, #0]
    4c0a:	2b00      	cmp	r3, #0
    4c0c:	d104      	bne.n	4c18 <prvTraceSetObjectName+0x48>
	{
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
    4c0e:	4b24      	ldr	r3, [pc, #144]	; (4ca0 <prvTraceSetObjectName+0xd0>)
    4c10:	0018      	movs	r0, r3
    4c12:	4b21      	ldr	r3, [pc, #132]	; (4c98 <prvTraceSetObjectName+0xc8>)
    4c14:	4798      	blx	r3
		return;
    4c16:	e039      	b.n	4c8c <prvTraceSetObjectName+0xbc>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
    4c18:	4b22      	ldr	r3, [pc, #136]	; (4ca4 <prvTraceSetObjectName+0xd4>)
    4c1a:	681a      	ldr	r2, [r3, #0]
    4c1c:	1dfb      	adds	r3, r7, #7
    4c1e:	781b      	ldrb	r3, [r3, #0]
    4c20:	2164      	movs	r1, #100	; 0x64
    4c22:	18d3      	adds	r3, r2, r3
    4c24:	185b      	adds	r3, r3, r1
    4c26:	781b      	ldrb	r3, [r3, #0]
    4c28:	1dba      	adds	r2, r7, #6
    4c2a:	7812      	ldrb	r2, [r2, #0]
    4c2c:	429a      	cmp	r2, r3
    4c2e:	d909      	bls.n	4c44 <prvTraceSetObjectName+0x74>
	{
		/* ERROR */
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
    4c30:	1dfb      	adds	r3, r7, #7
    4c32:	781b      	ldrb	r3, [r3, #0]
    4c34:	0018      	movs	r0, r3
    4c36:	4b1c      	ldr	r3, [pc, #112]	; (4ca8 <prvTraceSetObjectName+0xd8>)
    4c38:	4798      	blx	r3
    4c3a:	0003      	movs	r3, r0
    4c3c:	0018      	movs	r0, r3
    4c3e:	4b16      	ldr	r3, [pc, #88]	; (4c98 <prvTraceSetObjectName+0xc8>)
    4c40:	4798      	blx	r3
    4c42:	e023      	b.n	4c8c <prvTraceSetObjectName+0xbc>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
    4c44:	1dfb      	adds	r3, r7, #7
    4c46:	781a      	ldrb	r2, [r3, #0]
    4c48:	1dbb      	adds	r3, r7, #6
    4c4a:	781b      	ldrb	r3, [r3, #0]
    4c4c:	0011      	movs	r1, r2
    4c4e:	0018      	movs	r0, r3
    4c50:	4b16      	ldr	r3, [pc, #88]	; (4cac <prvTraceSetObjectName+0xdc>)
    4c52:	4798      	blx	r3
    4c54:	0003      	movs	r3, r0
    4c56:	001a      	movs	r2, r3
    4c58:	4b15      	ldr	r3, [pc, #84]	; (4cb0 <prvTraceSetObjectName+0xe0>)
    4c5a:	801a      	strh	r2, [r3, #0]

		if (traceErrorMessage == NULL)
    4c5c:	4b15      	ldr	r3, [pc, #84]	; (4cb4 <prvTraceSetObjectName+0xe4>)
    4c5e:	681b      	ldr	r3, [r3, #0]
    4c60:	2b00      	cmp	r3, #0
    4c62:	d113      	bne.n	4c8c <prvTraceSetObjectName+0xbc>
		{
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
    4c64:	4b0f      	ldr	r3, [pc, #60]	; (4ca4 <prvTraceSetObjectName+0xd4>)
    4c66:	681a      	ldr	r2, [r3, #0]
    4c68:	4b11      	ldr	r3, [pc, #68]	; (4cb0 <prvTraceSetObjectName+0xe0>)
    4c6a:	881b      	ldrh	r3, [r3, #0]
    4c6c:	3398      	adds	r3, #152	; 0x98
    4c6e:	18d3      	adds	r3, r2, r3
    4c70:	1d18      	adds	r0, r3, #4
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
    4c72:	4b0c      	ldr	r3, [pc, #48]	; (4ca4 <prvTraceSetObjectName+0xd4>)
    4c74:	681a      	ldr	r2, [r3, #0]
    4c76:	1dfb      	adds	r3, r7, #7
    4c78:	781b      	ldrb	r3, [r3, #0]
    4c7a:	2170      	movs	r1, #112	; 0x70
    4c7c:	18d3      	adds	r3, r2, r3
    4c7e:	185b      	adds	r3, r3, r1
    4c80:	781b      	ldrb	r3, [r3, #0]
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
    4c82:	001a      	movs	r2, r3
    4c84:	683b      	ldr	r3, [r7, #0]
    4c86:	0019      	movs	r1, r3
    4c88:	4b0b      	ldr	r3, [pc, #44]	; (4cb8 <prvTraceSetObjectName+0xe8>)
    4c8a:	4798      	blx	r3
		}
	}
}
    4c8c:	46bd      	mov	sp, r7
    4c8e:	b002      	add	sp, #8
    4c90:	bd80      	pop	{r7, pc}
    4c92:	46c0      	nop			; (mov r8, r8)
    4c94:	0000fcb0 	.word	0x0000fcb0
    4c98:	00004cbd 	.word	0x00004cbd
    4c9c:	0000fce4 	.word	0x0000fce4
    4ca0:	0000fd14 	.word	0x0000fd14
    4ca4:	200003f4 	.word	0x200003f4
    4ca8:	000039f9 	.word	0x000039f9
    4cac:	000048c9 	.word	0x000048c9
    4cb0:	200003fc 	.word	0x200003fc
    4cb4:	20000354 	.word	0x20000354
    4cb8:	00004b89 	.word	0x00004b89

00004cbc <prvTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., TRC_CFG_NTASK) in trcConfig.h is too small.
 ******************************************************************************/
void prvTraceError(const char* msg)
{
    4cbc:	b580      	push	{r7, lr}
    4cbe:	b082      	sub	sp, #8
    4cc0:	af00      	add	r7, sp, #0
    4cc2:	6078      	str	r0, [r7, #4]
	/* Stop the recorder */
	if (RecorderDataPtr != NULL)
    4cc4:	4b11      	ldr	r3, [pc, #68]	; (4d0c <prvTraceError+0x50>)
    4cc6:	681b      	ldr	r3, [r3, #0]
    4cc8:	2b00      	cmp	r3, #0
    4cca:	d001      	beq.n	4cd0 <prvTraceError+0x14>
	{
		vTraceStop();
    4ccc:	4b10      	ldr	r3, [pc, #64]	; (4d10 <prvTraceError+0x54>)
    4cce:	4798      	blx	r3
	}

	/* If first error only... */
	if (traceErrorMessage == NULL)
    4cd0:	4b10      	ldr	r3, [pc, #64]	; (4d14 <prvTraceError+0x58>)
    4cd2:	681b      	ldr	r3, [r3, #0]
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d115      	bne.n	4d04 <prvTraceError+0x48>
	{
		traceErrorMessage = (char*)(intptr_t) msg;
    4cd8:	4b0e      	ldr	r3, [pc, #56]	; (4d14 <prvTraceError+0x58>)
    4cda:	687a      	ldr	r2, [r7, #4]
    4cdc:	601a      	str	r2, [r3, #0]
		if (RecorderDataPtr != NULL)
    4cde:	4b0b      	ldr	r3, [pc, #44]	; (4d0c <prvTraceError+0x50>)
    4ce0:	681b      	ldr	r3, [r3, #0]
    4ce2:	2b00      	cmp	r3, #0
    4ce4:	d00e      	beq.n	4d04 <prvTraceError+0x48>
		{
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
    4ce6:	4b09      	ldr	r3, [pc, #36]	; (4d0c <prvTraceError+0x50>)
    4ce8:	681b      	ldr	r3, [r3, #0]
    4cea:	4a0b      	ldr	r2, [pc, #44]	; (4d18 <prvTraceError+0x5c>)
    4cec:	1898      	adds	r0, r3, r2
    4cee:	4b09      	ldr	r3, [pc, #36]	; (4d14 <prvTraceError+0x58>)
    4cf0:	681b      	ldr	r3, [r3, #0]
    4cf2:	2250      	movs	r2, #80	; 0x50
    4cf4:	0019      	movs	r1, r3
    4cf6:	4b09      	ldr	r3, [pc, #36]	; (4d1c <prvTraceError+0x60>)
    4cf8:	4798      	blx	r3
			RecorderDataPtr->internalErrorOccured = 1;
    4cfa:	4b04      	ldr	r3, [pc, #16]	; (4d0c <prvTraceError+0x50>)
    4cfc:	681b      	ldr	r3, [r3, #0]
    4cfe:	4a08      	ldr	r2, [pc, #32]	; (4d20 <prvTraceError+0x64>)
    4d00:	2101      	movs	r1, #1
    4d02:	5099      	str	r1, [r3, r2]
		}
	}
}
    4d04:	46c0      	nop			; (mov r8, r8)
    4d06:	46bd      	mov	sp, r7
    4d08:	b002      	add	sp, #8
    4d0a:	bd80      	pop	{r7, pc}
    4d0c:	200003f4 	.word	0x200003f4
    4d10:	00003b9d 	.word	0x00003b9d
    4d14:	20000354 	.word	0x20000354
    4d18:	00000914 	.word	0x00000914
    4d1c:	00004b89 	.word	0x00004b89
    4d20:	0000090c 	.word	0x0000090c

00004d24 <prvCheckDataToBeOverwrittenForMultiEntryEvents>:
 * This is assumed to execute within a critical section...
 *****************************************************************************/

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
{
    4d24:	b580      	push	{r7, lr}
    4d26:	b086      	sub	sp, #24
    4d28:	af00      	add	r7, sp, #0
    4d2a:	0002      	movs	r2, r0
    4d2c:	1dfb      	adds	r3, r7, #7
    4d2e:	701a      	strb	r2, [r3, #0]
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
    4d30:	2300      	movs	r3, #0
    4d32:	617b      	str	r3, [r7, #20]
	unsigned int e = 0;
    4d34:	2300      	movs	r3, #0
    4d36:	613b      	str	r3, [r7, #16]

	TRACE_ASSERT(nofEntriesToCheck != 0, 
    4d38:	1dfb      	adds	r3, r7, #7
    4d3a:	781b      	ldrb	r3, [r3, #0]
    4d3c:	2b00      	cmp	r3, #0
    4d3e:	d000      	beq.n	4d42 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x1e>
    4d40:	e081      	b.n	4e46 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x122>
    4d42:	4b45      	ldr	r3, [pc, #276]	; (4e58 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x134>)
    4d44:	0018      	movs	r0, r3
    4d46:	4b45      	ldr	r3, [pc, #276]	; (4e5c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x138>)
    4d48:	4798      	blx	r3
    4d4a:	e082      	b.n	4e52 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x12e>
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", TRC_UNUSED);

	while (i < nofEntriesToCheck)
	{
		e = RecorderDataPtr->nextFreeIndex + i;
    4d4c:	4b44      	ldr	r3, [pc, #272]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4d4e:	681b      	ldr	r3, [r3, #0]
    4d50:	69da      	ldr	r2, [r3, #28]
    4d52:	697b      	ldr	r3, [r7, #20]
    4d54:	18d3      	adds	r3, r2, r3
    4d56:	613b      	str	r3, [r7, #16]
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
    4d58:	4b41      	ldr	r3, [pc, #260]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4d5a:	681a      	ldr	r2, [r3, #0]
    4d5c:	693b      	ldr	r3, [r7, #16]
    4d5e:	009b      	lsls	r3, r3, #2
    4d60:	4940      	ldr	r1, [pc, #256]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4d62:	18d3      	adds	r3, r2, r3
    4d64:	185b      	adds	r3, r3, r1
    4d66:	781b      	ldrb	r3, [r3, #0]
    4d68:	2b98      	cmp	r3, #152	; 0x98
    4d6a:	d931      	bls.n	4dd0 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xac>
			(RecorderDataPtr->eventData[e*4] < USER_EVENT + 16))
    4d6c:	4b3c      	ldr	r3, [pc, #240]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4d6e:	681a      	ldr	r2, [r3, #0]
    4d70:	693b      	ldr	r3, [r7, #16]
    4d72:	009b      	lsls	r3, r3, #2
    4d74:	493b      	ldr	r1, [pc, #236]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4d76:	18d3      	adds	r3, r2, r3
    4d78:	185b      	adds	r3, r3, r1
    4d7a:	781b      	ldrb	r3, [r3, #0]
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
    4d7c:	2ba7      	cmp	r3, #167	; 0xa7
    4d7e:	d827      	bhi.n	4dd0 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xac>
		{
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
    4d80:	4b37      	ldr	r3, [pc, #220]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4d82:	681a      	ldr	r2, [r3, #0]
    4d84:	693b      	ldr	r3, [r7, #16]
    4d86:	009b      	lsls	r3, r3, #2
    4d88:	4936      	ldr	r1, [pc, #216]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4d8a:	18d3      	adds	r3, r2, r3
    4d8c:	185b      	adds	r3, r3, r1
    4d8e:	781a      	ldrb	r2, [r3, #0]
    4d90:	230f      	movs	r3, #15
    4d92:	18fb      	adds	r3, r7, r3
    4d94:	3268      	adds	r2, #104	; 0x68
    4d96:	701a      	strb	r2, [r3, #0]
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
    4d98:	230f      	movs	r3, #15
    4d9a:	18fb      	adds	r3, r7, r3
    4d9c:	781a      	ldrb	r2, [r3, #0]
    4d9e:	693b      	ldr	r3, [r7, #16]
    4da0:	18d2      	adds	r2, r2, r3
    4da2:	4b2f      	ldr	r3, [pc, #188]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4da4:	681b      	ldr	r3, [r3, #0]
    4da6:	699b      	ldr	r3, [r3, #24]
    4da8:	429a      	cmp	r2, r3
    4daa:	d248      	bcs.n	4e3e <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x11a>
			{
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, (size_t) (4 + 4 * nDataEvents));
    4dac:	4b2c      	ldr	r3, [pc, #176]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4dae:	681a      	ldr	r2, [r3, #0]
    4db0:	693b      	ldr	r3, [r7, #16]
    4db2:	009b      	lsls	r3, r3, #2
    4db4:	492b      	ldr	r1, [pc, #172]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4db6:	468c      	mov	ip, r1
    4db8:	4463      	add	r3, ip
    4dba:	18d0      	adds	r0, r2, r3
    4dbc:	230f      	movs	r3, #15
    4dbe:	18fb      	adds	r3, r7, r3
    4dc0:	781b      	ldrb	r3, [r3, #0]
    4dc2:	3301      	adds	r3, #1
    4dc4:	009b      	lsls	r3, r3, #2
    4dc6:	001a      	movs	r2, r3
    4dc8:	2100      	movs	r1, #0
    4dca:	4b27      	ldr	r3, [pc, #156]	; (4e68 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x144>)
    4dcc:	4798      	blx	r3
		{
    4dce:	e036      	b.n	4e3e <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x11a>
			}
		}
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
    4dd0:	4b23      	ldr	r3, [pc, #140]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4dd2:	681a      	ldr	r2, [r3, #0]
    4dd4:	693b      	ldr	r3, [r7, #16]
    4dd6:	009b      	lsls	r3, r3, #2
    4dd8:	4922      	ldr	r1, [pc, #136]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4dda:	18d3      	adds	r3, r2, r3
    4ddc:	185b      	adds	r3, r3, r1
    4dde:	781b      	ldrb	r3, [r3, #0]
    4de0:	2b01      	cmp	r3, #1
    4de2:	d12d      	bne.n	4e40 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x11c>
		{
			if ((e + 1) < RecorderDataPtr->maxEvents)
    4de4:	693b      	ldr	r3, [r7, #16]
    4de6:	1c5a      	adds	r2, r3, #1
    4de8:	4b1d      	ldr	r3, [pc, #116]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4dea:	681b      	ldr	r3, [r3, #0]
    4dec:	699b      	ldr	r3, [r3, #24]
    4dee:	429a      	cmp	r2, r3
    4df0:	d20d      	bcs.n	4e0e <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xea>
			{
				/* Clear 8 bytes */
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
    4df2:	4b1b      	ldr	r3, [pc, #108]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4df4:	681a      	ldr	r2, [r3, #0]
    4df6:	693b      	ldr	r3, [r7, #16]
    4df8:	009b      	lsls	r3, r3, #2
    4dfa:	491a      	ldr	r1, [pc, #104]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4dfc:	468c      	mov	ip, r1
    4dfe:	4463      	add	r3, ip
    4e00:	18d3      	adds	r3, r2, r3
    4e02:	2208      	movs	r2, #8
    4e04:	2100      	movs	r1, #0
    4e06:	0018      	movs	r0, r3
    4e08:	4b17      	ldr	r3, [pc, #92]	; (4e68 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x144>)
    4e0a:	4798      	blx	r3
    4e0c:	e018      	b.n	4e40 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x11c>
			}
			else
			{
				/* Clear 8 bytes, 4 first and 4 last */
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
    4e0e:	4b14      	ldr	r3, [pc, #80]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4e10:	681b      	ldr	r3, [r3, #0]
    4e12:	4a14      	ldr	r2, [pc, #80]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4e14:	4694      	mov	ip, r2
    4e16:	4463      	add	r3, ip
    4e18:	2204      	movs	r2, #4
    4e1a:	2100      	movs	r1, #0
    4e1c:	0018      	movs	r0, r3
    4e1e:	4b12      	ldr	r3, [pc, #72]	; (4e68 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x144>)
    4e20:	4798      	blx	r3
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
    4e22:	4b0f      	ldr	r3, [pc, #60]	; (4e60 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x13c>)
    4e24:	681a      	ldr	r2, [r3, #0]
    4e26:	693b      	ldr	r3, [r7, #16]
    4e28:	009b      	lsls	r3, r3, #2
    4e2a:	490e      	ldr	r1, [pc, #56]	; (4e64 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x140>)
    4e2c:	468c      	mov	ip, r1
    4e2e:	4463      	add	r3, ip
    4e30:	18d3      	adds	r3, r2, r3
    4e32:	2204      	movs	r2, #4
    4e34:	2100      	movs	r1, #0
    4e36:	0018      	movs	r0, r3
    4e38:	4b0b      	ldr	r3, [pc, #44]	; (4e68 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x144>)
    4e3a:	4798      	blx	r3
    4e3c:	e000      	b.n	4e40 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x11c>
		{
    4e3e:	46c0      	nop			; (mov r8, r8)
			}
		}
		i++;
    4e40:	697b      	ldr	r3, [r7, #20]
    4e42:	3301      	adds	r3, #1
    4e44:	617b      	str	r3, [r7, #20]
	while (i < nofEntriesToCheck)
    4e46:	1dfb      	adds	r3, r7, #7
    4e48:	781a      	ldrb	r2, [r3, #0]
    4e4a:	697b      	ldr	r3, [r7, #20]
    4e4c:	429a      	cmp	r2, r3
    4e4e:	d900      	bls.n	4e52 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x12e>
    4e50:	e77c      	b.n	4d4c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x28>
	}
}
    4e52:	46bd      	mov	sp, r7
    4e54:	b006      	add	sp, #24
    4e56:	bd80      	pop	{r7, pc}
    4e58:	0000fd74 	.word	0x0000fd74
    4e5c:	00004cbd 	.word	0x00004cbd
    4e60:	200003f4 	.word	0x200003f4
    4e64:	00000968 	.word	0x00000968
    4e68:	0000ddb7 	.word	0x0000ddb7

00004e6c <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
    4e6c:	b580      	push	{r7, lr}
    4e6e:	af00      	add	r7, sp, #0
	if (RecorderDataPtr->recorderActive == 0)
    4e70:	4b12      	ldr	r3, [pc, #72]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4e72:	681b      	ldr	r3, [r3, #0]
    4e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4e76:	2b00      	cmp	r3, #0
    4e78:	d01c      	beq.n	4eb4 <prvTraceUpdateCounters+0x48>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
    4e7a:	4b10      	ldr	r3, [pc, #64]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4e7c:	681b      	ldr	r3, [r3, #0]
    4e7e:	695a      	ldr	r2, [r3, #20]
    4e80:	3201      	adds	r2, #1
    4e82:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
    4e84:	4b0d      	ldr	r3, [pc, #52]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4e86:	681b      	ldr	r3, [r3, #0]
    4e88:	69da      	ldr	r2, [r3, #28]
    4e8a:	3201      	adds	r2, #1
    4e8c:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
    4e8e:	4b0b      	ldr	r3, [pc, #44]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4e90:	681b      	ldr	r3, [r3, #0]
    4e92:	69da      	ldr	r2, [r3, #28]
    4e94:	2390      	movs	r3, #144	; 0x90
    4e96:	33ff      	adds	r3, #255	; 0xff
    4e98:	429a      	cmp	r2, r3
    4e9a:	d907      	bls.n	4eac <prvTraceUpdateCounters+0x40>
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
    4e9c:	4b07      	ldr	r3, [pc, #28]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4e9e:	681b      	ldr	r3, [r3, #0]
    4ea0:	2201      	movs	r2, #1
    4ea2:	621a      	str	r2, [r3, #32]
		RecorderDataPtr->nextFreeIndex = 0;
    4ea4:	4b05      	ldr	r3, [pc, #20]	; (4ebc <prvTraceUpdateCounters+0x50>)
    4ea6:	681b      	ldr	r3, [r3, #0]
    4ea8:	2200      	movs	r2, #0
    4eaa:	61da      	str	r2, [r3, #28]
		vTraceStop();
#endif
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
    4eac:	2001      	movs	r0, #1
    4eae:	4b04      	ldr	r3, [pc, #16]	; (4ec0 <prvTraceUpdateCounters+0x54>)
    4eb0:	4798      	blx	r3
    4eb2:	e000      	b.n	4eb6 <prvTraceUpdateCounters+0x4a>
		return;
    4eb4:	46c0      	nop			; (mov r8, r8)
#endif
}
    4eb6:	46bd      	mov	sp, r7
    4eb8:	bd80      	pop	{r7, pc}
    4eba:	46c0      	nop			; (mov r8, r8)
    4ebc:	200003f4 	.word	0x200003f4
    4ec0:	00004d25 	.word	0x00004d25

00004ec4 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
    4ec4:	b5b0      	push	{r4, r5, r7, lr}
    4ec6:	b086      	sub	sp, #24
    4ec8:	af00      	add	r7, sp, #0
    4eca:	0002      	movs	r2, r0
    4ecc:	1dbb      	adds	r3, r7, #6
    4ece:	801a      	strh	r2, [r3, #0]
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
    4ed0:	2300      	movs	r3, #0
    4ed2:	617b      	str	r3, [r7, #20]
	uint32_t dts = 0;
    4ed4:	2300      	movs	r3, #0
    4ed6:	613b      	str	r3, [r7, #16]
	uint32_t timestamp = 0;
    4ed8:	2300      	movs	r3, #0
    4eda:	60fb      	str	r3, [r7, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
    4edc:	1dbb      	adds	r3, r7, #6
    4ede:	881b      	ldrh	r3, [r3, #0]
    4ee0:	2bff      	cmp	r3, #255	; 0xff
    4ee2:	d00a      	beq.n	4efa <prvTraceGetDTS+0x36>
    4ee4:	1dbb      	adds	r3, r7, #6
    4ee6:	881b      	ldrh	r3, [r3, #0]
    4ee8:	4a60      	ldr	r2, [pc, #384]	; (506c <prvTraceGetDTS+0x1a8>)
    4eea:	4293      	cmp	r3, r2
    4eec:	d005      	beq.n	4efa <prvTraceGetDTS+0x36>
    4eee:	4b60      	ldr	r3, [pc, #384]	; (5070 <prvTraceGetDTS+0x1ac>)
    4ef0:	0018      	movs	r0, r3
    4ef2:	4b60      	ldr	r3, [pc, #384]	; (5074 <prvTraceGetDTS+0x1b0>)
    4ef4:	4798      	blx	r3
    4ef6:	2300      	movs	r3, #0
    4ef8:	e0b3      	b.n	5062 <prvTraceGetDTS+0x19e>

	
	if (RecorderDataPtr->frequency == 0)
    4efa:	4b5f      	ldr	r3, [pc, #380]	; (5078 <prvTraceGetDTS+0x1b4>)
    4efc:	681b      	ldr	r3, [r3, #0]
    4efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4f00:	2b00      	cmp	r3, #0
    4f02:	d118      	bne.n	4f36 <prvTraceGetDTS+0x72>
	{	
		if (timestampFrequency != 0)
    4f04:	4b5d      	ldr	r3, [pc, #372]	; (507c <prvTraceGetDTS+0x1b8>)
    4f06:	681b      	ldr	r3, [r3, #0]
    4f08:	2b00      	cmp	r3, #0
    4f0a:	d006      	beq.n	4f1a <prvTraceGetDTS+0x56>
		{
			/* If to override default TRC_HWTC_FREQ_HZ value with value set by vTraceSetFrequency */
			RecorderDataPtr->frequency = timestampFrequency / (TRC_HWTC_DIVISOR);
    4f0c:	4b5a      	ldr	r3, [pc, #360]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f0e:	681b      	ldr	r3, [r3, #0]
    4f10:	4a5a      	ldr	r2, [pc, #360]	; (507c <prvTraceGetDTS+0x1b8>)
    4f12:	6812      	ldr	r2, [r2, #0]
    4f14:	0892      	lsrs	r2, r2, #2
    4f16:	625a      	str	r2, [r3, #36]	; 0x24
    4f18:	e00d      	b.n	4f36 <prvTraceGetDTS+0x72>
		} 
		else if (init_hwtc_count != (TRC_HWTC_COUNT))
    4f1a:	4b59      	ldr	r3, [pc, #356]	; (5080 <prvTraceGetDTS+0x1bc>)
    4f1c:	681a      	ldr	r2, [r3, #0]
    4f1e:	4b59      	ldr	r3, [pc, #356]	; (5084 <prvTraceGetDTS+0x1c0>)
    4f20:	681b      	ldr	r3, [r3, #0]
    4f22:	429a      	cmp	r2, r3
    4f24:	d007      	beq.n	4f36 <prvTraceGetDTS+0x72>
			/* If using default value and timer has been started. 
			Note: If the default frequency value set here would be incorrect, e.g.,
			if the timer has actually not been configured yet, override this 
			with vTraceSetFrequency.
			*/
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
    4f26:	4b54      	ldr	r3, [pc, #336]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f28:	681c      	ldr	r4, [r3, #0]
    4f2a:	2000      	movs	r0, #0
    4f2c:	4b56      	ldr	r3, [pc, #344]	; (5088 <prvTraceGetDTS+0x1c4>)
    4f2e:	4798      	blx	r3
    4f30:	0003      	movs	r3, r0
    4f32:	089b      	lsrs	r3, r3, #2
    4f34:	6263      	str	r3, [r4, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	prvTracePortGetTimeStamp(&timestamp);	
    4f36:	230c      	movs	r3, #12
    4f38:	18fb      	adds	r3, r7, r3
    4f3a:	0018      	movs	r0, r3
    4f3c:	4b53      	ldr	r3, [pc, #332]	; (508c <prvTraceGetDTS+0x1c8>)
    4f3e:	4798      	blx	r3
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
    4f40:	68fa      	ldr	r2, [r7, #12]
    4f42:	4b53      	ldr	r3, [pc, #332]	; (5090 <prvTraceGetDTS+0x1cc>)
    4f44:	681b      	ldr	r3, [r3, #0]
    4f46:	1ad3      	subs	r3, r2, r3
    4f48:	613b      	str	r3, [r7, #16]
	old_timestamp = timestamp;
    4f4a:	68fa      	ldr	r2, [r7, #12]
    4f4c:	4b50      	ldr	r3, [pc, #320]	; (5090 <prvTraceGetDTS+0x1cc>)
    4f4e:	601a      	str	r2, [r3, #0]

	if (RecorderDataPtr->frequency > 0)
    4f50:	4b49      	ldr	r3, [pc, #292]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f52:	681b      	ldr	r3, [r3, #0]
    4f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4f56:	2b00      	cmp	r3, #0
    4f58:	d044      	beq.n	4fe4 <prvTraceGetDTS+0x120>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
    4f5a:	4b47      	ldr	r3, [pc, #284]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f5c:	681b      	ldr	r3, [r3, #0]
    4f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    4f60:	693b      	ldr	r3, [r7, #16]
    4f62:	429a      	cmp	r2, r3
    4f64:	d21e      	bcs.n	4fa4 <prvTraceGetDTS+0xe0>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
    4f66:	4b44      	ldr	r3, [pc, #272]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f68:	681c      	ldr	r4, [r3, #0]
    4f6a:	4b43      	ldr	r3, [pc, #268]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f6c:	681b      	ldr	r3, [r3, #0]
    4f6e:	6add      	ldr	r5, [r3, #44]	; 0x2c
    4f70:	4b41      	ldr	r3, [pc, #260]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f72:	681b      	ldr	r3, [r3, #0]
    4f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    4f76:	4b47      	ldr	r3, [pc, #284]	; (5094 <prvTraceGetDTS+0x1d0>)
    4f78:	0011      	movs	r1, r2
    4f7a:	6938      	ldr	r0, [r7, #16]
    4f7c:	4798      	blx	r3
    4f7e:	0003      	movs	r3, r0
    4f80:	18eb      	adds	r3, r5, r3
    4f82:	62e3      	str	r3, [r4, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
    4f84:	4b3c      	ldr	r3, [pc, #240]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f86:	681c      	ldr	r4, [r3, #0]
    4f88:	4b3b      	ldr	r3, [pc, #236]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f8a:	681b      	ldr	r3, [r3, #0]
    4f8c:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4f8e:	4b3a      	ldr	r3, [pc, #232]	; (5078 <prvTraceGetDTS+0x1b4>)
    4f90:	681b      	ldr	r3, [r3, #0]
    4f92:	6a59      	ldr	r1, [r3, #36]	; 0x24
    4f94:	693a      	ldr	r2, [r7, #16]
    4f96:	4b40      	ldr	r3, [pc, #256]	; (5098 <prvTraceGetDTS+0x1d4>)
    4f98:	0010      	movs	r0, r2
    4f9a:	4798      	blx	r3
    4f9c:	000b      	movs	r3, r1
    4f9e:	18eb      	adds	r3, r5, r3
    4fa0:	62a3      	str	r3, [r4, #40]	; 0x28
    4fa2:	e007      	b.n	4fb4 <prvTraceGetDTS+0xf0>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
    4fa4:	4b34      	ldr	r3, [pc, #208]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fa6:	681b      	ldr	r3, [r3, #0]
    4fa8:	4a33      	ldr	r2, [pc, #204]	; (5078 <prvTraceGetDTS+0x1b4>)
    4faa:	6812      	ldr	r2, [r2, #0]
    4fac:	6a91      	ldr	r1, [r2, #40]	; 0x28
    4fae:	693a      	ldr	r2, [r7, #16]
    4fb0:	188a      	adds	r2, r1, r2
    4fb2:	629a      	str	r2, [r3, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
    4fb4:	4b30      	ldr	r3, [pc, #192]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fb6:	681b      	ldr	r3, [r3, #0]
    4fb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4fba:	4b2f      	ldr	r3, [pc, #188]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fbc:	681b      	ldr	r3, [r3, #0]
    4fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4fc0:	429a      	cmp	r2, r3
    4fc2:	d313      	bcc.n	4fec <prvTraceGetDTS+0x128>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
    4fc4:	4b2c      	ldr	r3, [pc, #176]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fc6:	681b      	ldr	r3, [r3, #0]
    4fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    4fca:	3201      	adds	r2, #1
    4fcc:	62da      	str	r2, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
    4fce:	4b2a      	ldr	r3, [pc, #168]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fd0:	681b      	ldr	r3, [r3, #0]
    4fd2:	4a29      	ldr	r2, [pc, #164]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fd4:	6812      	ldr	r2, [r2, #0]
    4fd6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    4fd8:	4a27      	ldr	r2, [pc, #156]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fda:	6812      	ldr	r2, [r2, #0]
    4fdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4fde:	1a8a      	subs	r2, r1, r2
    4fe0:	629a      	str	r2, [r3, #40]	; 0x28
    4fe2:	e003      	b.n	4fec <prvTraceGetDTS+0x128>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
    4fe4:	4b24      	ldr	r3, [pc, #144]	; (5078 <prvTraceGetDTS+0x1b4>)
    4fe6:	681b      	ldr	r3, [r3, #0]
    4fe8:	68fa      	ldr	r2, [r7, #12]
    4fea:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
    4fec:	1dbb      	adds	r3, r7, #6
    4fee:	881a      	ldrh	r2, [r3, #0]
    4ff0:	693b      	ldr	r3, [r7, #16]
    4ff2:	429a      	cmp	r2, r3
    4ff4:	d22f      	bcs.n	5056 <prvTraceGetDTS+0x192>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
    4ff6:	4b29      	ldr	r3, [pc, #164]	; (509c <prvTraceGetDTS+0x1d8>)
    4ff8:	4798      	blx	r3
    4ffa:	0003      	movs	r3, r0
    4ffc:	617b      	str	r3, [r7, #20]

		if (xts != NULL)
    4ffe:	697b      	ldr	r3, [r7, #20]
    5000:	2b00      	cmp	r3, #0
    5002:	d028      	beq.n	5056 <prvTraceGetDTS+0x192>
		{
			if (param_maxDTS == 0xFFFF)
    5004:	1dbb      	adds	r3, r7, #6
    5006:	881b      	ldrh	r3, [r3, #0]
    5008:	4a18      	ldr	r2, [pc, #96]	; (506c <prvTraceGetDTS+0x1a8>)
    500a:	4293      	cmp	r3, r2
    500c:	d10b      	bne.n	5026 <prvTraceGetDTS+0x162>
			{
				xts->type = XTS16;
    500e:	697b      	ldr	r3, [r7, #20]
    5010:	22a9      	movs	r2, #169	; 0xa9
    5012:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
    5014:	693b      	ldr	r3, [r7, #16]
    5016:	0c1b      	lsrs	r3, r3, #16
    5018:	b29a      	uxth	r2, r3
    501a:	697b      	ldr	r3, [r7, #20]
    501c:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = 0;
    501e:	697b      	ldr	r3, [r7, #20]
    5020:	2200      	movs	r2, #0
    5022:	705a      	strb	r2, [r3, #1]
    5024:	e015      	b.n	5052 <prvTraceGetDTS+0x18e>
			}
			else if (param_maxDTS == 0xFF)
    5026:	1dbb      	adds	r3, r7, #6
    5028:	881b      	ldrh	r3, [r3, #0]
    502a:	2bff      	cmp	r3, #255	; 0xff
    502c:	d10d      	bne.n	504a <prvTraceGetDTS+0x186>
			{
				xts->type = XTS8;
    502e:	697b      	ldr	r3, [r7, #20]
    5030:	22a8      	movs	r2, #168	; 0xa8
    5032:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
    5034:	693b      	ldr	r3, [r7, #16]
    5036:	0a1b      	lsrs	r3, r3, #8
    5038:	b29a      	uxth	r2, r3
    503a:	697b      	ldr	r3, [r7, #20]
    503c:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
    503e:	693b      	ldr	r3, [r7, #16]
    5040:	0e1b      	lsrs	r3, r3, #24
    5042:	b2da      	uxtb	r2, r3
    5044:	697b      	ldr	r3, [r7, #20]
    5046:	705a      	strb	r2, [r3, #1]
    5048:	e003      	b.n	5052 <prvTraceGetDTS+0x18e>
			}
			else
			{
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
    504a:	4b15      	ldr	r3, [pc, #84]	; (50a0 <prvTraceGetDTS+0x1dc>)
    504c:	0018      	movs	r0, r3
    504e:	4b09      	ldr	r3, [pc, #36]	; (5074 <prvTraceGetDTS+0x1b0>)
    5050:	4798      	blx	r3
			}
			prvTraceUpdateCounters();
    5052:	4b14      	ldr	r3, [pc, #80]	; (50a4 <prvTraceGetDTS+0x1e0>)
    5054:	4798      	blx	r3
		}
	}

	return (uint16_t)dts & param_maxDTS;
    5056:	693b      	ldr	r3, [r7, #16]
    5058:	b29b      	uxth	r3, r3
    505a:	1dba      	adds	r2, r7, #6
    505c:	8812      	ldrh	r2, [r2, #0]
    505e:	4013      	ands	r3, r2
    5060:	b29b      	uxth	r3, r3
}
    5062:	0018      	movs	r0, r3
    5064:	46bd      	mov	sp, r7
    5066:	b006      	add	sp, #24
    5068:	bdb0      	pop	{r4, r5, r7, pc}
    506a:	46c0      	nop			; (mov r8, r8)
    506c:	0000ffff 	.word	0x0000ffff
    5070:	0000fdcc 	.word	0x0000fdcc
    5074:	00004cbd 	.word	0x00004cbd
    5078:	200003f4 	.word	0x200003f4
    507c:	20000350 	.word	0x20000350
    5080:	e000e018 	.word	0xe000e018
    5084:	2000495c 	.word	0x2000495c
    5088:	0000b64d 	.word	0x0000b64d
    508c:	000050a9 	.word	0x000050a9
    5090:	20000400 	.word	0x20000400
    5094:	0000bff5 	.word	0x0000bff5
    5098:	0000c101 	.word	0x0000c101
    509c:	00004871 	.word	0x00004871
    50a0:	0000fe0c 	.word	0x0000fe0c
    50a4:	00004e6d 	.word	0x00004e6d

000050a8 <prvTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of prvTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void prvTracePortGetTimeStamp(uint32_t *pTimestamp)
{
    50a8:	b580      	push	{r7, lr}
    50aa:	b084      	sub	sp, #16
    50ac:	af00      	add	r7, sp, #0
    50ae:	6078      	str	r0, [r7, #4]
	static uint32_t last_hwtc_count = 0;
	uint32_t hwtc_count = 0;
    50b0:	2300      	movs	r3, #0
    50b2:	60bb      	str	r3, [r7, #8]

#if TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR
	/* systick based timer */
	static uint32_t last_traceTickCount = 0;
	uint32_t traceTickCount = 0;
    50b4:	2300      	movs	r3, #0
    50b6:	60fb      	str	r3, [r7, #12]
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
	uint32_t diff_scaled = 0;
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
    50b8:	4b2d      	ldr	r3, [pc, #180]	; (5170 <prvTracePortGetTimeStamp+0xc8>)
    50ba:	681b      	ldr	r3, [r3, #0]
    50bc:	2b01      	cmp	r3, #1
    50be:	d107      	bne.n	50d0 <prvTracePortGetTimeStamp+0x28>
	{
		if (pTimestamp)
    50c0:	687b      	ldr	r3, [r7, #4]
    50c2:	2b00      	cmp	r3, #0
    50c4:	d04f      	beq.n	5166 <prvTracePortGetTimeStamp+0xbe>
			*pTimestamp = last_timestamp;
    50c6:	4b2b      	ldr	r3, [pc, #172]	; (5174 <prvTracePortGetTimeStamp+0xcc>)
    50c8:	681a      	ldr	r2, [r3, #0]
    50ca:	687b      	ldr	r3, [r7, #4]
    50cc:	601a      	str	r2, [r3, #0]
		return;
    50ce:	e04a      	b.n	5166 <prvTracePortGetTimeStamp+0xbe>
#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR)
	/* Get the increasing tick count */
	hwtc_count = (TRC_HWTC_COUNT);
#elif (TRC_HWTC_TYPE == TRC_OS_TIMER_DECR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR)
	/* Convert decreasing tick count into increasing tick count */
	hwtc_count = (TRC_HWTC_PERIOD) - (TRC_HWTC_COUNT);
    50d0:	4b29      	ldr	r3, [pc, #164]	; (5178 <prvTracePortGetTimeStamp+0xd0>)
    50d2:	681a      	ldr	r2, [r3, #0]
    50d4:	4b29      	ldr	r3, [pc, #164]	; (517c <prvTracePortGetTimeStamp+0xd4>)
    50d6:	681b      	ldr	r3, [r3, #0]
    50d8:	1ad3      	subs	r3, r2, r3
    50da:	3301      	adds	r3, #1
    50dc:	60bb      	str	r3, [r7, #8]
	}
#endif

#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)
	/* Timestamping is based on a timer that wraps at TRC_HWTC_PERIOD */
	if (last_traceTickCount - uiTraceTickCount - 1 < 0x80000000)
    50de:	4b28      	ldr	r3, [pc, #160]	; (5180 <prvTracePortGetTimeStamp+0xd8>)
    50e0:	681a      	ldr	r2, [r3, #0]
    50e2:	4b28      	ldr	r3, [pc, #160]	; (5184 <prvTracePortGetTimeStamp+0xdc>)
    50e4:	681b      	ldr	r3, [r3, #0]
    50e6:	1ad3      	subs	r3, r2, r3
    50e8:	3b01      	subs	r3, #1
    50ea:	2b00      	cmp	r3, #0
    50ec:	db03      	blt.n	50f6 <prvTracePortGetTimeStamp+0x4e>
	{
		/* This means last_traceTickCount is higher than uiTraceTickCount,
		so we have previously compensated for a missed tick.
		Therefore we use the last stored value because that is more accurate. */
		traceTickCount = last_traceTickCount;
    50ee:	4b24      	ldr	r3, [pc, #144]	; (5180 <prvTracePortGetTimeStamp+0xd8>)
    50f0:	681b      	ldr	r3, [r3, #0]
    50f2:	60fb      	str	r3, [r7, #12]
    50f4:	e002      	b.n	50fc <prvTracePortGetTimeStamp+0x54>
	}
	else
	{
		/* Business as usual */
		traceTickCount = uiTraceTickCount;
    50f6:	4b23      	ldr	r3, [pc, #140]	; (5184 <prvTracePortGetTimeStamp+0xdc>)
    50f8:	681b      	ldr	r3, [r3, #0]
    50fa:	60fb      	str	r3, [r7, #12]
	}

	/* Check for overflow. May occur if the update of uiTraceTickCount has been
	delayed due to disabled interrupts. */
	if (traceTickCount == last_traceTickCount && hwtc_count < last_hwtc_count)
    50fc:	4b20      	ldr	r3, [pc, #128]	; (5180 <prvTracePortGetTimeStamp+0xd8>)
    50fe:	681b      	ldr	r3, [r3, #0]
    5100:	68fa      	ldr	r2, [r7, #12]
    5102:	429a      	cmp	r2, r3
    5104:	d107      	bne.n	5116 <prvTracePortGetTimeStamp+0x6e>
    5106:	4b20      	ldr	r3, [pc, #128]	; (5188 <prvTracePortGetTimeStamp+0xe0>)
    5108:	681b      	ldr	r3, [r3, #0]
    510a:	68ba      	ldr	r2, [r7, #8]
    510c:	429a      	cmp	r2, r3
    510e:	d202      	bcs.n	5116 <prvTracePortGetTimeStamp+0x6e>
	{
		/* A trace tick has occurred but not been executed by the kernel, so we compensate manually. */
		traceTickCount++;
    5110:	68fb      	ldr	r3, [r7, #12]
    5112:	3301      	adds	r3, #1
    5114:	60fb      	str	r3, [r7, #12]
	}

	/* Check if the return address is OK, then we perform the calculation. */
	if (pTimestamp)
    5116:	687b      	ldr	r3, [r7, #4]
    5118:	2b00      	cmp	r3, #0
    511a:	d016      	beq.n	514a <prvTracePortGetTimeStamp+0xa2>
	{
		/* Get timestamp from trace ticks. Scale down the period to avoid unwanted overflows. */
		last_timestamp = traceTickCount * ((TRC_HWTC_PERIOD) / (TRC_HWTC_DIVISOR));
    511c:	4b16      	ldr	r3, [pc, #88]	; (5178 <prvTracePortGetTimeStamp+0xd0>)
    511e:	681b      	ldr	r3, [r3, #0]
    5120:	3301      	adds	r3, #1
    5122:	089b      	lsrs	r3, r3, #2
    5124:	68fa      	ldr	r2, [r7, #12]
    5126:	435a      	muls	r2, r3
    5128:	4b12      	ldr	r3, [pc, #72]	; (5174 <prvTracePortGetTimeStamp+0xcc>)
    512a:	601a      	str	r2, [r3, #0]
		/* Increase timestamp by (hwtc_count + "lost hardware ticks from scaling down period") / TRC_HWTC_DIVISOR. */
		last_timestamp += (hwtc_count + traceTickCount * ((TRC_HWTC_PERIOD) % (TRC_HWTC_DIVISOR))) / (TRC_HWTC_DIVISOR);
    512c:	4b12      	ldr	r3, [pc, #72]	; (5178 <prvTracePortGetTimeStamp+0xd0>)
    512e:	681b      	ldr	r3, [r3, #0]
    5130:	3301      	adds	r3, #1
    5132:	2203      	movs	r2, #3
    5134:	4013      	ands	r3, r2
    5136:	68fa      	ldr	r2, [r7, #12]
    5138:	435a      	muls	r2, r3
    513a:	68bb      	ldr	r3, [r7, #8]
    513c:	18d3      	adds	r3, r2, r3
    513e:	089a      	lsrs	r2, r3, #2
    5140:	4b0c      	ldr	r3, [pc, #48]	; (5174 <prvTracePortGetTimeStamp+0xcc>)
    5142:	681b      	ldr	r3, [r3, #0]
    5144:	18d2      	adds	r2, r2, r3
    5146:	4b0b      	ldr	r3, [pc, #44]	; (5174 <prvTracePortGetTimeStamp+0xcc>)
    5148:	601a      	str	r2, [r3, #0]
	}
	/* Store the previous value */
	last_traceTickCount = traceTickCount;
    514a:	4b0d      	ldr	r3, [pc, #52]	; (5180 <prvTracePortGetTimeStamp+0xd8>)
    514c:	68fa      	ldr	r2, [r7, #12]
    514e:	601a      	str	r2, [r3, #0]
	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
    5150:	687b      	ldr	r3, [r7, #4]
    5152:	2b00      	cmp	r3, #0
    5154:	d003      	beq.n	515e <prvTracePortGetTimeStamp+0xb6>
		*pTimestamp = last_timestamp;
    5156:	4b07      	ldr	r3, [pc, #28]	; (5174 <prvTracePortGetTimeStamp+0xcc>)
    5158:	681a      	ldr	r2, [r3, #0]
    515a:	687b      	ldr	r3, [r7, #4]
    515c:	601a      	str	r2, [r3, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
    515e:	4b0a      	ldr	r3, [pc, #40]	; (5188 <prvTracePortGetTimeStamp+0xe0>)
    5160:	68ba      	ldr	r2, [r7, #8]
    5162:	601a      	str	r2, [r3, #0]
    5164:	e000      	b.n	5168 <prvTracePortGetTimeStamp+0xc0>
		return;
    5166:	46c0      	nop			; (mov r8, r8)
}
    5168:	46bd      	mov	sp, r7
    516a:	b004      	add	sp, #16
    516c:	bd80      	pop	{r7, pc}
    516e:	46c0      	nop			; (mov r8, r8)
    5170:	20000340 	.word	0x20000340
    5174:	20000344 	.word	0x20000344
    5178:	e000e014 	.word	0xe000e014
    517c:	e000e018 	.word	0xe000e018
    5180:	20000404 	.word	0x20000404
    5184:	2000033c 	.word	0x2000033c
    5188:	20000408 	.word	0x20000408

0000518c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    518c:	b580      	push	{r7, lr}
    518e:	b082      	sub	sp, #8
    5190:	af00      	add	r7, sp, #0
    5192:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5194:	687b      	ldr	r3, [r7, #4]
    5196:	3308      	adds	r3, #8
    5198:	001a      	movs	r2, r3
    519a:	687b      	ldr	r3, [r7, #4]
    519c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    519e:	687b      	ldr	r3, [r7, #4]
    51a0:	2201      	movs	r2, #1
    51a2:	4252      	negs	r2, r2
    51a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    51a6:	687b      	ldr	r3, [r7, #4]
    51a8:	3308      	adds	r3, #8
    51aa:	001a      	movs	r2, r3
    51ac:	687b      	ldr	r3, [r7, #4]
    51ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    51b0:	687b      	ldr	r3, [r7, #4]
    51b2:	3308      	adds	r3, #8
    51b4:	001a      	movs	r2, r3
    51b6:	687b      	ldr	r3, [r7, #4]
    51b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    51ba:	687b      	ldr	r3, [r7, #4]
    51bc:	2200      	movs	r2, #0
    51be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    51c0:	46c0      	nop			; (mov r8, r8)
    51c2:	46bd      	mov	sp, r7
    51c4:	b002      	add	sp, #8
    51c6:	bd80      	pop	{r7, pc}

000051c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    51c8:	b580      	push	{r7, lr}
    51ca:	b082      	sub	sp, #8
    51cc:	af00      	add	r7, sp, #0
    51ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    51d0:	687b      	ldr	r3, [r7, #4]
    51d2:	2200      	movs	r2, #0
    51d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    51d6:	46c0      	nop			; (mov r8, r8)
    51d8:	46bd      	mov	sp, r7
    51da:	b002      	add	sp, #8
    51dc:	bd80      	pop	{r7, pc}

000051de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    51de:	b580      	push	{r7, lr}
    51e0:	b084      	sub	sp, #16
    51e2:	af00      	add	r7, sp, #0
    51e4:	6078      	str	r0, [r7, #4]
    51e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    51e8:	687b      	ldr	r3, [r7, #4]
    51ea:	685b      	ldr	r3, [r3, #4]
    51ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    51ee:	683b      	ldr	r3, [r7, #0]
    51f0:	68fa      	ldr	r2, [r7, #12]
    51f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    51f4:	68fb      	ldr	r3, [r7, #12]
    51f6:	689a      	ldr	r2, [r3, #8]
    51f8:	683b      	ldr	r3, [r7, #0]
    51fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    51fc:	68fb      	ldr	r3, [r7, #12]
    51fe:	689b      	ldr	r3, [r3, #8]
    5200:	683a      	ldr	r2, [r7, #0]
    5202:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    5204:	68fb      	ldr	r3, [r7, #12]
    5206:	683a      	ldr	r2, [r7, #0]
    5208:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    520a:	683b      	ldr	r3, [r7, #0]
    520c:	687a      	ldr	r2, [r7, #4]
    520e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5210:	687b      	ldr	r3, [r7, #4]
    5212:	681b      	ldr	r3, [r3, #0]
    5214:	1c5a      	adds	r2, r3, #1
    5216:	687b      	ldr	r3, [r7, #4]
    5218:	601a      	str	r2, [r3, #0]
}
    521a:	46c0      	nop			; (mov r8, r8)
    521c:	46bd      	mov	sp, r7
    521e:	b004      	add	sp, #16
    5220:	bd80      	pop	{r7, pc}

00005222 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5222:	b580      	push	{r7, lr}
    5224:	b084      	sub	sp, #16
    5226:	af00      	add	r7, sp, #0
    5228:	6078      	str	r0, [r7, #4]
    522a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    522c:	683b      	ldr	r3, [r7, #0]
    522e:	681b      	ldr	r3, [r3, #0]
    5230:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    5232:	68bb      	ldr	r3, [r7, #8]
    5234:	3301      	adds	r3, #1
    5236:	d103      	bne.n	5240 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    5238:	687b      	ldr	r3, [r7, #4]
    523a:	691b      	ldr	r3, [r3, #16]
    523c:	60fb      	str	r3, [r7, #12]
    523e:	e00c      	b.n	525a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5240:	687b      	ldr	r3, [r7, #4]
    5242:	3308      	adds	r3, #8
    5244:	60fb      	str	r3, [r7, #12]
    5246:	e002      	b.n	524e <vListInsert+0x2c>
    5248:	68fb      	ldr	r3, [r7, #12]
    524a:	685b      	ldr	r3, [r3, #4]
    524c:	60fb      	str	r3, [r7, #12]
    524e:	68fb      	ldr	r3, [r7, #12]
    5250:	685b      	ldr	r3, [r3, #4]
    5252:	681a      	ldr	r2, [r3, #0]
    5254:	68bb      	ldr	r3, [r7, #8]
    5256:	429a      	cmp	r2, r3
    5258:	d9f6      	bls.n	5248 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    525a:	68fb      	ldr	r3, [r7, #12]
    525c:	685a      	ldr	r2, [r3, #4]
    525e:	683b      	ldr	r3, [r7, #0]
    5260:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    5262:	683b      	ldr	r3, [r7, #0]
    5264:	685b      	ldr	r3, [r3, #4]
    5266:	683a      	ldr	r2, [r7, #0]
    5268:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    526a:	683b      	ldr	r3, [r7, #0]
    526c:	68fa      	ldr	r2, [r7, #12]
    526e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    5270:	68fb      	ldr	r3, [r7, #12]
    5272:	683a      	ldr	r2, [r7, #0]
    5274:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5276:	683b      	ldr	r3, [r7, #0]
    5278:	687a      	ldr	r2, [r7, #4]
    527a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    527c:	687b      	ldr	r3, [r7, #4]
    527e:	681b      	ldr	r3, [r3, #0]
    5280:	1c5a      	adds	r2, r3, #1
    5282:	687b      	ldr	r3, [r7, #4]
    5284:	601a      	str	r2, [r3, #0]
}
    5286:	46c0      	nop			; (mov r8, r8)
    5288:	46bd      	mov	sp, r7
    528a:	b004      	add	sp, #16
    528c:	bd80      	pop	{r7, pc}

0000528e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    528e:	b580      	push	{r7, lr}
    5290:	b084      	sub	sp, #16
    5292:	af00      	add	r7, sp, #0
    5294:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    5296:	687b      	ldr	r3, [r7, #4]
    5298:	691b      	ldr	r3, [r3, #16]
    529a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    529c:	687b      	ldr	r3, [r7, #4]
    529e:	685b      	ldr	r3, [r3, #4]
    52a0:	687a      	ldr	r2, [r7, #4]
    52a2:	6892      	ldr	r2, [r2, #8]
    52a4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    52a6:	687b      	ldr	r3, [r7, #4]
    52a8:	689b      	ldr	r3, [r3, #8]
    52aa:	687a      	ldr	r2, [r7, #4]
    52ac:	6852      	ldr	r2, [r2, #4]
    52ae:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    52b0:	68fb      	ldr	r3, [r7, #12]
    52b2:	685a      	ldr	r2, [r3, #4]
    52b4:	687b      	ldr	r3, [r7, #4]
    52b6:	429a      	cmp	r2, r3
    52b8:	d103      	bne.n	52c2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    52ba:	687b      	ldr	r3, [r7, #4]
    52bc:	689a      	ldr	r2, [r3, #8]
    52be:	68fb      	ldr	r3, [r7, #12]
    52c0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    52c2:	687b      	ldr	r3, [r7, #4]
    52c4:	2200      	movs	r2, #0
    52c6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    52c8:	68fb      	ldr	r3, [r7, #12]
    52ca:	681b      	ldr	r3, [r3, #0]
    52cc:	1e5a      	subs	r2, r3, #1
    52ce:	68fb      	ldr	r3, [r7, #12]
    52d0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    52d2:	68fb      	ldr	r3, [r7, #12]
    52d4:	681b      	ldr	r3, [r3, #0]
}
    52d6:	0018      	movs	r0, r3
    52d8:	46bd      	mov	sp, r7
    52da:	b004      	add	sp, #16
    52dc:	bd80      	pop	{r7, pc}
	...

000052e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    52e0:	b580      	push	{r7, lr}
    52e2:	b084      	sub	sp, #16
    52e4:	af00      	add	r7, sp, #0
    52e6:	60f8      	str	r0, [r7, #12]
    52e8:	60b9      	str	r1, [r7, #8]
    52ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    52ec:	68fb      	ldr	r3, [r7, #12]
    52ee:	3b04      	subs	r3, #4
    52f0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    52f2:	68fb      	ldr	r3, [r7, #12]
    52f4:	2280      	movs	r2, #128	; 0x80
    52f6:	0452      	lsls	r2, r2, #17
    52f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    52fa:	68fb      	ldr	r3, [r7, #12]
    52fc:	3b04      	subs	r3, #4
    52fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    5300:	68ba      	ldr	r2, [r7, #8]
    5302:	68fb      	ldr	r3, [r7, #12]
    5304:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    5306:	68fb      	ldr	r3, [r7, #12]
    5308:	3b04      	subs	r3, #4
    530a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    530c:	4a08      	ldr	r2, [pc, #32]	; (5330 <pxPortInitialiseStack+0x50>)
    530e:	68fb      	ldr	r3, [r7, #12]
    5310:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    5312:	68fb      	ldr	r3, [r7, #12]
    5314:	3b14      	subs	r3, #20
    5316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    5318:	687a      	ldr	r2, [r7, #4]
    531a:	68fb      	ldr	r3, [r7, #12]
    531c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
    531e:	68fb      	ldr	r3, [r7, #12]
    5320:	3b20      	subs	r3, #32
    5322:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    5324:	68fb      	ldr	r3, [r7, #12]
}
    5326:	0018      	movs	r0, r3
    5328:	46bd      	mov	sp, r7
    532a:	b004      	add	sp, #16
    532c:	bd80      	pop	{r7, pc}
    532e:	46c0      	nop			; (mov r8, r8)
    5330:	00005335 	.word	0x00005335

00005334 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    5334:	b580      	push	{r7, lr}
    5336:	b082      	sub	sp, #8
    5338:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
    533a:	2300      	movs	r3, #0
    533c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    533e:	4b07      	ldr	r3, [pc, #28]	; (535c <prvTaskExitError+0x28>)
    5340:	681b      	ldr	r3, [r3, #0]
    5342:	3301      	adds	r3, #1
    5344:	d001      	beq.n	534a <prvTaskExitError+0x16>
    5346:	b672      	cpsid	i
    5348:	e7fe      	b.n	5348 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
    534a:	b672      	cpsid	i
	while( ulDummy == 0 )
    534c:	46c0      	nop			; (mov r8, r8)
    534e:	687b      	ldr	r3, [r7, #4]
    5350:	2b00      	cmp	r3, #0
    5352:	d0fc      	beq.n	534e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    5354:	46c0      	nop			; (mov r8, r8)
    5356:	46bd      	mov	sp, r7
    5358:	b002      	add	sp, #8
    535a:	bd80      	pop	{r7, pc}
    535c:	20000028 	.word	0x20000028

00005360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    5360:	b580      	push	{r7, lr}
    5362:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    5364:	46c0      	nop			; (mov r8, r8)
    5366:	46bd      	mov	sp, r7
    5368:	bd80      	pop	{r7, pc}
    536a:	0000      	movs	r0, r0
    536c:	0000      	movs	r0, r0
	...

00005370 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    5370:	4a0b      	ldr	r2, [pc, #44]	; (53a0 <pxCurrentTCBConst2>)
    5372:	6813      	ldr	r3, [r2, #0]
    5374:	6818      	ldr	r0, [r3, #0]
    5376:	3020      	adds	r0, #32
    5378:	f380 8809 	msr	PSP, r0
    537c:	2002      	movs	r0, #2
    537e:	f380 8814 	msr	CONTROL, r0
    5382:	f3bf 8f6f 	isb	sy
    5386:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    5388:	46ae      	mov	lr, r5
    538a:	bc08      	pop	{r3}
    538c:	bc04      	pop	{r2}
    538e:	b662      	cpsie	i
    5390:	4718      	bx	r3
    5392:	46c0      	nop			; (mov r8, r8)
    5394:	46c0      	nop			; (mov r8, r8)
    5396:	46c0      	nop			; (mov r8, r8)
    5398:	46c0      	nop			; (mov r8, r8)
    539a:	46c0      	nop			; (mov r8, r8)
    539c:	46c0      	nop			; (mov r8, r8)
    539e:	46c0      	nop			; (mov r8, r8)

000053a0 <pxCurrentTCBConst2>:
    53a0:	200036dc 	.word	0x200036dc
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
    53a4:	46c0      	nop			; (mov r8, r8)
    53a6:	46c0      	nop			; (mov r8, r8)

000053a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    53a8:	b580      	push	{r7, lr}
    53aa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    53ac:	4b0e      	ldr	r3, [pc, #56]	; (53e8 <xPortStartScheduler+0x40>)
    53ae:	4a0e      	ldr	r2, [pc, #56]	; (53e8 <xPortStartScheduler+0x40>)
    53b0:	6812      	ldr	r2, [r2, #0]
    53b2:	21ff      	movs	r1, #255	; 0xff
    53b4:	0409      	lsls	r1, r1, #16
    53b6:	430a      	orrs	r2, r1
    53b8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    53ba:	4b0b      	ldr	r3, [pc, #44]	; (53e8 <xPortStartScheduler+0x40>)
    53bc:	4a0a      	ldr	r2, [pc, #40]	; (53e8 <xPortStartScheduler+0x40>)
    53be:	6812      	ldr	r2, [r2, #0]
    53c0:	21ff      	movs	r1, #255	; 0xff
    53c2:	0609      	lsls	r1, r1, #24
    53c4:	430a      	orrs	r2, r1
    53c6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    53c8:	4b08      	ldr	r3, [pc, #32]	; (53ec <xPortStartScheduler+0x44>)
    53ca:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    53cc:	4b08      	ldr	r3, [pc, #32]	; (53f0 <xPortStartScheduler+0x48>)
    53ce:	2200      	movs	r2, #0
    53d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    53d2:	4b08      	ldr	r3, [pc, #32]	; (53f4 <xPortStartScheduler+0x4c>)
    53d4:	4798      	blx	r3
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    53d6:	4b08      	ldr	r3, [pc, #32]	; (53f8 <xPortStartScheduler+0x50>)
    53d8:	4798      	blx	r3
	prvTaskExitError();
    53da:	4b08      	ldr	r3, [pc, #32]	; (53fc <xPortStartScheduler+0x54>)
    53dc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
    53de:	2300      	movs	r3, #0
}
    53e0:	0018      	movs	r0, r3
    53e2:	46bd      	mov	sp, r7
    53e4:	bd80      	pop	{r7, pc}
    53e6:	46c0      	nop			; (mov r8, r8)
    53e8:	e000ed20 	.word	0xe000ed20
    53ec:	00005509 	.word	0x00005509
    53f0:	20000028 	.word	0x20000028
    53f4:	00005371 	.word	0x00005371
    53f8:	00007a5d 	.word	0x00007a5d
    53fc:	00005335 	.word	0x00005335

00005400 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
    5400:	b580      	push	{r7, lr}
    5402:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    5404:	4b03      	ldr	r3, [pc, #12]	; (5414 <vPortYield+0x14>)
    5406:	2280      	movs	r2, #128	; 0x80
    5408:	0552      	lsls	r2, r2, #21
    540a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	//__asm volatile( "dsb" ::: "memory" );
	//__asm volatile( "isb" );
}
    540c:	46c0      	nop			; (mov r8, r8)
    540e:	46bd      	mov	sp, r7
    5410:	bd80      	pop	{r7, pc}
    5412:	46c0      	nop			; (mov r8, r8)
    5414:	e000ed04 	.word	0xe000ed04

00005418 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    5418:	b580      	push	{r7, lr}
    541a:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
    541c:	b672      	cpsid	i
    uxCriticalNesting++;
    541e:	4b06      	ldr	r3, [pc, #24]	; (5438 <vPortEnterCritical+0x20>)
    5420:	681b      	ldr	r3, [r3, #0]
    5422:	1c5a      	adds	r2, r3, #1
    5424:	4b04      	ldr	r3, [pc, #16]	; (5438 <vPortEnterCritical+0x20>)
    5426:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
    5428:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    542c:	f3bf 8f6f 	isb	sy
}
    5430:	46c0      	nop			; (mov r8, r8)
    5432:	46bd      	mov	sp, r7
    5434:	bd80      	pop	{r7, pc}
    5436:	46c0      	nop			; (mov r8, r8)
    5438:	20000028 	.word	0x20000028

0000543c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    543c:	b580      	push	{r7, lr}
    543e:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
    5440:	4b09      	ldr	r3, [pc, #36]	; (5468 <vPortExitCritical+0x2c>)
    5442:	681b      	ldr	r3, [r3, #0]
    5444:	2b00      	cmp	r3, #0
    5446:	d101      	bne.n	544c <vPortExitCritical+0x10>
    5448:	b672      	cpsid	i
    544a:	e7fe      	b.n	544a <vPortExitCritical+0xe>
    uxCriticalNesting--;
    544c:	4b06      	ldr	r3, [pc, #24]	; (5468 <vPortExitCritical+0x2c>)
    544e:	681b      	ldr	r3, [r3, #0]
    5450:	1e5a      	subs	r2, r3, #1
    5452:	4b05      	ldr	r3, [pc, #20]	; (5468 <vPortExitCritical+0x2c>)
    5454:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
    5456:	4b04      	ldr	r3, [pc, #16]	; (5468 <vPortExitCritical+0x2c>)
    5458:	681b      	ldr	r3, [r3, #0]
    545a:	2b00      	cmp	r3, #0
    545c:	d100      	bne.n	5460 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
    545e:	b662      	cpsie	i
    }
}
    5460:	46c0      	nop			; (mov r8, r8)
    5462:	46bd      	mov	sp, r7
    5464:	bd80      	pop	{r7, pc}
    5466:	46c0      	nop			; (mov r8, r8)
    5468:	20000028 	.word	0x20000028

0000546c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    546c:	f3ef 8010 	mrs	r0, PRIMASK
    5470:	b672      	cpsid	i
    5472:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
    5474:	46c0      	nop			; (mov r8, r8)
    5476:	0018      	movs	r0, r3

00005478 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
    5478:	f380 8810 	msr	PRIMASK, r0
    547c:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
    547e:	46c0      	nop			; (mov r8, r8)

00005480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    5480:	f3ef 8009 	mrs	r0, PSP
    5484:	4b0e      	ldr	r3, [pc, #56]	; (54c0 <pxCurrentTCBConst>)
    5486:	681a      	ldr	r2, [r3, #0]
    5488:	3820      	subs	r0, #32
    548a:	6010      	str	r0, [r2, #0]
    548c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    548e:	4644      	mov	r4, r8
    5490:	464d      	mov	r5, r9
    5492:	4656      	mov	r6, sl
    5494:	465f      	mov	r7, fp
    5496:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    5498:	b508      	push	{r3, lr}
    549a:	b672      	cpsid	i
    549c:	f002 fade 	bl	7a5c <vTaskSwitchContext>
    54a0:	b662      	cpsie	i
    54a2:	bc0c      	pop	{r2, r3}
    54a4:	6811      	ldr	r1, [r2, #0]
    54a6:	6808      	ldr	r0, [r1, #0]
    54a8:	3010      	adds	r0, #16
    54aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    54ac:	46a0      	mov	r8, r4
    54ae:	46a9      	mov	r9, r5
    54b0:	46b2      	mov	sl, r6
    54b2:	46bb      	mov	fp, r7
    54b4:	f380 8809 	msr	PSP, r0
    54b8:	3820      	subs	r0, #32
    54ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    54bc:	4718      	bx	r3
    54be:	46c0      	nop			; (mov r8, r8)

000054c0 <pxCurrentTCBConst>:
    54c0:	200036dc 	.word	0x200036dc
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
    54c4:	46c0      	nop			; (mov r8, r8)
    54c6:	46c0      	nop			; (mov r8, r8)

000054c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    54c8:	b580      	push	{r7, lr}
    54ca:	b082      	sub	sp, #8
    54cc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    54ce:	4b0a      	ldr	r3, [pc, #40]	; (54f8 <SysTick_Handler+0x30>)
    54d0:	4798      	blx	r3
    54d2:	0003      	movs	r3, r0
    54d4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    54d6:	4b09      	ldr	r3, [pc, #36]	; (54fc <SysTick_Handler+0x34>)
    54d8:	4798      	blx	r3
    54da:	1e03      	subs	r3, r0, #0
    54dc:	d003      	beq.n	54e6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    54de:	4b08      	ldr	r3, [pc, #32]	; (5500 <SysTick_Handler+0x38>)
    54e0:	2280      	movs	r2, #128	; 0x80
    54e2:	0552      	lsls	r2, r2, #21
    54e4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    54e6:	687b      	ldr	r3, [r7, #4]
    54e8:	0018      	movs	r0, r3
    54ea:	4b06      	ldr	r3, [pc, #24]	; (5504 <SysTick_Handler+0x3c>)
    54ec:	4798      	blx	r3
}
    54ee:	46c0      	nop			; (mov r8, r8)
    54f0:	46bd      	mov	sp, r7
    54f2:	b002      	add	sp, #8
    54f4:	bd80      	pop	{r7, pc}
    54f6:	46c0      	nop			; (mov r8, r8)
    54f8:	0000546d 	.word	0x0000546d
    54fc:	0000786d 	.word	0x0000786d
    5500:	e000ed04 	.word	0xe000ed04
    5504:	00005479 	.word	0x00005479

00005508 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    5508:	b5b0      	push	{r4, r5, r7, lr}
    550a:	af00      	add	r7, sp, #0
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
    550c:	4b0b      	ldr	r3, [pc, #44]	; (553c <prvSetupTimerInterrupt+0x34>)
    550e:	2200      	movs	r2, #0
    5510:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
    5512:	4b0b      	ldr	r3, [pc, #44]	; (5540 <prvSetupTimerInterrupt+0x38>)
    5514:	2200      	movs	r2, #0
    5516:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    5518:	4c0a      	ldr	r4, [pc, #40]	; (5544 <prvSetupTimerInterrupt+0x3c>)
    551a:	2000      	movs	r0, #0
    551c:	4b0a      	ldr	r3, [pc, #40]	; (5548 <prvSetupTimerInterrupt+0x40>)
    551e:	4798      	blx	r3
    5520:	4b0a      	ldr	r3, [pc, #40]	; (554c <prvSetupTimerInterrupt+0x44>)
    5522:	22fa      	movs	r2, #250	; 0xfa
    5524:	0091      	lsls	r1, r2, #2
    5526:	4798      	blx	r3
    5528:	0003      	movs	r3, r0
    552a:	3b01      	subs	r3, #1
    552c:	6023      	str	r3, [r4, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    552e:	4b03      	ldr	r3, [pc, #12]	; (553c <prvSetupTimerInterrupt+0x34>)
    5530:	2207      	movs	r2, #7
    5532:	601a      	str	r2, [r3, #0]
}
    5534:	46c0      	nop			; (mov r8, r8)
    5536:	46bd      	mov	sp, r7
    5538:	bdb0      	pop	{r4, r5, r7, pc}
    553a:	46c0      	nop			; (mov r8, r8)
    553c:	e000e010 	.word	0xe000e010
    5540:	e000e018 	.word	0xe000e018
    5544:	e000e014 	.word	0xe000e014
    5548:	0000b64d 	.word	0x0000b64d
    554c:	0000bff5 	.word	0x0000bff5

00005550 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    5550:	b580      	push	{r7, lr}
    5552:	b084      	sub	sp, #16
    5554:	af00      	add	r7, sp, #0
    5556:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
    5558:	2300      	movs	r3, #0
    555a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    555c:	687b      	ldr	r3, [r7, #4]
    555e:	2207      	movs	r2, #7
    5560:	4013      	ands	r3, r2
    5562:	d004      	beq.n	556e <pvPortMalloc+0x1e>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    5564:	687b      	ldr	r3, [r7, #4]
    5566:	2207      	movs	r2, #7
    5568:	4393      	bics	r3, r2
    556a:	3308      	adds	r3, #8
    556c:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
    556e:	4b21      	ldr	r3, [pc, #132]	; (55f4 <pvPortMalloc+0xa4>)
    5570:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    5572:	4b21      	ldr	r3, [pc, #132]	; (55f8 <pvPortMalloc+0xa8>)
    5574:	681b      	ldr	r3, [r3, #0]
    5576:	2b00      	cmp	r3, #0
    5578:	d105      	bne.n	5586 <pvPortMalloc+0x36>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    557a:	4b20      	ldr	r3, [pc, #128]	; (55fc <pvPortMalloc+0xac>)
    557c:	2207      	movs	r2, #7
    557e:	4393      	bics	r3, r2
    5580:	001a      	movs	r2, r3
    5582:	4b1d      	ldr	r3, [pc, #116]	; (55f8 <pvPortMalloc+0xa8>)
    5584:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    5586:	4b1e      	ldr	r3, [pc, #120]	; (5600 <pvPortMalloc+0xb0>)
    5588:	681a      	ldr	r2, [r3, #0]
    558a:	687b      	ldr	r3, [r7, #4]
    558c:	18d3      	adds	r3, r2, r3
    558e:	4a1d      	ldr	r2, [pc, #116]	; (5604 <pvPortMalloc+0xb4>)
    5590:	4293      	cmp	r3, r2
    5592:	d813      	bhi.n	55bc <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
    5594:	4b1a      	ldr	r3, [pc, #104]	; (5600 <pvPortMalloc+0xb0>)
    5596:	681a      	ldr	r2, [r3, #0]
    5598:	687b      	ldr	r3, [r7, #4]
    559a:	18d2      	adds	r2, r2, r3
    559c:	4b18      	ldr	r3, [pc, #96]	; (5600 <pvPortMalloc+0xb0>)
    559e:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    55a0:	429a      	cmp	r2, r3
    55a2:	d90b      	bls.n	55bc <pvPortMalloc+0x6c>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    55a4:	4b14      	ldr	r3, [pc, #80]	; (55f8 <pvPortMalloc+0xa8>)
    55a6:	681a      	ldr	r2, [r3, #0]
    55a8:	4b15      	ldr	r3, [pc, #84]	; (5600 <pvPortMalloc+0xb0>)
    55aa:	681b      	ldr	r3, [r3, #0]
    55ac:	18d3      	adds	r3, r2, r3
    55ae:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
    55b0:	4b13      	ldr	r3, [pc, #76]	; (5600 <pvPortMalloc+0xb0>)
    55b2:	681a      	ldr	r2, [r3, #0]
    55b4:	687b      	ldr	r3, [r7, #4]
    55b6:	18d2      	adds	r2, r2, r3
    55b8:	4b11      	ldr	r3, [pc, #68]	; (5600 <pvPortMalloc+0xb0>)
    55ba:	601a      	str	r2, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
    55bc:	68fb      	ldr	r3, [r7, #12]
    55be:	2b00      	cmp	r3, #0
    55c0:	d006      	beq.n	55d0 <pvPortMalloc+0x80>
    55c2:	68fb      	ldr	r3, [r7, #12]
    55c4:	687a      	ldr	r2, [r7, #4]
    55c6:	0019      	movs	r1, r3
    55c8:	2094      	movs	r0, #148	; 0x94
    55ca:	4b0f      	ldr	r3, [pc, #60]	; (5608 <pvPortMalloc+0xb8>)
    55cc:	4798      	blx	r3
    55ce:	e005      	b.n	55dc <pvPortMalloc+0x8c>
    55d0:	68fb      	ldr	r3, [r7, #12]
    55d2:	687a      	ldr	r2, [r7, #4]
    55d4:	0019      	movs	r1, r3
    55d6:	20e8      	movs	r0, #232	; 0xe8
    55d8:	4b0b      	ldr	r3, [pc, #44]	; (5608 <pvPortMalloc+0xb8>)
    55da:	4798      	blx	r3
	}
	( void ) xTaskResumeAll();
    55dc:	4b0b      	ldr	r3, [pc, #44]	; (560c <pvPortMalloc+0xbc>)
    55de:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
    55e0:	68fb      	ldr	r3, [r7, #12]
    55e2:	2b00      	cmp	r3, #0
    55e4:	d101      	bne.n	55ea <pvPortMalloc+0x9a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
    55e6:	4b0a      	ldr	r3, [pc, #40]	; (5610 <pvPortMalloc+0xc0>)
    55e8:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
    55ea:	68fb      	ldr	r3, [r7, #12]
}
    55ec:	0018      	movs	r0, r3
    55ee:	46bd      	mov	sp, r7
    55f0:	b004      	add	sp, #16
    55f2:	bd80      	pop	{r7, pc}
    55f4:	000076c9 	.word	0x000076c9
    55f8:	200036d8 	.word	0x200036d8
    55fc:	20000414 	.word	0x20000414
    5600:	200036d4 	.word	0x200036d4
    5604:	000032bf 	.word	0x000032bf
    5608:	00003cc5 	.word	0x00003cc5
    560c:	000076e1 	.word	0x000076e1
    5610:	0000bfc5 	.word	0x0000bfc5

00005614 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    5614:	b580      	push	{r7, lr}
    5616:	b082      	sub	sp, #8
    5618:	af00      	add	r7, sp, #0
    561a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    561c:	687b      	ldr	r3, [r7, #4]
    561e:	2b00      	cmp	r3, #0
    5620:	d001      	beq.n	5626 <vPortFree+0x12>
    5622:	b672      	cpsid	i
    5624:	e7fe      	b.n	5624 <vPortFree+0x10>
}
    5626:	46c0      	nop			; (mov r8, r8)
    5628:	46bd      	mov	sp, r7
    562a:	b002      	add	sp, #8
    562c:	bd80      	pop	{r7, pc}
	...

00005630 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    5630:	b580      	push	{r7, lr}
    5632:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
    5634:	4b03      	ldr	r3, [pc, #12]	; (5644 <xPortGetFreeHeapSize+0x14>)
    5636:	681b      	ldr	r3, [r3, #0]
    5638:	22cb      	movs	r2, #203	; 0xcb
    563a:	0192      	lsls	r2, r2, #6
    563c:	1ad3      	subs	r3, r2, r3
}
    563e:	0018      	movs	r0, r3
    5640:	46bd      	mov	sp, r7
    5642:	bd80      	pop	{r7, pc}
    5644:	200036d4 	.word	0x200036d4

00005648 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    5648:	b580      	push	{r7, lr}
    564a:	b084      	sub	sp, #16
    564c:	af00      	add	r7, sp, #0
    564e:	6078      	str	r0, [r7, #4]
    5650:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5652:	687b      	ldr	r3, [r7, #4]
    5654:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
    5656:	68fb      	ldr	r3, [r7, #12]
    5658:	2b00      	cmp	r3, #0
    565a:	d101      	bne.n	5660 <xQueueGenericReset+0x18>
    565c:	b672      	cpsid	i
    565e:	e7fe      	b.n	565e <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
    5660:	4b23      	ldr	r3, [pc, #140]	; (56f0 <xQueueGenericReset+0xa8>)
    5662:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    5664:	68fb      	ldr	r3, [r7, #12]
    5666:	681a      	ldr	r2, [r3, #0]
    5668:	68fb      	ldr	r3, [r7, #12]
    566a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    566c:	68fb      	ldr	r3, [r7, #12]
    566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5670:	434b      	muls	r3, r1
    5672:	18d2      	adds	r2, r2, r3
    5674:	68fb      	ldr	r3, [r7, #12]
    5676:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    5678:	68fb      	ldr	r3, [r7, #12]
    567a:	2200      	movs	r2, #0
    567c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    567e:	68fb      	ldr	r3, [r7, #12]
    5680:	681a      	ldr	r2, [r3, #0]
    5682:	68fb      	ldr	r3, [r7, #12]
    5684:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    5686:	68fb      	ldr	r3, [r7, #12]
    5688:	681a      	ldr	r2, [r3, #0]
    568a:	68fb      	ldr	r3, [r7, #12]
    568c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    568e:	1e59      	subs	r1, r3, #1
    5690:	68fb      	ldr	r3, [r7, #12]
    5692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5694:	434b      	muls	r3, r1
    5696:	18d2      	adds	r2, r2, r3
    5698:	68fb      	ldr	r3, [r7, #12]
    569a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    569c:	68fb      	ldr	r3, [r7, #12]
    569e:	2244      	movs	r2, #68	; 0x44
    56a0:	21ff      	movs	r1, #255	; 0xff
    56a2:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    56a4:	68fb      	ldr	r3, [r7, #12]
    56a6:	2245      	movs	r2, #69	; 0x45
    56a8:	21ff      	movs	r1, #255	; 0xff
    56aa:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
    56ac:	683b      	ldr	r3, [r7, #0]
    56ae:	2b00      	cmp	r3, #0
    56b0:	d10d      	bne.n	56ce <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    56b2:	68fb      	ldr	r3, [r7, #12]
    56b4:	691b      	ldr	r3, [r3, #16]
    56b6:	2b00      	cmp	r3, #0
    56b8:	d013      	beq.n	56e2 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    56ba:	68fb      	ldr	r3, [r7, #12]
    56bc:	3310      	adds	r3, #16
    56be:	0018      	movs	r0, r3
    56c0:	4b0c      	ldr	r3, [pc, #48]	; (56f4 <xQueueGenericReset+0xac>)
    56c2:	4798      	blx	r3
    56c4:	1e03      	subs	r3, r0, #0
    56c6:	d00c      	beq.n	56e2 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    56c8:	4b0b      	ldr	r3, [pc, #44]	; (56f8 <xQueueGenericReset+0xb0>)
    56ca:	4798      	blx	r3
    56cc:	e009      	b.n	56e2 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    56ce:	68fb      	ldr	r3, [r7, #12]
    56d0:	3310      	adds	r3, #16
    56d2:	0018      	movs	r0, r3
    56d4:	4b09      	ldr	r3, [pc, #36]	; (56fc <xQueueGenericReset+0xb4>)
    56d6:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    56d8:	68fb      	ldr	r3, [r7, #12]
    56da:	3324      	adds	r3, #36	; 0x24
    56dc:	0018      	movs	r0, r3
    56de:	4b07      	ldr	r3, [pc, #28]	; (56fc <xQueueGenericReset+0xb4>)
    56e0:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
    56e2:	4b07      	ldr	r3, [pc, #28]	; (5700 <xQueueGenericReset+0xb8>)
    56e4:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    56e6:	2301      	movs	r3, #1
}
    56e8:	0018      	movs	r0, r3
    56ea:	46bd      	mov	sp, r7
    56ec:	b004      	add	sp, #16
    56ee:	bd80      	pop	{r7, pc}
    56f0:	00005419 	.word	0x00005419
    56f4:	00007ca1 	.word	0x00007ca1
    56f8:	00005401 	.word	0x00005401
    56fc:	0000518d 	.word	0x0000518d
    5700:	0000543d 	.word	0x0000543d

00005704 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    5704:	b590      	push	{r4, r7, lr}
    5706:	b08b      	sub	sp, #44	; 0x2c
    5708:	af02      	add	r7, sp, #8
    570a:	60f8      	str	r0, [r7, #12]
    570c:	60b9      	str	r1, [r7, #8]
    570e:	1dfb      	adds	r3, r7, #7
    5710:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    5712:	68fb      	ldr	r3, [r7, #12]
    5714:	2b00      	cmp	r3, #0
    5716:	d101      	bne.n	571c <xQueueGenericCreate+0x18>
    5718:	b672      	cpsid	i
    571a:	e7fe      	b.n	571a <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
    571c:	68bb      	ldr	r3, [r7, #8]
    571e:	2b00      	cmp	r3, #0
    5720:	d102      	bne.n	5728 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    5722:	2300      	movs	r3, #0
    5724:	61fb      	str	r3, [r7, #28]
    5726:	e003      	b.n	5730 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    5728:	68fb      	ldr	r3, [r7, #12]
    572a:	68ba      	ldr	r2, [r7, #8]
    572c:	4353      	muls	r3, r2
    572e:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    5730:	69fb      	ldr	r3, [r7, #28]
    5732:	3354      	adds	r3, #84	; 0x54
    5734:	0018      	movs	r0, r3
    5736:	4b19      	ldr	r3, [pc, #100]	; (579c <xQueueGenericCreate+0x98>)
    5738:	4798      	blx	r3
    573a:	0003      	movs	r3, r0
    573c:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
    573e:	69bb      	ldr	r3, [r7, #24]
    5740:	2b00      	cmp	r3, #0
    5742:	d00d      	beq.n	5760 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    5744:	69bb      	ldr	r3, [r7, #24]
    5746:	3354      	adds	r3, #84	; 0x54
    5748:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    574a:	1dfb      	adds	r3, r7, #7
    574c:	781c      	ldrb	r4, [r3, #0]
    574e:	697a      	ldr	r2, [r7, #20]
    5750:	68b9      	ldr	r1, [r7, #8]
    5752:	68f8      	ldr	r0, [r7, #12]
    5754:	69bb      	ldr	r3, [r7, #24]
    5756:	9300      	str	r3, [sp, #0]
    5758:	0023      	movs	r3, r4
    575a:	4c11      	ldr	r4, [pc, #68]	; (57a0 <xQueueGenericCreate+0x9c>)
    575c:	47a0      	blx	r4
    575e:	e017      	b.n	5790 <xQueueGenericCreate+0x8c>
		}
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
    5760:	4b10      	ldr	r3, [pc, #64]	; (57a4 <xQueueGenericCreate+0xa0>)
    5762:	4798      	blx	r3
    5764:	0003      	movs	r3, r0
    5766:	0018      	movs	r0, r3
    5768:	4b0f      	ldr	r3, [pc, #60]	; (57a8 <xQueueGenericCreate+0xa4>)
    576a:	4798      	blx	r3
    576c:	0003      	movs	r3, r0
    576e:	001a      	movs	r2, r3
    5770:	4b0e      	ldr	r3, [pc, #56]	; (57ac <xQueueGenericCreate+0xa8>)
    5772:	881b      	ldrh	r3, [r3, #0]
    5774:	4013      	ands	r3, r2
    5776:	b29b      	uxth	r3, r3
    5778:	2b00      	cmp	r3, #0
    577a:	d009      	beq.n	5790 <xQueueGenericCreate+0x8c>
    577c:	1dfb      	adds	r3, r7, #7
    577e:	781b      	ldrb	r3, [r3, #0]
    5780:	4a0b      	ldr	r2, [pc, #44]	; (57b0 <xQueueGenericCreate+0xac>)
    5782:	5cd3      	ldrb	r3, [r2, r3]
    5784:	3340      	adds	r3, #64	; 0x40
    5786:	b2db      	uxtb	r3, r3
    5788:	2100      	movs	r1, #0
    578a:	0018      	movs	r0, r3
    578c:	4b09      	ldr	r3, [pc, #36]	; (57b4 <xQueueGenericCreate+0xb0>)
    578e:	4798      	blx	r3
		}

		return pxNewQueue;
    5790:	69bb      	ldr	r3, [r7, #24]
	}
    5792:	0018      	movs	r0, r3
    5794:	46bd      	mov	sp, r7
    5796:	b009      	add	sp, #36	; 0x24
    5798:	bd90      	pop	{r4, r7, pc}
    579a:	46c0      	nop			; (mov r8, r8)
    579c:	00005551 	.word	0x00005551
    57a0:	000057b9 	.word	0x000057b9
    57a4:	0000372d 	.word	0x0000372d
    57a8:	000035cd 	.word	0x000035cd
    57ac:	20000024 	.word	0x20000024
    57b0:	20000018 	.word	0x20000018
    57b4:	0000411d 	.word	0x0000411d

000057b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    57b8:	b5b0      	push	{r4, r5, r7, lr}
    57ba:	b084      	sub	sp, #16
    57bc:	af00      	add	r7, sp, #0
    57be:	60f8      	str	r0, [r7, #12]
    57c0:	60b9      	str	r1, [r7, #8]
    57c2:	607a      	str	r2, [r7, #4]
    57c4:	001a      	movs	r2, r3
    57c6:	1cfb      	adds	r3, r7, #3
    57c8:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    57ca:	68bb      	ldr	r3, [r7, #8]
    57cc:	2b00      	cmp	r3, #0
    57ce:	d103      	bne.n	57d8 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    57d0:	6a3b      	ldr	r3, [r7, #32]
    57d2:	6a3a      	ldr	r2, [r7, #32]
    57d4:	601a      	str	r2, [r3, #0]
    57d6:	e002      	b.n	57de <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    57d8:	6a3b      	ldr	r3, [r7, #32]
    57da:	687a      	ldr	r2, [r7, #4]
    57dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    57de:	6a3b      	ldr	r3, [r7, #32]
    57e0:	68fa      	ldr	r2, [r7, #12]
    57e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    57e4:	6a3b      	ldr	r3, [r7, #32]
    57e6:	68ba      	ldr	r2, [r7, #8]
    57e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    57ea:	6a3b      	ldr	r3, [r7, #32]
    57ec:	2101      	movs	r1, #1
    57ee:	0018      	movs	r0, r3
    57f0:	4b41      	ldr	r3, [pc, #260]	; (58f8 <prvInitialiseNewQueue+0x140>)
    57f2:	4798      	blx	r3

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    57f4:	6a3b      	ldr	r3, [r7, #32]
    57f6:	1cfa      	adds	r2, r7, #3
    57f8:	2150      	movs	r1, #80	; 0x50
    57fa:	7812      	ldrb	r2, [r2, #0]
    57fc:	545a      	strb	r2, [r3, r1]
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
    57fe:	6a3b      	ldr	r3, [r7, #32]
    5800:	2200      	movs	r2, #0
    5802:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
    5804:	6a3b      	ldr	r3, [r7, #32]
    5806:	0018      	movs	r0, r3
    5808:	4b3c      	ldr	r3, [pc, #240]	; (58fc <prvInitialiseNewQueue+0x144>)
    580a:	4798      	blx	r3
    580c:	0003      	movs	r3, r0
    580e:	001a      	movs	r2, r3
    5810:	4b3b      	ldr	r3, [pc, #236]	; (5900 <prvInitialiseNewQueue+0x148>)
    5812:	5c9b      	ldrb	r3, [r3, r2]
    5814:	0018      	movs	r0, r3
    5816:	4b3b      	ldr	r3, [pc, #236]	; (5904 <prvInitialiseNewQueue+0x14c>)
    5818:	4798      	blx	r3
    581a:	0003      	movs	r3, r0
    581c:	b29a      	uxth	r2, r3
    581e:	6a3b      	ldr	r3, [r7, #32]
    5820:	0011      	movs	r1, r2
    5822:	0018      	movs	r0, r3
    5824:	4b38      	ldr	r3, [pc, #224]	; (5908 <prvInitialiseNewQueue+0x150>)
    5826:	4798      	blx	r3
    5828:	4b38      	ldr	r3, [pc, #224]	; (590c <prvInitialiseNewQueue+0x154>)
    582a:	881a      	ldrh	r2, [r3, #0]
    582c:	6a3b      	ldr	r3, [r7, #32]
    582e:	0011      	movs	r1, r2
    5830:	0018      	movs	r0, r3
    5832:	4b37      	ldr	r3, [pc, #220]	; (5910 <prvInitialiseNewQueue+0x158>)
    5834:	4798      	blx	r3
    5836:	6a3b      	ldr	r3, [r7, #32]
    5838:	0018      	movs	r0, r3
    583a:	4b30      	ldr	r3, [pc, #192]	; (58fc <prvInitialiseNewQueue+0x144>)
    583c:	4798      	blx	r3
    583e:	0003      	movs	r3, r0
    5840:	001a      	movs	r2, r3
    5842:	4b2f      	ldr	r3, [pc, #188]	; (5900 <prvInitialiseNewQueue+0x148>)
    5844:	5c9c      	ldrb	r4, [r3, r2]
    5846:	6a3b      	ldr	r3, [r7, #32]
    5848:	0018      	movs	r0, r3
    584a:	4b32      	ldr	r3, [pc, #200]	; (5914 <prvInitialiseNewQueue+0x15c>)
    584c:	4798      	blx	r3
    584e:	0003      	movs	r3, r0
    5850:	b2db      	uxtb	r3, r3
    5852:	0019      	movs	r1, r3
    5854:	0020      	movs	r0, r4
    5856:	4b30      	ldr	r3, [pc, #192]	; (5918 <prvInitialiseNewQueue+0x160>)
    5858:	4798      	blx	r3
    585a:	4b30      	ldr	r3, [pc, #192]	; (591c <prvInitialiseNewQueue+0x164>)
    585c:	4798      	blx	r3
    585e:	0003      	movs	r3, r0
    5860:	0018      	movs	r0, r3
    5862:	4b2f      	ldr	r3, [pc, #188]	; (5920 <prvInitialiseNewQueue+0x168>)
    5864:	4798      	blx	r3
    5866:	0003      	movs	r3, r0
    5868:	001a      	movs	r2, r3
    586a:	4b2e      	ldr	r3, [pc, #184]	; (5924 <prvInitialiseNewQueue+0x16c>)
    586c:	881b      	ldrh	r3, [r3, #0]
    586e:	4013      	ands	r3, r2
    5870:	b29b      	uxth	r3, r3
    5872:	2b00      	cmp	r3, #0
    5874:	d029      	beq.n	58ca <prvInitialiseNewQueue+0x112>
    5876:	6a3b      	ldr	r3, [r7, #32]
    5878:	0018      	movs	r0, r3
    587a:	4b2b      	ldr	r3, [pc, #172]	; (5928 <prvInitialiseNewQueue+0x170>)
    587c:	4798      	blx	r3
    587e:	0003      	movs	r3, r0
    5880:	001a      	movs	r2, r3
    5882:	4b28      	ldr	r3, [pc, #160]	; (5924 <prvInitialiseNewQueue+0x16c>)
    5884:	881b      	ldrh	r3, [r3, #0]
    5886:	4013      	ands	r3, r2
    5888:	b29b      	uxth	r3, r3
    588a:	2b00      	cmp	r3, #0
    588c:	d01d      	beq.n	58ca <prvInitialiseNewQueue+0x112>
    588e:	6a3b      	ldr	r3, [r7, #32]
    5890:	0018      	movs	r0, r3
    5892:	4b1a      	ldr	r3, [pc, #104]	; (58fc <prvInitialiseNewQueue+0x144>)
    5894:	4798      	blx	r3
    5896:	0003      	movs	r3, r0
    5898:	001a      	movs	r2, r3
    589a:	4b19      	ldr	r3, [pc, #100]	; (5900 <prvInitialiseNewQueue+0x148>)
    589c:	5c9b      	ldrb	r3, [r3, r2]
    589e:	3318      	adds	r3, #24
    58a0:	b2db      	uxtb	r3, r3
    58a2:	001d      	movs	r5, r3
    58a4:	6a3b      	ldr	r3, [r7, #32]
    58a6:	0018      	movs	r0, r3
    58a8:	4b14      	ldr	r3, [pc, #80]	; (58fc <prvInitialiseNewQueue+0x144>)
    58aa:	4798      	blx	r3
    58ac:	0003      	movs	r3, r0
    58ae:	001a      	movs	r2, r3
    58b0:	4b13      	ldr	r3, [pc, #76]	; (5900 <prvInitialiseNewQueue+0x148>)
    58b2:	5c9c      	ldrb	r4, [r3, r2]
    58b4:	6a3b      	ldr	r3, [r7, #32]
    58b6:	0018      	movs	r0, r3
    58b8:	4b16      	ldr	r3, [pc, #88]	; (5914 <prvInitialiseNewQueue+0x15c>)
    58ba:	4798      	blx	r3
    58bc:	0003      	movs	r3, r0
    58be:	b2db      	uxtb	r3, r3
    58c0:	001a      	movs	r2, r3
    58c2:	0021      	movs	r1, r4
    58c4:	0028      	movs	r0, r5
    58c6:	4b19      	ldr	r3, [pc, #100]	; (592c <prvInitialiseNewQueue+0x174>)
    58c8:	4798      	blx	r3
    58ca:	6a3b      	ldr	r3, [r7, #32]
    58cc:	0018      	movs	r0, r3
    58ce:	4b0b      	ldr	r3, [pc, #44]	; (58fc <prvInitialiseNewQueue+0x144>)
    58d0:	4798      	blx	r3
    58d2:	0003      	movs	r3, r0
    58d4:	001a      	movs	r2, r3
    58d6:	4b0a      	ldr	r3, [pc, #40]	; (5900 <prvInitialiseNewQueue+0x148>)
    58d8:	5c9c      	ldrb	r4, [r3, r2]
    58da:	6a3b      	ldr	r3, [r7, #32]
    58dc:	0018      	movs	r0, r3
    58de:	4b0d      	ldr	r3, [pc, #52]	; (5914 <prvInitialiseNewQueue+0x15c>)
    58e0:	4798      	blx	r3
    58e2:	0003      	movs	r3, r0
    58e4:	b2db      	uxtb	r3, r3
    58e6:	2200      	movs	r2, #0
    58e8:	0019      	movs	r1, r3
    58ea:	0020      	movs	r0, r4
    58ec:	4b10      	ldr	r3, [pc, #64]	; (5930 <prvInitialiseNewQueue+0x178>)
    58ee:	4798      	blx	r3
}
    58f0:	46c0      	nop			; (mov r8, r8)
    58f2:	46bd      	mov	sp, r7
    58f4:	b004      	add	sp, #16
    58f6:	bdb0      	pop	{r4, r5, r7, pc}
    58f8:	00005649 	.word	0x00005649
    58fc:	0000358d 	.word	0x0000358d
    5900:	20000018 	.word	0x20000018
    5904:	000049a1 	.word	0x000049a1
    5908:	000036b1 	.word	0x000036b1
    590c:	20000026 	.word	0x20000026
    5910:	000036ed 	.word	0x000036ed
    5914:	0000366d 	.word	0x0000366d
    5918:	00004b39 	.word	0x00004b39
    591c:	0000372d 	.word	0x0000372d
    5920:	000035cd 	.word	0x000035cd
    5924:	20000024 	.word	0x20000024
    5928:	0000368d 	.word	0x0000368d
    592c:	00003e15 	.word	0x00003e15
    5930:	00004471 	.word	0x00004471

00005934 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    5934:	b590      	push	{r4, r7, lr}
    5936:	b083      	sub	sp, #12
    5938:	af00      	add	r7, sp, #0
    593a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    593c:	687b      	ldr	r3, [r7, #4]
    593e:	2b00      	cmp	r3, #0
    5940:	d00e      	beq.n	5960 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    5942:	687b      	ldr	r3, [r7, #4]
    5944:	2200      	movs	r2, #0
    5946:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    5948:	687b      	ldr	r3, [r7, #4]
    594a:	2200      	movs	r2, #0
    594c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    594e:	687b      	ldr	r3, [r7, #4]
    5950:	2200      	movs	r2, #0
    5952:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    5954:	6878      	ldr	r0, [r7, #4]
    5956:	2300      	movs	r3, #0
    5958:	2200      	movs	r2, #0
    595a:	2100      	movs	r1, #0
    595c:	4c02      	ldr	r4, [pc, #8]	; (5968 <prvInitialiseMutex+0x34>)
    595e:	47a0      	blx	r4
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    5960:	46c0      	nop			; (mov r8, r8)
    5962:	46bd      	mov	sp, r7
    5964:	b003      	add	sp, #12
    5966:	bd90      	pop	{r4, r7, pc}
    5968:	000059ad 	.word	0x000059ad

0000596c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    596c:	b580      	push	{r7, lr}
    596e:	b086      	sub	sp, #24
    5970:	af00      	add	r7, sp, #0
    5972:	0002      	movs	r2, r0
    5974:	1dfb      	adds	r3, r7, #7
    5976:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    5978:	2301      	movs	r3, #1
    597a:	617b      	str	r3, [r7, #20]
    597c:	2300      	movs	r3, #0
    597e:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    5980:	1dfb      	adds	r3, r7, #7
    5982:	781a      	ldrb	r2, [r3, #0]
    5984:	6939      	ldr	r1, [r7, #16]
    5986:	697b      	ldr	r3, [r7, #20]
    5988:	0018      	movs	r0, r3
    598a:	4b06      	ldr	r3, [pc, #24]	; (59a4 <xQueueCreateMutex+0x38>)
    598c:	4798      	blx	r3
    598e:	0003      	movs	r3, r0
    5990:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    5992:	68fb      	ldr	r3, [r7, #12]
    5994:	0018      	movs	r0, r3
    5996:	4b04      	ldr	r3, [pc, #16]	; (59a8 <xQueueCreateMutex+0x3c>)
    5998:	4798      	blx	r3

		return pxNewQueue;
    599a:	68fb      	ldr	r3, [r7, #12]
	}
    599c:	0018      	movs	r0, r3
    599e:	46bd      	mov	sp, r7
    59a0:	b006      	add	sp, #24
    59a2:	bd80      	pop	{r7, pc}
    59a4:	00005705 	.word	0x00005705
    59a8:	00005935 	.word	0x00005935

000059ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    59ac:	b5b0      	push	{r4, r5, r7, lr}
    59ae:	b08a      	sub	sp, #40	; 0x28
    59b0:	af00      	add	r7, sp, #0
    59b2:	60f8      	str	r0, [r7, #12]
    59b4:	60b9      	str	r1, [r7, #8]
    59b6:	607a      	str	r2, [r7, #4]
    59b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    59ba:	2300      	movs	r3, #0
    59bc:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    59be:	68fb      	ldr	r3, [r7, #12]
    59c0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    59c2:	6a3b      	ldr	r3, [r7, #32]
    59c4:	2b00      	cmp	r3, #0
    59c6:	d101      	bne.n	59cc <xQueueGenericSend+0x20>
    59c8:	b672      	cpsid	i
    59ca:	e7fe      	b.n	59ca <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    59cc:	68bb      	ldr	r3, [r7, #8]
    59ce:	2b00      	cmp	r3, #0
    59d0:	d103      	bne.n	59da <xQueueGenericSend+0x2e>
    59d2:	6a3b      	ldr	r3, [r7, #32]
    59d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    59d6:	2b00      	cmp	r3, #0
    59d8:	d101      	bne.n	59de <xQueueGenericSend+0x32>
    59da:	2301      	movs	r3, #1
    59dc:	e000      	b.n	59e0 <xQueueGenericSend+0x34>
    59de:	2300      	movs	r3, #0
    59e0:	2b00      	cmp	r3, #0
    59e2:	d101      	bne.n	59e8 <xQueueGenericSend+0x3c>
    59e4:	b672      	cpsid	i
    59e6:	e7fe      	b.n	59e6 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    59e8:	683b      	ldr	r3, [r7, #0]
    59ea:	2b02      	cmp	r3, #2
    59ec:	d103      	bne.n	59f6 <xQueueGenericSend+0x4a>
    59ee:	6a3b      	ldr	r3, [r7, #32]
    59f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    59f2:	2b01      	cmp	r3, #1
    59f4:	d101      	bne.n	59fa <xQueueGenericSend+0x4e>
    59f6:	2301      	movs	r3, #1
    59f8:	e000      	b.n	59fc <xQueueGenericSend+0x50>
    59fa:	2300      	movs	r3, #0
    59fc:	2b00      	cmp	r3, #0
    59fe:	d101      	bne.n	5a04 <xQueueGenericSend+0x58>
    5a00:	b672      	cpsid	i
    5a02:	e7fe      	b.n	5a02 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    5a04:	4bbc      	ldr	r3, [pc, #752]	; (5cf8 <xQueueGenericSend+0x34c>)
    5a06:	4798      	blx	r3
    5a08:	1e03      	subs	r3, r0, #0
    5a0a:	d102      	bne.n	5a12 <xQueueGenericSend+0x66>
    5a0c:	687b      	ldr	r3, [r7, #4]
    5a0e:	2b00      	cmp	r3, #0
    5a10:	d101      	bne.n	5a16 <xQueueGenericSend+0x6a>
    5a12:	2301      	movs	r3, #1
    5a14:	e000      	b.n	5a18 <xQueueGenericSend+0x6c>
    5a16:	2300      	movs	r3, #0
    5a18:	2b00      	cmp	r3, #0
    5a1a:	d101      	bne.n	5a20 <xQueueGenericSend+0x74>
    5a1c:	b672      	cpsid	i
    5a1e:	e7fe      	b.n	5a1e <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    5a20:	4bb6      	ldr	r3, [pc, #728]	; (5cfc <xQueueGenericSend+0x350>)
    5a22:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5a24:	6a3b      	ldr	r3, [r7, #32]
    5a26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5a28:	6a3b      	ldr	r3, [r7, #32]
    5a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5a2c:	429a      	cmp	r2, r3
    5a2e:	d303      	bcc.n	5a38 <xQueueGenericSend+0x8c>
    5a30:	683b      	ldr	r3, [r7, #0]
    5a32:	2b02      	cmp	r3, #2
    5a34:	d000      	beq.n	5a38 <xQueueGenericSend+0x8c>
    5a36:	e08e      	b.n	5b56 <xQueueGenericSend+0x1aa>
			{
				traceQUEUE_SEND( pxQueue );
    5a38:	4bb1      	ldr	r3, [pc, #708]	; (5d00 <xQueueGenericSend+0x354>)
    5a3a:	4798      	blx	r3
    5a3c:	0003      	movs	r3, r0
    5a3e:	0018      	movs	r0, r3
    5a40:	4bb0      	ldr	r3, [pc, #704]	; (5d04 <xQueueGenericSend+0x358>)
    5a42:	4798      	blx	r3
    5a44:	0003      	movs	r3, r0
    5a46:	001a      	movs	r2, r3
    5a48:	4baf      	ldr	r3, [pc, #700]	; (5d08 <xQueueGenericSend+0x35c>)
    5a4a:	881b      	ldrh	r3, [r3, #0]
    5a4c:	4013      	ands	r3, r2
    5a4e:	b29b      	uxth	r3, r3
    5a50:	2b00      	cmp	r3, #0
    5a52:	d02e      	beq.n	5ab2 <xQueueGenericSend+0x106>
    5a54:	6a3b      	ldr	r3, [r7, #32]
    5a56:	0018      	movs	r0, r3
    5a58:	4bac      	ldr	r3, [pc, #688]	; (5d0c <xQueueGenericSend+0x360>)
    5a5a:	4798      	blx	r3
    5a5c:	0003      	movs	r3, r0
    5a5e:	001a      	movs	r2, r3
    5a60:	4ba9      	ldr	r3, [pc, #676]	; (5d08 <xQueueGenericSend+0x35c>)
    5a62:	881b      	ldrh	r3, [r3, #0]
    5a64:	4013      	ands	r3, r2
    5a66:	b29b      	uxth	r3, r3
    5a68:	2b00      	cmp	r3, #0
    5a6a:	d022      	beq.n	5ab2 <xQueueGenericSend+0x106>
    5a6c:	683b      	ldr	r3, [r7, #0]
    5a6e:	2b00      	cmp	r3, #0
    5a70:	d10b      	bne.n	5a8a <xQueueGenericSend+0xde>
    5a72:	6a3b      	ldr	r3, [r7, #32]
    5a74:	0018      	movs	r0, r3
    5a76:	4ba6      	ldr	r3, [pc, #664]	; (5d10 <xQueueGenericSend+0x364>)
    5a78:	4798      	blx	r3
    5a7a:	0003      	movs	r3, r0
    5a7c:	001a      	movs	r2, r3
    5a7e:	4ba5      	ldr	r3, [pc, #660]	; (5d14 <xQueueGenericSend+0x368>)
    5a80:	5c9b      	ldrb	r3, [r3, r2]
    5a82:	3320      	adds	r3, #32
    5a84:	b2db      	uxtb	r3, r3
    5a86:	001d      	movs	r5, r3
    5a88:	e000      	b.n	5a8c <xQueueGenericSend+0xe0>
    5a8a:	2525      	movs	r5, #37	; 0x25
    5a8c:	6a3b      	ldr	r3, [r7, #32]
    5a8e:	0018      	movs	r0, r3
    5a90:	4b9f      	ldr	r3, [pc, #636]	; (5d10 <xQueueGenericSend+0x364>)
    5a92:	4798      	blx	r3
    5a94:	0003      	movs	r3, r0
    5a96:	001a      	movs	r2, r3
    5a98:	4b9e      	ldr	r3, [pc, #632]	; (5d14 <xQueueGenericSend+0x368>)
    5a9a:	5c9c      	ldrb	r4, [r3, r2]
    5a9c:	6a3b      	ldr	r3, [r7, #32]
    5a9e:	0018      	movs	r0, r3
    5aa0:	4b9d      	ldr	r3, [pc, #628]	; (5d18 <xQueueGenericSend+0x36c>)
    5aa2:	4798      	blx	r3
    5aa4:	0003      	movs	r3, r0
    5aa6:	b2db      	uxtb	r3, r3
    5aa8:	001a      	movs	r2, r3
    5aaa:	0021      	movs	r1, r4
    5aac:	0028      	movs	r0, r5
    5aae:	4b9b      	ldr	r3, [pc, #620]	; (5d1c <xQueueGenericSend+0x370>)
    5ab0:	4798      	blx	r3
    5ab2:	6a3b      	ldr	r3, [r7, #32]
    5ab4:	0018      	movs	r0, r3
    5ab6:	4b96      	ldr	r3, [pc, #600]	; (5d10 <xQueueGenericSend+0x364>)
    5ab8:	4798      	blx	r3
    5aba:	0003      	movs	r3, r0
    5abc:	001a      	movs	r2, r3
    5abe:	4b95      	ldr	r3, [pc, #596]	; (5d14 <xQueueGenericSend+0x368>)
    5ac0:	5c9c      	ldrb	r4, [r3, r2]
    5ac2:	6a3b      	ldr	r3, [r7, #32]
    5ac4:	0018      	movs	r0, r3
    5ac6:	4b94      	ldr	r3, [pc, #592]	; (5d18 <xQueueGenericSend+0x36c>)
    5ac8:	4798      	blx	r3
    5aca:	0003      	movs	r3, r0
    5acc:	b2dd      	uxtb	r5, r3
    5ace:	6a3b      	ldr	r3, [r7, #32]
    5ad0:	0018      	movs	r0, r3
    5ad2:	4b8f      	ldr	r3, [pc, #572]	; (5d10 <xQueueGenericSend+0x364>)
    5ad4:	4798      	blx	r3
    5ad6:	0003      	movs	r3, r0
    5ad8:	001a      	movs	r2, r3
    5ada:	4b8e      	ldr	r3, [pc, #568]	; (5d14 <xQueueGenericSend+0x368>)
    5adc:	5c9b      	ldrb	r3, [r3, r2]
    5ade:	2b02      	cmp	r3, #2
    5ae0:	d005      	beq.n	5aee <xQueueGenericSend+0x142>
    5ae2:	6a3b      	ldr	r3, [r7, #32]
    5ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5ae6:	b2db      	uxtb	r3, r3
    5ae8:	3301      	adds	r3, #1
    5aea:	b2db      	uxtb	r3, r3
    5aec:	e000      	b.n	5af0 <xQueueGenericSend+0x144>
    5aee:	2300      	movs	r3, #0
    5af0:	001a      	movs	r2, r3
    5af2:	0029      	movs	r1, r5
    5af4:	0020      	movs	r0, r4
    5af6:	4b8a      	ldr	r3, [pc, #552]	; (5d20 <xQueueGenericSend+0x374>)
    5af8:	4798      	blx	r3
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5afa:	683a      	ldr	r2, [r7, #0]
    5afc:	68b9      	ldr	r1, [r7, #8]
    5afe:	6a3b      	ldr	r3, [r7, #32]
    5b00:	0018      	movs	r0, r3
    5b02:	4b88      	ldr	r3, [pc, #544]	; (5d24 <xQueueGenericSend+0x378>)
    5b04:	4798      	blx	r3
    5b06:	0003      	movs	r3, r0
    5b08:	61fb      	str	r3, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    5b0a:	6a3b      	ldr	r3, [r7, #32]
    5b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5b0e:	2b00      	cmp	r3, #0
    5b10:	d00a      	beq.n	5b28 <xQueueGenericSend+0x17c>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    5b12:	683a      	ldr	r2, [r7, #0]
    5b14:	6a3b      	ldr	r3, [r7, #32]
    5b16:	0011      	movs	r1, r2
    5b18:	0018      	movs	r0, r3
    5b1a:	4b83      	ldr	r3, [pc, #524]	; (5d28 <xQueueGenericSend+0x37c>)
    5b1c:	4798      	blx	r3
    5b1e:	1e03      	subs	r3, r0, #0
    5b20:	d015      	beq.n	5b4e <xQueueGenericSend+0x1a2>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    5b22:	4b82      	ldr	r3, [pc, #520]	; (5d2c <xQueueGenericSend+0x380>)
    5b24:	4798      	blx	r3
    5b26:	e012      	b.n	5b4e <xQueueGenericSend+0x1a2>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5b28:	6a3b      	ldr	r3, [r7, #32]
    5b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5b2c:	2b00      	cmp	r3, #0
    5b2e:	d009      	beq.n	5b44 <xQueueGenericSend+0x198>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5b30:	6a3b      	ldr	r3, [r7, #32]
    5b32:	3324      	adds	r3, #36	; 0x24
    5b34:	0018      	movs	r0, r3
    5b36:	4b7e      	ldr	r3, [pc, #504]	; (5d30 <xQueueGenericSend+0x384>)
    5b38:	4798      	blx	r3
    5b3a:	1e03      	subs	r3, r0, #0
    5b3c:	d007      	beq.n	5b4e <xQueueGenericSend+0x1a2>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    5b3e:	4b7b      	ldr	r3, [pc, #492]	; (5d2c <xQueueGenericSend+0x380>)
    5b40:	4798      	blx	r3
    5b42:	e004      	b.n	5b4e <xQueueGenericSend+0x1a2>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
    5b44:	69fb      	ldr	r3, [r7, #28]
    5b46:	2b00      	cmp	r3, #0
    5b48:	d001      	beq.n	5b4e <xQueueGenericSend+0x1a2>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
    5b4a:	4b78      	ldr	r3, [pc, #480]	; (5d2c <xQueueGenericSend+0x380>)
    5b4c:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    5b4e:	4b79      	ldr	r3, [pc, #484]	; (5d34 <xQueueGenericSend+0x388>)
    5b50:	4798      	blx	r3
				return pdPASS;
    5b52:	2301      	movs	r3, #1
    5b54:	e142      	b.n	5ddc <xQueueGenericSend+0x430>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    5b56:	687b      	ldr	r3, [r7, #4]
    5b58:	2b00      	cmp	r3, #0
    5b5a:	d140      	bne.n	5bde <xQueueGenericSend+0x232>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    5b5c:	4b75      	ldr	r3, [pc, #468]	; (5d34 <xQueueGenericSend+0x388>)
    5b5e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
    5b60:	4b67      	ldr	r3, [pc, #412]	; (5d00 <xQueueGenericSend+0x354>)
    5b62:	4798      	blx	r3
    5b64:	0003      	movs	r3, r0
    5b66:	0018      	movs	r0, r3
    5b68:	4b66      	ldr	r3, [pc, #408]	; (5d04 <xQueueGenericSend+0x358>)
    5b6a:	4798      	blx	r3
    5b6c:	0003      	movs	r3, r0
    5b6e:	001a      	movs	r2, r3
    5b70:	4b65      	ldr	r3, [pc, #404]	; (5d08 <xQueueGenericSend+0x35c>)
    5b72:	881b      	ldrh	r3, [r3, #0]
    5b74:	4013      	ands	r3, r2
    5b76:	b29b      	uxth	r3, r3
    5b78:	2b00      	cmp	r3, #0
    5b7a:	d02e      	beq.n	5bda <xQueueGenericSend+0x22e>
    5b7c:	6a3b      	ldr	r3, [r7, #32]
    5b7e:	0018      	movs	r0, r3
    5b80:	4b62      	ldr	r3, [pc, #392]	; (5d0c <xQueueGenericSend+0x360>)
    5b82:	4798      	blx	r3
    5b84:	0003      	movs	r3, r0
    5b86:	001a      	movs	r2, r3
    5b88:	4b5f      	ldr	r3, [pc, #380]	; (5d08 <xQueueGenericSend+0x35c>)
    5b8a:	881b      	ldrh	r3, [r3, #0]
    5b8c:	4013      	ands	r3, r2
    5b8e:	b29b      	uxth	r3, r3
    5b90:	2b00      	cmp	r3, #0
    5b92:	d022      	beq.n	5bda <xQueueGenericSend+0x22e>
    5b94:	683b      	ldr	r3, [r7, #0]
    5b96:	2b00      	cmp	r3, #0
    5b98:	d10b      	bne.n	5bb2 <xQueueGenericSend+0x206>
    5b9a:	6a3b      	ldr	r3, [r7, #32]
    5b9c:	0018      	movs	r0, r3
    5b9e:	4b5c      	ldr	r3, [pc, #368]	; (5d10 <xQueueGenericSend+0x364>)
    5ba0:	4798      	blx	r3
    5ba2:	0003      	movs	r3, r0
    5ba4:	001a      	movs	r2, r3
    5ba6:	4b5b      	ldr	r3, [pc, #364]	; (5d14 <xQueueGenericSend+0x368>)
    5ba8:	5c9b      	ldrb	r3, [r3, r2]
    5baa:	3348      	adds	r3, #72	; 0x48
    5bac:	b2db      	uxtb	r3, r3
    5bae:	001d      	movs	r5, r3
    5bb0:	e000      	b.n	5bb4 <xQueueGenericSend+0x208>
    5bb2:	254d      	movs	r5, #77	; 0x4d
    5bb4:	6a3b      	ldr	r3, [r7, #32]
    5bb6:	0018      	movs	r0, r3
    5bb8:	4b55      	ldr	r3, [pc, #340]	; (5d10 <xQueueGenericSend+0x364>)
    5bba:	4798      	blx	r3
    5bbc:	0003      	movs	r3, r0
    5bbe:	001a      	movs	r2, r3
    5bc0:	4b54      	ldr	r3, [pc, #336]	; (5d14 <xQueueGenericSend+0x368>)
    5bc2:	5c9c      	ldrb	r4, [r3, r2]
    5bc4:	6a3b      	ldr	r3, [r7, #32]
    5bc6:	0018      	movs	r0, r3
    5bc8:	4b53      	ldr	r3, [pc, #332]	; (5d18 <xQueueGenericSend+0x36c>)
    5bca:	4798      	blx	r3
    5bcc:	0003      	movs	r3, r0
    5bce:	b2db      	uxtb	r3, r3
    5bd0:	001a      	movs	r2, r3
    5bd2:	0021      	movs	r1, r4
    5bd4:	0028      	movs	r0, r5
    5bd6:	4b51      	ldr	r3, [pc, #324]	; (5d1c <xQueueGenericSend+0x370>)
    5bd8:	4798      	blx	r3
					return errQUEUE_FULL;
    5bda:	2300      	movs	r3, #0
    5bdc:	e0fe      	b.n	5ddc <xQueueGenericSend+0x430>
				}
				else if( xEntryTimeSet == pdFALSE )
    5bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5be0:	2b00      	cmp	r3, #0
    5be2:	d106      	bne.n	5bf2 <xQueueGenericSend+0x246>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    5be4:	2314      	movs	r3, #20
    5be6:	18fb      	adds	r3, r7, r3
    5be8:	0018      	movs	r0, r3
    5bea:	4b53      	ldr	r3, [pc, #332]	; (5d38 <xQueueGenericSend+0x38c>)
    5bec:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    5bee:	2301      	movs	r3, #1
    5bf0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    5bf2:	4b50      	ldr	r3, [pc, #320]	; (5d34 <xQueueGenericSend+0x388>)
    5bf4:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    5bf6:	4b51      	ldr	r3, [pc, #324]	; (5d3c <xQueueGenericSend+0x390>)
    5bf8:	4798      	blx	r3
		prvLockQueue( pxQueue );
    5bfa:	4b40      	ldr	r3, [pc, #256]	; (5cfc <xQueueGenericSend+0x350>)
    5bfc:	4798      	blx	r3
    5bfe:	6a3b      	ldr	r3, [r7, #32]
    5c00:	2244      	movs	r2, #68	; 0x44
    5c02:	5c9b      	ldrb	r3, [r3, r2]
    5c04:	b25b      	sxtb	r3, r3
    5c06:	3301      	adds	r3, #1
    5c08:	d103      	bne.n	5c12 <xQueueGenericSend+0x266>
    5c0a:	6a3b      	ldr	r3, [r7, #32]
    5c0c:	2244      	movs	r2, #68	; 0x44
    5c0e:	2100      	movs	r1, #0
    5c10:	5499      	strb	r1, [r3, r2]
    5c12:	6a3b      	ldr	r3, [r7, #32]
    5c14:	2245      	movs	r2, #69	; 0x45
    5c16:	5c9b      	ldrb	r3, [r3, r2]
    5c18:	b25b      	sxtb	r3, r3
    5c1a:	3301      	adds	r3, #1
    5c1c:	d103      	bne.n	5c26 <xQueueGenericSend+0x27a>
    5c1e:	6a3b      	ldr	r3, [r7, #32]
    5c20:	2245      	movs	r2, #69	; 0x45
    5c22:	2100      	movs	r1, #0
    5c24:	5499      	strb	r1, [r3, r2]
    5c26:	4b43      	ldr	r3, [pc, #268]	; (5d34 <xQueueGenericSend+0x388>)
    5c28:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    5c2a:	1d3a      	adds	r2, r7, #4
    5c2c:	2314      	movs	r3, #20
    5c2e:	18fb      	adds	r3, r7, r3
    5c30:	0011      	movs	r1, r2
    5c32:	0018      	movs	r0, r3
    5c34:	4b42      	ldr	r3, [pc, #264]	; (5d40 <xQueueGenericSend+0x394>)
    5c36:	4798      	blx	r3
    5c38:	1e03      	subs	r3, r0, #0
    5c3a:	d000      	beq.n	5c3e <xQueueGenericSend+0x292>
    5c3c:	e08a      	b.n	5d54 <xQueueGenericSend+0x3a8>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    5c3e:	6a3b      	ldr	r3, [r7, #32]
    5c40:	0018      	movs	r0, r3
    5c42:	4b40      	ldr	r3, [pc, #256]	; (5d44 <xQueueGenericSend+0x398>)
    5c44:	4798      	blx	r3
    5c46:	1e03      	subs	r3, r0, #0
    5c48:	d04f      	beq.n	5cea <xQueueGenericSend+0x33e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
    5c4a:	4b2d      	ldr	r3, [pc, #180]	; (5d00 <xQueueGenericSend+0x354>)
    5c4c:	4798      	blx	r3
    5c4e:	0003      	movs	r3, r0
    5c50:	0018      	movs	r0, r3
    5c52:	4b2c      	ldr	r3, [pc, #176]	; (5d04 <xQueueGenericSend+0x358>)
    5c54:	4798      	blx	r3
    5c56:	0003      	movs	r3, r0
    5c58:	001a      	movs	r2, r3
    5c5a:	4b2b      	ldr	r3, [pc, #172]	; (5d08 <xQueueGenericSend+0x35c>)
    5c5c:	881b      	ldrh	r3, [r3, #0]
    5c5e:	4013      	ands	r3, r2
    5c60:	b29b      	uxth	r3, r3
    5c62:	2b00      	cmp	r3, #0
    5c64:	d02e      	beq.n	5cc4 <xQueueGenericSend+0x318>
    5c66:	6a3b      	ldr	r3, [r7, #32]
    5c68:	0018      	movs	r0, r3
    5c6a:	4b28      	ldr	r3, [pc, #160]	; (5d0c <xQueueGenericSend+0x360>)
    5c6c:	4798      	blx	r3
    5c6e:	0003      	movs	r3, r0
    5c70:	001a      	movs	r2, r3
    5c72:	4b25      	ldr	r3, [pc, #148]	; (5d08 <xQueueGenericSend+0x35c>)
    5c74:	881b      	ldrh	r3, [r3, #0]
    5c76:	4013      	ands	r3, r2
    5c78:	b29b      	uxth	r3, r3
    5c7a:	2b00      	cmp	r3, #0
    5c7c:	d022      	beq.n	5cc4 <xQueueGenericSend+0x318>
    5c7e:	683b      	ldr	r3, [r7, #0]
    5c80:	2b00      	cmp	r3, #0
    5c82:	d10b      	bne.n	5c9c <xQueueGenericSend+0x2f0>
    5c84:	6a3b      	ldr	r3, [r7, #32]
    5c86:	0018      	movs	r0, r3
    5c88:	4b21      	ldr	r3, [pc, #132]	; (5d10 <xQueueGenericSend+0x364>)
    5c8a:	4798      	blx	r3
    5c8c:	0003      	movs	r3, r0
    5c8e:	001a      	movs	r2, r3
    5c90:	4b20      	ldr	r3, [pc, #128]	; (5d14 <xQueueGenericSend+0x368>)
    5c92:	5c9b      	ldrb	r3, [r3, r2]
    5c94:	3370      	adds	r3, #112	; 0x70
    5c96:	b2db      	uxtb	r3, r3
    5c98:	001d      	movs	r5, r3
    5c9a:	e000      	b.n	5c9e <xQueueGenericSend+0x2f2>
    5c9c:	2575      	movs	r5, #117	; 0x75
    5c9e:	6a3b      	ldr	r3, [r7, #32]
    5ca0:	0018      	movs	r0, r3
    5ca2:	4b1b      	ldr	r3, [pc, #108]	; (5d10 <xQueueGenericSend+0x364>)
    5ca4:	4798      	blx	r3
    5ca6:	0003      	movs	r3, r0
    5ca8:	001a      	movs	r2, r3
    5caa:	4b1a      	ldr	r3, [pc, #104]	; (5d14 <xQueueGenericSend+0x368>)
    5cac:	5c9c      	ldrb	r4, [r3, r2]
    5cae:	6a3b      	ldr	r3, [r7, #32]
    5cb0:	0018      	movs	r0, r3
    5cb2:	4b19      	ldr	r3, [pc, #100]	; (5d18 <xQueueGenericSend+0x36c>)
    5cb4:	4798      	blx	r3
    5cb6:	0003      	movs	r3, r0
    5cb8:	b2db      	uxtb	r3, r3
    5cba:	001a      	movs	r2, r3
    5cbc:	0021      	movs	r1, r4
    5cbe:	0028      	movs	r0, r5
    5cc0:	4b16      	ldr	r3, [pc, #88]	; (5d1c <xQueueGenericSend+0x370>)
    5cc2:	4798      	blx	r3
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    5cc4:	6a3b      	ldr	r3, [r7, #32]
    5cc6:	3310      	adds	r3, #16
    5cc8:	687a      	ldr	r2, [r7, #4]
    5cca:	0011      	movs	r1, r2
    5ccc:	0018      	movs	r0, r3
    5cce:	4b1e      	ldr	r3, [pc, #120]	; (5d48 <xQueueGenericSend+0x39c>)
    5cd0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    5cd2:	6a3b      	ldr	r3, [r7, #32]
    5cd4:	0018      	movs	r0, r3
    5cd6:	4b1d      	ldr	r3, [pc, #116]	; (5d4c <xQueueGenericSend+0x3a0>)
    5cd8:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    5cda:	4b1d      	ldr	r3, [pc, #116]	; (5d50 <xQueueGenericSend+0x3a4>)
    5cdc:	4798      	blx	r3
    5cde:	1e03      	subs	r3, r0, #0
    5ce0:	d000      	beq.n	5ce4 <xQueueGenericSend+0x338>
    5ce2:	e69d      	b.n	5a20 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
    5ce4:	4b11      	ldr	r3, [pc, #68]	; (5d2c <xQueueGenericSend+0x380>)
    5ce6:	4798      	blx	r3
    5ce8:	e69a      	b.n	5a20 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    5cea:	6a3b      	ldr	r3, [r7, #32]
    5cec:	0018      	movs	r0, r3
    5cee:	4b17      	ldr	r3, [pc, #92]	; (5d4c <xQueueGenericSend+0x3a0>)
    5cf0:	4798      	blx	r3
				( void ) xTaskResumeAll();
    5cf2:	4b17      	ldr	r3, [pc, #92]	; (5d50 <xQueueGenericSend+0x3a4>)
    5cf4:	4798      	blx	r3
    5cf6:	e693      	b.n	5a20 <xQueueGenericSend+0x74>
    5cf8:	0000807d 	.word	0x0000807d
    5cfc:	00005419 	.word	0x00005419
    5d00:	0000372d 	.word	0x0000372d
    5d04:	000035cd 	.word	0x000035cd
    5d08:	20000024 	.word	0x20000024
    5d0c:	0000368d 	.word	0x0000368d
    5d10:	0000358d 	.word	0x0000358d
    5d14:	20000018 	.word	0x20000018
    5d18:	0000366d 	.word	0x0000366d
    5d1c:	00003e15 	.word	0x00003e15
    5d20:	00004471 	.word	0x00004471
    5d24:	00006be5 	.word	0x00006be5
    5d28:	00006ee9 	.word	0x00006ee9
    5d2c:	00005401 	.word	0x00005401
    5d30:	00007ca1 	.word	0x00007ca1
    5d34:	0000543d 	.word	0x0000543d
    5d38:	00007d9d 	.word	0x00007d9d
    5d3c:	000076c9 	.word	0x000076c9
    5d40:	00007dc5 	.word	0x00007dc5
    5d44:	00006e39 	.word	0x00006e39
    5d48:	00007b7d 	.word	0x00007b7d
    5d4c:	00006d15 	.word	0x00006d15
    5d50:	000076e1 	.word	0x000076e1
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    5d54:	6a3b      	ldr	r3, [r7, #32]
    5d56:	0018      	movs	r0, r3
    5d58:	4b22      	ldr	r3, [pc, #136]	; (5de4 <xQueueGenericSend+0x438>)
    5d5a:	4798      	blx	r3
			( void ) xTaskResumeAll();
    5d5c:	4b22      	ldr	r3, [pc, #136]	; (5de8 <xQueueGenericSend+0x43c>)
    5d5e:	4798      	blx	r3

			traceQUEUE_SEND_FAILED( pxQueue );
    5d60:	4b22      	ldr	r3, [pc, #136]	; (5dec <xQueueGenericSend+0x440>)
    5d62:	4798      	blx	r3
    5d64:	0003      	movs	r3, r0
    5d66:	0018      	movs	r0, r3
    5d68:	4b21      	ldr	r3, [pc, #132]	; (5df0 <xQueueGenericSend+0x444>)
    5d6a:	4798      	blx	r3
    5d6c:	0003      	movs	r3, r0
    5d6e:	001a      	movs	r2, r3
    5d70:	4b20      	ldr	r3, [pc, #128]	; (5df4 <xQueueGenericSend+0x448>)
    5d72:	881b      	ldrh	r3, [r3, #0]
    5d74:	4013      	ands	r3, r2
    5d76:	b29b      	uxth	r3, r3
    5d78:	2b00      	cmp	r3, #0
    5d7a:	d02e      	beq.n	5dda <xQueueGenericSend+0x42e>
    5d7c:	6a3b      	ldr	r3, [r7, #32]
    5d7e:	0018      	movs	r0, r3
    5d80:	4b1d      	ldr	r3, [pc, #116]	; (5df8 <xQueueGenericSend+0x44c>)
    5d82:	4798      	blx	r3
    5d84:	0003      	movs	r3, r0
    5d86:	001a      	movs	r2, r3
    5d88:	4b1a      	ldr	r3, [pc, #104]	; (5df4 <xQueueGenericSend+0x448>)
    5d8a:	881b      	ldrh	r3, [r3, #0]
    5d8c:	4013      	ands	r3, r2
    5d8e:	b29b      	uxth	r3, r3
    5d90:	2b00      	cmp	r3, #0
    5d92:	d022      	beq.n	5dda <xQueueGenericSend+0x42e>
    5d94:	683b      	ldr	r3, [r7, #0]
    5d96:	2b00      	cmp	r3, #0
    5d98:	d10b      	bne.n	5db2 <xQueueGenericSend+0x406>
    5d9a:	6a3b      	ldr	r3, [r7, #32]
    5d9c:	0018      	movs	r0, r3
    5d9e:	4b17      	ldr	r3, [pc, #92]	; (5dfc <xQueueGenericSend+0x450>)
    5da0:	4798      	blx	r3
    5da2:	0003      	movs	r3, r0
    5da4:	001a      	movs	r2, r3
    5da6:	4b16      	ldr	r3, [pc, #88]	; (5e00 <xQueueGenericSend+0x454>)
    5da8:	5c9b      	ldrb	r3, [r3, r2]
    5daa:	3348      	adds	r3, #72	; 0x48
    5dac:	b2db      	uxtb	r3, r3
    5dae:	001d      	movs	r5, r3
    5db0:	e000      	b.n	5db4 <xQueueGenericSend+0x408>
    5db2:	254d      	movs	r5, #77	; 0x4d
    5db4:	6a3b      	ldr	r3, [r7, #32]
    5db6:	0018      	movs	r0, r3
    5db8:	4b10      	ldr	r3, [pc, #64]	; (5dfc <xQueueGenericSend+0x450>)
    5dba:	4798      	blx	r3
    5dbc:	0003      	movs	r3, r0
    5dbe:	001a      	movs	r2, r3
    5dc0:	4b0f      	ldr	r3, [pc, #60]	; (5e00 <xQueueGenericSend+0x454>)
    5dc2:	5c9c      	ldrb	r4, [r3, r2]
    5dc4:	6a3b      	ldr	r3, [r7, #32]
    5dc6:	0018      	movs	r0, r3
    5dc8:	4b0e      	ldr	r3, [pc, #56]	; (5e04 <xQueueGenericSend+0x458>)
    5dca:	4798      	blx	r3
    5dcc:	0003      	movs	r3, r0
    5dce:	b2db      	uxtb	r3, r3
    5dd0:	001a      	movs	r2, r3
    5dd2:	0021      	movs	r1, r4
    5dd4:	0028      	movs	r0, r5
    5dd6:	4b0c      	ldr	r3, [pc, #48]	; (5e08 <xQueueGenericSend+0x45c>)
    5dd8:	4798      	blx	r3
			return errQUEUE_FULL;
    5dda:	2300      	movs	r3, #0
		}
	}
}
    5ddc:	0018      	movs	r0, r3
    5dde:	46bd      	mov	sp, r7
    5de0:	b00a      	add	sp, #40	; 0x28
    5de2:	bdb0      	pop	{r4, r5, r7, pc}
    5de4:	00006d15 	.word	0x00006d15
    5de8:	000076e1 	.word	0x000076e1
    5dec:	0000372d 	.word	0x0000372d
    5df0:	000035cd 	.word	0x000035cd
    5df4:	20000024 	.word	0x20000024
    5df8:	0000368d 	.word	0x0000368d
    5dfc:	0000358d 	.word	0x0000358d
    5e00:	20000018 	.word	0x20000018
    5e04:	0000366d 	.word	0x0000366d
    5e08:	00003e15 	.word	0x00003e15

00005e0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    5e0c:	b5b0      	push	{r4, r5, r7, lr}
    5e0e:	b088      	sub	sp, #32
    5e10:	af00      	add	r7, sp, #0
    5e12:	60f8      	str	r0, [r7, #12]
    5e14:	60b9      	str	r1, [r7, #8]
    5e16:	607a      	str	r2, [r7, #4]
    5e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5e1a:	68fb      	ldr	r3, [r7, #12]
    5e1c:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    5e1e:	69bb      	ldr	r3, [r7, #24]
    5e20:	2b00      	cmp	r3, #0
    5e22:	d101      	bne.n	5e28 <xQueueGenericSendFromISR+0x1c>
    5e24:	b672      	cpsid	i
    5e26:	e7fe      	b.n	5e26 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    5e28:	68bb      	ldr	r3, [r7, #8]
    5e2a:	2b00      	cmp	r3, #0
    5e2c:	d103      	bne.n	5e36 <xQueueGenericSendFromISR+0x2a>
    5e2e:	69bb      	ldr	r3, [r7, #24]
    5e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5e32:	2b00      	cmp	r3, #0
    5e34:	d101      	bne.n	5e3a <xQueueGenericSendFromISR+0x2e>
    5e36:	2301      	movs	r3, #1
    5e38:	e000      	b.n	5e3c <xQueueGenericSendFromISR+0x30>
    5e3a:	2300      	movs	r3, #0
    5e3c:	2b00      	cmp	r3, #0
    5e3e:	d101      	bne.n	5e44 <xQueueGenericSendFromISR+0x38>
    5e40:	b672      	cpsid	i
    5e42:	e7fe      	b.n	5e42 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    5e44:	683b      	ldr	r3, [r7, #0]
    5e46:	2b02      	cmp	r3, #2
    5e48:	d103      	bne.n	5e52 <xQueueGenericSendFromISR+0x46>
    5e4a:	69bb      	ldr	r3, [r7, #24]
    5e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5e4e:	2b01      	cmp	r3, #1
    5e50:	d101      	bne.n	5e56 <xQueueGenericSendFromISR+0x4a>
    5e52:	2301      	movs	r3, #1
    5e54:	e000      	b.n	5e58 <xQueueGenericSendFromISR+0x4c>
    5e56:	2300      	movs	r3, #0
    5e58:	2b00      	cmp	r3, #0
    5e5a:	d101      	bne.n	5e60 <xQueueGenericSendFromISR+0x54>
    5e5c:	b672      	cpsid	i
    5e5e:	e7fe      	b.n	5e5e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5e60:	4b68      	ldr	r3, [pc, #416]	; (6004 <xQueueGenericSendFromISR+0x1f8>)
    5e62:	4798      	blx	r3
    5e64:	0003      	movs	r3, r0
    5e66:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5e68:	69bb      	ldr	r3, [r7, #24]
    5e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5e6c:	69bb      	ldr	r3, [r7, #24]
    5e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5e70:	429a      	cmp	r2, r3
    5e72:	d303      	bcc.n	5e7c <xQueueGenericSendFromISR+0x70>
    5e74:	683b      	ldr	r3, [r7, #0]
    5e76:	2b02      	cmp	r3, #2
    5e78:	d000      	beq.n	5e7c <xQueueGenericSendFromISR+0x70>
    5e7a:	e088      	b.n	5f8e <xQueueGenericSendFromISR+0x182>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5e7c:	2313      	movs	r3, #19
    5e7e:	18fb      	adds	r3, r7, r3
    5e80:	69ba      	ldr	r2, [r7, #24]
    5e82:	2145      	movs	r1, #69	; 0x45
    5e84:	5c52      	ldrb	r2, [r2, r1]
    5e86:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND_FROM_ISR( pxQueue );
    5e88:	69bb      	ldr	r3, [r7, #24]
    5e8a:	0018      	movs	r0, r3
    5e8c:	4b5e      	ldr	r3, [pc, #376]	; (6008 <xQueueGenericSendFromISR+0x1fc>)
    5e8e:	4798      	blx	r3
    5e90:	0003      	movs	r3, r0
    5e92:	001a      	movs	r2, r3
    5e94:	4b5d      	ldr	r3, [pc, #372]	; (600c <xQueueGenericSendFromISR+0x200>)
    5e96:	881b      	ldrh	r3, [r3, #0]
    5e98:	4013      	ands	r3, r2
    5e9a:	b29b      	uxth	r3, r3
    5e9c:	2b00      	cmp	r3, #0
    5e9e:	d022      	beq.n	5ee6 <xQueueGenericSendFromISR+0xda>
    5ea0:	683b      	ldr	r3, [r7, #0]
    5ea2:	2b00      	cmp	r3, #0
    5ea4:	d10b      	bne.n	5ebe <xQueueGenericSendFromISR+0xb2>
    5ea6:	69bb      	ldr	r3, [r7, #24]
    5ea8:	0018      	movs	r0, r3
    5eaa:	4b59      	ldr	r3, [pc, #356]	; (6010 <xQueueGenericSendFromISR+0x204>)
    5eac:	4798      	blx	r3
    5eae:	0003      	movs	r3, r0
    5eb0:	001a      	movs	r2, r3
    5eb2:	4b58      	ldr	r3, [pc, #352]	; (6014 <xQueueGenericSendFromISR+0x208>)
    5eb4:	5c9b      	ldrb	r3, [r3, r2]
    5eb6:	3330      	adds	r3, #48	; 0x30
    5eb8:	b2db      	uxtb	r3, r3
    5eba:	001d      	movs	r5, r3
    5ebc:	e000      	b.n	5ec0 <xQueueGenericSendFromISR+0xb4>
    5ebe:	2535      	movs	r5, #53	; 0x35
    5ec0:	69bb      	ldr	r3, [r7, #24]
    5ec2:	0018      	movs	r0, r3
    5ec4:	4b52      	ldr	r3, [pc, #328]	; (6010 <xQueueGenericSendFromISR+0x204>)
    5ec6:	4798      	blx	r3
    5ec8:	0003      	movs	r3, r0
    5eca:	001a      	movs	r2, r3
    5ecc:	4b51      	ldr	r3, [pc, #324]	; (6014 <xQueueGenericSendFromISR+0x208>)
    5ece:	5c9c      	ldrb	r4, [r3, r2]
    5ed0:	69bb      	ldr	r3, [r7, #24]
    5ed2:	0018      	movs	r0, r3
    5ed4:	4b50      	ldr	r3, [pc, #320]	; (6018 <xQueueGenericSendFromISR+0x20c>)
    5ed6:	4798      	blx	r3
    5ed8:	0003      	movs	r3, r0
    5eda:	b2db      	uxtb	r3, r3
    5edc:	001a      	movs	r2, r3
    5ede:	0021      	movs	r1, r4
    5ee0:	0028      	movs	r0, r5
    5ee2:	4b4e      	ldr	r3, [pc, #312]	; (601c <xQueueGenericSendFromISR+0x210>)
    5ee4:	4798      	blx	r3
    5ee6:	69bb      	ldr	r3, [r7, #24]
    5ee8:	0018      	movs	r0, r3
    5eea:	4b49      	ldr	r3, [pc, #292]	; (6010 <xQueueGenericSendFromISR+0x204>)
    5eec:	4798      	blx	r3
    5eee:	0003      	movs	r3, r0
    5ef0:	001a      	movs	r2, r3
    5ef2:	4b48      	ldr	r3, [pc, #288]	; (6014 <xQueueGenericSendFromISR+0x208>)
    5ef4:	5c9c      	ldrb	r4, [r3, r2]
    5ef6:	69bb      	ldr	r3, [r7, #24]
    5ef8:	0018      	movs	r0, r3
    5efa:	4b47      	ldr	r3, [pc, #284]	; (6018 <xQueueGenericSendFromISR+0x20c>)
    5efc:	4798      	blx	r3
    5efe:	0003      	movs	r3, r0
    5f00:	b2d9      	uxtb	r1, r3
    5f02:	69bb      	ldr	r3, [r7, #24]
    5f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5f06:	b2db      	uxtb	r3, r3
    5f08:	3301      	adds	r3, #1
    5f0a:	b2db      	uxtb	r3, r3
    5f0c:	001a      	movs	r2, r3
    5f0e:	0020      	movs	r0, r4
    5f10:	4b43      	ldr	r3, [pc, #268]	; (6020 <xQueueGenericSendFromISR+0x214>)
    5f12:	4798      	blx	r3
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5f14:	683a      	ldr	r2, [r7, #0]
    5f16:	68b9      	ldr	r1, [r7, #8]
    5f18:	69bb      	ldr	r3, [r7, #24]
    5f1a:	0018      	movs	r0, r3
    5f1c:	4b41      	ldr	r3, [pc, #260]	; (6024 <xQueueGenericSendFromISR+0x218>)
    5f1e:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5f20:	2313      	movs	r3, #19
    5f22:	18fb      	adds	r3, r7, r3
    5f24:	781b      	ldrb	r3, [r3, #0]
    5f26:	b25b      	sxtb	r3, r3
    5f28:	3301      	adds	r3, #1
    5f2a:	d124      	bne.n	5f76 <xQueueGenericSendFromISR+0x16a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    5f2c:	69bb      	ldr	r3, [r7, #24]
    5f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5f30:	2b00      	cmp	r3, #0
    5f32:	d00e      	beq.n	5f52 <xQueueGenericSendFromISR+0x146>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    5f34:	683a      	ldr	r2, [r7, #0]
    5f36:	69bb      	ldr	r3, [r7, #24]
    5f38:	0011      	movs	r1, r2
    5f3a:	0018      	movs	r0, r3
    5f3c:	4b3a      	ldr	r3, [pc, #232]	; (6028 <xQueueGenericSendFromISR+0x21c>)
    5f3e:	4798      	blx	r3
    5f40:	1e03      	subs	r3, r0, #0
    5f42:	d021      	beq.n	5f88 <xQueueGenericSendFromISR+0x17c>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5f44:	687b      	ldr	r3, [r7, #4]
    5f46:	2b00      	cmp	r3, #0
    5f48:	d01e      	beq.n	5f88 <xQueueGenericSendFromISR+0x17c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5f4a:	687b      	ldr	r3, [r7, #4]
    5f4c:	2201      	movs	r2, #1
    5f4e:	601a      	str	r2, [r3, #0]
    5f50:	e01a      	b.n	5f88 <xQueueGenericSendFromISR+0x17c>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5f52:	69bb      	ldr	r3, [r7, #24]
    5f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5f56:	2b00      	cmp	r3, #0
    5f58:	d016      	beq.n	5f88 <xQueueGenericSendFromISR+0x17c>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5f5a:	69bb      	ldr	r3, [r7, #24]
    5f5c:	3324      	adds	r3, #36	; 0x24
    5f5e:	0018      	movs	r0, r3
    5f60:	4b32      	ldr	r3, [pc, #200]	; (602c <xQueueGenericSendFromISR+0x220>)
    5f62:	4798      	blx	r3
    5f64:	1e03      	subs	r3, r0, #0
    5f66:	d00f      	beq.n	5f88 <xQueueGenericSendFromISR+0x17c>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    5f68:	687b      	ldr	r3, [r7, #4]
    5f6a:	2b00      	cmp	r3, #0
    5f6c:	d00c      	beq.n	5f88 <xQueueGenericSendFromISR+0x17c>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    5f6e:	687b      	ldr	r3, [r7, #4]
    5f70:	2201      	movs	r2, #1
    5f72:	601a      	str	r2, [r3, #0]
    5f74:	e008      	b.n	5f88 <xQueueGenericSendFromISR+0x17c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5f76:	2313      	movs	r3, #19
    5f78:	18fb      	adds	r3, r7, r3
    5f7a:	781b      	ldrb	r3, [r3, #0]
    5f7c:	3301      	adds	r3, #1
    5f7e:	b2db      	uxtb	r3, r3
    5f80:	b259      	sxtb	r1, r3
    5f82:	69bb      	ldr	r3, [r7, #24]
    5f84:	2245      	movs	r2, #69	; 0x45
    5f86:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    5f88:	2301      	movs	r3, #1
    5f8a:	61fb      	str	r3, [r7, #28]
		{
    5f8c:	e030      	b.n	5ff0 <xQueueGenericSendFromISR+0x1e4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
    5f8e:	69bb      	ldr	r3, [r7, #24]
    5f90:	0018      	movs	r0, r3
    5f92:	4b1d      	ldr	r3, [pc, #116]	; (6008 <xQueueGenericSendFromISR+0x1fc>)
    5f94:	4798      	blx	r3
    5f96:	0003      	movs	r3, r0
    5f98:	001a      	movs	r2, r3
    5f9a:	4b1c      	ldr	r3, [pc, #112]	; (600c <xQueueGenericSendFromISR+0x200>)
    5f9c:	881b      	ldrh	r3, [r3, #0]
    5f9e:	4013      	ands	r3, r2
    5fa0:	b29b      	uxth	r3, r3
    5fa2:	2b00      	cmp	r3, #0
    5fa4:	d022      	beq.n	5fec <xQueueGenericSendFromISR+0x1e0>
    5fa6:	683b      	ldr	r3, [r7, #0]
    5fa8:	2b00      	cmp	r3, #0
    5faa:	d10b      	bne.n	5fc4 <xQueueGenericSendFromISR+0x1b8>
    5fac:	69bb      	ldr	r3, [r7, #24]
    5fae:	0018      	movs	r0, r3
    5fb0:	4b17      	ldr	r3, [pc, #92]	; (6010 <xQueueGenericSendFromISR+0x204>)
    5fb2:	4798      	blx	r3
    5fb4:	0003      	movs	r3, r0
    5fb6:	001a      	movs	r2, r3
    5fb8:	4b16      	ldr	r3, [pc, #88]	; (6014 <xQueueGenericSendFromISR+0x208>)
    5fba:	5c9b      	ldrb	r3, [r3, r2]
    5fbc:	3358      	adds	r3, #88	; 0x58
    5fbe:	b2db      	uxtb	r3, r3
    5fc0:	001d      	movs	r5, r3
    5fc2:	e000      	b.n	5fc6 <xQueueGenericSendFromISR+0x1ba>
    5fc4:	255d      	movs	r5, #93	; 0x5d
    5fc6:	69bb      	ldr	r3, [r7, #24]
    5fc8:	0018      	movs	r0, r3
    5fca:	4b11      	ldr	r3, [pc, #68]	; (6010 <xQueueGenericSendFromISR+0x204>)
    5fcc:	4798      	blx	r3
    5fce:	0003      	movs	r3, r0
    5fd0:	001a      	movs	r2, r3
    5fd2:	4b10      	ldr	r3, [pc, #64]	; (6014 <xQueueGenericSendFromISR+0x208>)
    5fd4:	5c9c      	ldrb	r4, [r3, r2]
    5fd6:	69bb      	ldr	r3, [r7, #24]
    5fd8:	0018      	movs	r0, r3
    5fda:	4b0f      	ldr	r3, [pc, #60]	; (6018 <xQueueGenericSendFromISR+0x20c>)
    5fdc:	4798      	blx	r3
    5fde:	0003      	movs	r3, r0
    5fe0:	b2db      	uxtb	r3, r3
    5fe2:	001a      	movs	r2, r3
    5fe4:	0021      	movs	r1, r4
    5fe6:	0028      	movs	r0, r5
    5fe8:	4b0c      	ldr	r3, [pc, #48]	; (601c <xQueueGenericSendFromISR+0x210>)
    5fea:	4798      	blx	r3
			xReturn = errQUEUE_FULL;
    5fec:	2300      	movs	r3, #0
    5fee:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    5ff0:	697b      	ldr	r3, [r7, #20]
    5ff2:	0018      	movs	r0, r3
    5ff4:	4b0e      	ldr	r3, [pc, #56]	; (6030 <xQueueGenericSendFromISR+0x224>)
    5ff6:	4798      	blx	r3

	return xReturn;
    5ff8:	69fb      	ldr	r3, [r7, #28]
}
    5ffa:	0018      	movs	r0, r3
    5ffc:	46bd      	mov	sp, r7
    5ffe:	b008      	add	sp, #32
    6000:	bdb0      	pop	{r4, r5, r7, pc}
    6002:	46c0      	nop			; (mov r8, r8)
    6004:	0000546d 	.word	0x0000546d
    6008:	0000368d 	.word	0x0000368d
    600c:	20000024 	.word	0x20000024
    6010:	0000358d 	.word	0x0000358d
    6014:	20000018 	.word	0x20000018
    6018:	0000366d 	.word	0x0000366d
    601c:	00003e15 	.word	0x00003e15
    6020:	00004471 	.word	0x00004471
    6024:	00006be5 	.word	0x00006be5
    6028:	00006ee9 	.word	0x00006ee9
    602c:	00007ca1 	.word	0x00007ca1
    6030:	00005479 	.word	0x00005479

00006034 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
    6034:	b580      	push	{r7, lr}
    6036:	b082      	sub	sp, #8
    6038:	af00      	add	r7, sp, #0
    603a:	6078      	str	r0, [r7, #4]
    603c:	6039      	str	r1, [r7, #0]
    603e:	6839      	ldr	r1, [r7, #0]
    6040:	687b      	ldr	r3, [r7, #4]
    6042:	2200      	movs	r2, #0
    6044:	0018      	movs	r0, r3
    6046:	4b03      	ldr	r3, [pc, #12]	; (6054 <xQueueGiveFromISR+0x20>)
    6048:	4798      	blx	r3
    604a:	0003      	movs	r3, r0
    604c:	0018      	movs	r0, r3
    604e:	46bd      	mov	sp, r7
    6050:	b002      	add	sp, #8
    6052:	bd80      	pop	{r7, pc}
    6054:	00006059 	.word	0x00006059

00006058 <MyWrapper>:
{
    6058:	b5b0      	push	{r4, r5, r7, lr}
    605a:	b08a      	sub	sp, #40	; 0x28
    605c:	af00      	add	r7, sp, #0
    605e:	60f8      	str	r0, [r7, #12]
    6060:	60b9      	str	r1, [r7, #8]
    6062:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6064:	68fb      	ldr	r3, [r7, #12]
    6066:	623b      	str	r3, [r7, #32]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    6068:	6a3b      	ldr	r3, [r7, #32]
    606a:	2b00      	cmp	r3, #0
    606c:	d101      	bne.n	6072 <MyWrapper+0x1a>
    606e:	b672      	cpsid	i
    6070:	e7fe      	b.n	6070 <MyWrapper+0x18>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    6072:	6a3b      	ldr	r3, [r7, #32]
    6074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6076:	2b00      	cmp	r3, #0
    6078:	d001      	beq.n	607e <MyWrapper+0x26>
    607a:	b672      	cpsid	i
    607c:	e7fe      	b.n	607c <MyWrapper+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
    607e:	6a3b      	ldr	r3, [r7, #32]
    6080:	681b      	ldr	r3, [r3, #0]
    6082:	2b00      	cmp	r3, #0
    6084:	d103      	bne.n	608e <MyWrapper+0x36>
    6086:	6a3b      	ldr	r3, [r7, #32]
    6088:	685b      	ldr	r3, [r3, #4]
    608a:	2b00      	cmp	r3, #0
    608c:	d101      	bne.n	6092 <MyWrapper+0x3a>
    608e:	2301      	movs	r3, #1
    6090:	e000      	b.n	6094 <MyWrapper+0x3c>
    6092:	2300      	movs	r3, #0
    6094:	2b00      	cmp	r3, #0
    6096:	d101      	bne.n	609c <MyWrapper+0x44>
    6098:	b672      	cpsid	i
    609a:	e7fe      	b.n	609a <MyWrapper+0x42>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    609c:	4b66      	ldr	r3, [pc, #408]	; (6238 <MyWrapper+0x1e0>)
    609e:	4798      	blx	r3
    60a0:	0003      	movs	r3, r0
    60a2:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    60a4:	6a3b      	ldr	r3, [r7, #32]
    60a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    60a8:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    60aa:	6a3b      	ldr	r3, [r7, #32]
    60ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    60ae:	69bb      	ldr	r3, [r7, #24]
    60b0:	429a      	cmp	r2, r3
    60b2:	d800      	bhi.n	60b6 <MyWrapper+0x5e>
    60b4:	e085      	b.n	61c2 <MyWrapper+0x16a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    60b6:	2317      	movs	r3, #23
    60b8:	18fb      	adds	r3, r7, r3
    60ba:	6a3a      	ldr	r2, [r7, #32]
    60bc:	2145      	movs	r1, #69	; 0x45
    60be:	5c52      	ldrb	r2, [r2, r1]
    60c0:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND_FROM_ISR( pxQueue );
    60c2:	6a3b      	ldr	r3, [r7, #32]
    60c4:	0018      	movs	r0, r3
    60c6:	4b5d      	ldr	r3, [pc, #372]	; (623c <MyWrapper+0x1e4>)
    60c8:	4798      	blx	r3
    60ca:	0003      	movs	r3, r0
    60cc:	001a      	movs	r2, r3
    60ce:	4b5c      	ldr	r3, [pc, #368]	; (6240 <MyWrapper+0x1e8>)
    60d0:	881b      	ldrh	r3, [r3, #0]
    60d2:	4013      	ands	r3, r2
    60d4:	b29b      	uxth	r3, r3
    60d6:	2b00      	cmp	r3, #0
    60d8:	d022      	beq.n	6120 <MyWrapper+0xc8>
    60da:	687b      	ldr	r3, [r7, #4]
    60dc:	2b00      	cmp	r3, #0
    60de:	d10b      	bne.n	60f8 <MyWrapper+0xa0>
    60e0:	6a3b      	ldr	r3, [r7, #32]
    60e2:	0018      	movs	r0, r3
    60e4:	4b57      	ldr	r3, [pc, #348]	; (6244 <MyWrapper+0x1ec>)
    60e6:	4798      	blx	r3
    60e8:	0003      	movs	r3, r0
    60ea:	001a      	movs	r2, r3
    60ec:	4b56      	ldr	r3, [pc, #344]	; (6248 <MyWrapper+0x1f0>)
    60ee:	5c9b      	ldrb	r3, [r3, r2]
    60f0:	3330      	adds	r3, #48	; 0x30
    60f2:	b2db      	uxtb	r3, r3
    60f4:	001d      	movs	r5, r3
    60f6:	e000      	b.n	60fa <MyWrapper+0xa2>
    60f8:	2535      	movs	r5, #53	; 0x35
    60fa:	6a3b      	ldr	r3, [r7, #32]
    60fc:	0018      	movs	r0, r3
    60fe:	4b51      	ldr	r3, [pc, #324]	; (6244 <MyWrapper+0x1ec>)
    6100:	4798      	blx	r3
    6102:	0003      	movs	r3, r0
    6104:	001a      	movs	r2, r3
    6106:	4b50      	ldr	r3, [pc, #320]	; (6248 <MyWrapper+0x1f0>)
    6108:	5c9c      	ldrb	r4, [r3, r2]
    610a:	6a3b      	ldr	r3, [r7, #32]
    610c:	0018      	movs	r0, r3
    610e:	4b4f      	ldr	r3, [pc, #316]	; (624c <MyWrapper+0x1f4>)
    6110:	4798      	blx	r3
    6112:	0003      	movs	r3, r0
    6114:	b2db      	uxtb	r3, r3
    6116:	001a      	movs	r2, r3
    6118:	0021      	movs	r1, r4
    611a:	0028      	movs	r0, r5
    611c:	4b4c      	ldr	r3, [pc, #304]	; (6250 <MyWrapper+0x1f8>)
    611e:	4798      	blx	r3
    6120:	6a3b      	ldr	r3, [r7, #32]
    6122:	0018      	movs	r0, r3
    6124:	4b47      	ldr	r3, [pc, #284]	; (6244 <MyWrapper+0x1ec>)
    6126:	4798      	blx	r3
    6128:	0003      	movs	r3, r0
    612a:	001a      	movs	r2, r3
    612c:	4b46      	ldr	r3, [pc, #280]	; (6248 <MyWrapper+0x1f0>)
    612e:	5c9c      	ldrb	r4, [r3, r2]
    6130:	6a3b      	ldr	r3, [r7, #32]
    6132:	0018      	movs	r0, r3
    6134:	4b45      	ldr	r3, [pc, #276]	; (624c <MyWrapper+0x1f4>)
    6136:	4798      	blx	r3
    6138:	0003      	movs	r3, r0
    613a:	b2d9      	uxtb	r1, r3
    613c:	6a3b      	ldr	r3, [r7, #32]
    613e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6140:	b2db      	uxtb	r3, r3
    6142:	3301      	adds	r3, #1
    6144:	b2db      	uxtb	r3, r3
    6146:	001a      	movs	r2, r3
    6148:	0020      	movs	r0, r4
    614a:	4b42      	ldr	r3, [pc, #264]	; (6254 <MyWrapper+0x1fc>)
    614c:	4798      	blx	r3
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    614e:	69bb      	ldr	r3, [r7, #24]
    6150:	1c5a      	adds	r2, r3, #1
    6152:	6a3b      	ldr	r3, [r7, #32]
    6154:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    6156:	2317      	movs	r3, #23
    6158:	18fb      	adds	r3, r7, r3
    615a:	781b      	ldrb	r3, [r3, #0]
    615c:	b25b      	sxtb	r3, r3
    615e:	3301      	adds	r3, #1
    6160:	d123      	bne.n	61aa <MyWrapper+0x152>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    6162:	6a3b      	ldr	r3, [r7, #32]
    6164:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6166:	2b00      	cmp	r3, #0
    6168:	d00d      	beq.n	6186 <MyWrapper+0x12e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    616a:	6a3b      	ldr	r3, [r7, #32]
    616c:	2100      	movs	r1, #0
    616e:	0018      	movs	r0, r3
    6170:	4b39      	ldr	r3, [pc, #228]	; (6258 <MyWrapper+0x200>)
    6172:	4798      	blx	r3
    6174:	1e03      	subs	r3, r0, #0
    6176:	d021      	beq.n	61bc <MyWrapper+0x164>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    6178:	68bb      	ldr	r3, [r7, #8]
    617a:	2b00      	cmp	r3, #0
    617c:	d01e      	beq.n	61bc <MyWrapper+0x164>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    617e:	68bb      	ldr	r3, [r7, #8]
    6180:	2201      	movs	r2, #1
    6182:	601a      	str	r2, [r3, #0]
    6184:	e01a      	b.n	61bc <MyWrapper+0x164>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6186:	6a3b      	ldr	r3, [r7, #32]
    6188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    618a:	2b00      	cmp	r3, #0
    618c:	d016      	beq.n	61bc <MyWrapper+0x164>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    618e:	6a3b      	ldr	r3, [r7, #32]
    6190:	3324      	adds	r3, #36	; 0x24
    6192:	0018      	movs	r0, r3
    6194:	4b31      	ldr	r3, [pc, #196]	; (625c <MyWrapper+0x204>)
    6196:	4798      	blx	r3
    6198:	1e03      	subs	r3, r0, #0
    619a:	d00f      	beq.n	61bc <MyWrapper+0x164>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    619c:	68bb      	ldr	r3, [r7, #8]
    619e:	2b00      	cmp	r3, #0
    61a0:	d00c      	beq.n	61bc <MyWrapper+0x164>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    61a2:	68bb      	ldr	r3, [r7, #8]
    61a4:	2201      	movs	r2, #1
    61a6:	601a      	str	r2, [r3, #0]
    61a8:	e008      	b.n	61bc <MyWrapper+0x164>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    61aa:	2317      	movs	r3, #23
    61ac:	18fb      	adds	r3, r7, r3
    61ae:	781b      	ldrb	r3, [r3, #0]
    61b0:	3301      	adds	r3, #1
    61b2:	b2db      	uxtb	r3, r3
    61b4:	b259      	sxtb	r1, r3
    61b6:	6a3b      	ldr	r3, [r7, #32]
    61b8:	2245      	movs	r2, #69	; 0x45
    61ba:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    61bc:	2301      	movs	r3, #1
    61be:	627b      	str	r3, [r7, #36]	; 0x24
    61c0:	e030      	b.n	6224 <MyWrapper+0x1cc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
    61c2:	6a3b      	ldr	r3, [r7, #32]
    61c4:	0018      	movs	r0, r3
    61c6:	4b1d      	ldr	r3, [pc, #116]	; (623c <MyWrapper+0x1e4>)
    61c8:	4798      	blx	r3
    61ca:	0003      	movs	r3, r0
    61cc:	001a      	movs	r2, r3
    61ce:	4b1c      	ldr	r3, [pc, #112]	; (6240 <MyWrapper+0x1e8>)
    61d0:	881b      	ldrh	r3, [r3, #0]
    61d2:	4013      	ands	r3, r2
    61d4:	b29b      	uxth	r3, r3
    61d6:	2b00      	cmp	r3, #0
    61d8:	d022      	beq.n	6220 <MyWrapper+0x1c8>
    61da:	687b      	ldr	r3, [r7, #4]
    61dc:	2b00      	cmp	r3, #0
    61de:	d10b      	bne.n	61f8 <MyWrapper+0x1a0>
    61e0:	6a3b      	ldr	r3, [r7, #32]
    61e2:	0018      	movs	r0, r3
    61e4:	4b17      	ldr	r3, [pc, #92]	; (6244 <MyWrapper+0x1ec>)
    61e6:	4798      	blx	r3
    61e8:	0003      	movs	r3, r0
    61ea:	001a      	movs	r2, r3
    61ec:	4b16      	ldr	r3, [pc, #88]	; (6248 <MyWrapper+0x1f0>)
    61ee:	5c9b      	ldrb	r3, [r3, r2]
    61f0:	3358      	adds	r3, #88	; 0x58
    61f2:	b2db      	uxtb	r3, r3
    61f4:	001d      	movs	r5, r3
    61f6:	e000      	b.n	61fa <MyWrapper+0x1a2>
    61f8:	255d      	movs	r5, #93	; 0x5d
    61fa:	6a3b      	ldr	r3, [r7, #32]
    61fc:	0018      	movs	r0, r3
    61fe:	4b11      	ldr	r3, [pc, #68]	; (6244 <MyWrapper+0x1ec>)
    6200:	4798      	blx	r3
    6202:	0003      	movs	r3, r0
    6204:	001a      	movs	r2, r3
    6206:	4b10      	ldr	r3, [pc, #64]	; (6248 <MyWrapper+0x1f0>)
    6208:	5c9c      	ldrb	r4, [r3, r2]
    620a:	6a3b      	ldr	r3, [r7, #32]
    620c:	0018      	movs	r0, r3
    620e:	4b0f      	ldr	r3, [pc, #60]	; (624c <MyWrapper+0x1f4>)
    6210:	4798      	blx	r3
    6212:	0003      	movs	r3, r0
    6214:	b2db      	uxtb	r3, r3
    6216:	001a      	movs	r2, r3
    6218:	0021      	movs	r1, r4
    621a:	0028      	movs	r0, r5
    621c:	4b0c      	ldr	r3, [pc, #48]	; (6250 <MyWrapper+0x1f8>)
    621e:	4798      	blx	r3
			xReturn = errQUEUE_FULL;
    6220:	2300      	movs	r3, #0
    6222:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    6224:	69fb      	ldr	r3, [r7, #28]
    6226:	0018      	movs	r0, r3
    6228:	4b0d      	ldr	r3, [pc, #52]	; (6260 <MyWrapper+0x208>)
    622a:	4798      	blx	r3

	return xReturn;
    622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    622e:	0018      	movs	r0, r3
    6230:	46bd      	mov	sp, r7
    6232:	b00a      	add	sp, #40	; 0x28
    6234:	bdb0      	pop	{r4, r5, r7, pc}
    6236:	46c0      	nop			; (mov r8, r8)
    6238:	0000546d 	.word	0x0000546d
    623c:	0000368d 	.word	0x0000368d
    6240:	20000024 	.word	0x20000024
    6244:	0000358d 	.word	0x0000358d
    6248:	20000018 	.word	0x20000018
    624c:	0000366d 	.word	0x0000366d
    6250:	00003e15 	.word	0x00003e15
    6254:	00004471 	.word	0x00004471
    6258:	00006ee9 	.word	0x00006ee9
    625c:	00007ca1 	.word	0x00007ca1
    6260:	00005479 	.word	0x00005479

00006264 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    6264:	b5b0      	push	{r4, r5, r7, lr}
    6266:	b08a      	sub	sp, #40	; 0x28
    6268:	af00      	add	r7, sp, #0
    626a:	60f8      	str	r0, [r7, #12]
    626c:	60b9      	str	r1, [r7, #8]
    626e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6270:	2300      	movs	r3, #0
    6272:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6274:	68fb      	ldr	r3, [r7, #12]
    6276:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    6278:	6a3b      	ldr	r3, [r7, #32]
    627a:	2b00      	cmp	r3, #0
    627c:	d101      	bne.n	6282 <xQueueReceive+0x1e>
    627e:	b672      	cpsid	i
    6280:	e7fe      	b.n	6280 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    6282:	68bb      	ldr	r3, [r7, #8]
    6284:	2b00      	cmp	r3, #0
    6286:	d103      	bne.n	6290 <xQueueReceive+0x2c>
    6288:	6a3b      	ldr	r3, [r7, #32]
    628a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    628c:	2b00      	cmp	r3, #0
    628e:	d101      	bne.n	6294 <xQueueReceive+0x30>
    6290:	2301      	movs	r3, #1
    6292:	e000      	b.n	6296 <xQueueReceive+0x32>
    6294:	2300      	movs	r3, #0
    6296:	2b00      	cmp	r3, #0
    6298:	d101      	bne.n	629e <xQueueReceive+0x3a>
    629a:	b672      	cpsid	i
    629c:	e7fe      	b.n	629c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    629e:	4bbf      	ldr	r3, [pc, #764]	; (659c <xQueueReceive+0x338>)
    62a0:	4798      	blx	r3
    62a2:	1e03      	subs	r3, r0, #0
    62a4:	d102      	bne.n	62ac <xQueueReceive+0x48>
    62a6:	687b      	ldr	r3, [r7, #4]
    62a8:	2b00      	cmp	r3, #0
    62aa:	d101      	bne.n	62b0 <xQueueReceive+0x4c>
    62ac:	2301      	movs	r3, #1
    62ae:	e000      	b.n	62b2 <xQueueReceive+0x4e>
    62b0:	2300      	movs	r3, #0
    62b2:	2b00      	cmp	r3, #0
    62b4:	d101      	bne.n	62ba <xQueueReceive+0x56>
    62b6:	b672      	cpsid	i
    62b8:	e7fe      	b.n	62b8 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    62ba:	4bb9      	ldr	r3, [pc, #740]	; (65a0 <xQueueReceive+0x33c>)
    62bc:	4798      	blx	r3
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    62be:	6a3b      	ldr	r3, [r7, #32]
    62c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    62c2:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    62c4:	69fb      	ldr	r3, [r7, #28]
    62c6:	2b00      	cmp	r3, #0
    62c8:	d100      	bne.n	62cc <xQueueReceive+0x68>
    62ca:	e07d      	b.n	63c8 <xQueueReceive+0x164>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    62cc:	68ba      	ldr	r2, [r7, #8]
    62ce:	6a3b      	ldr	r3, [r7, #32]
    62d0:	0011      	movs	r1, r2
    62d2:	0018      	movs	r0, r3
    62d4:	4bb3      	ldr	r3, [pc, #716]	; (65a4 <xQueueReceive+0x340>)
    62d6:	4798      	blx	r3
				traceQUEUE_RECEIVE( pxQueue );
    62d8:	4bb3      	ldr	r3, [pc, #716]	; (65a8 <xQueueReceive+0x344>)
    62da:	4798      	blx	r3
    62dc:	0003      	movs	r3, r0
    62de:	0018      	movs	r0, r3
    62e0:	4bb2      	ldr	r3, [pc, #712]	; (65ac <xQueueReceive+0x348>)
    62e2:	4798      	blx	r3
    62e4:	0003      	movs	r3, r0
    62e6:	001a      	movs	r2, r3
    62e8:	4bb1      	ldr	r3, [pc, #708]	; (65b0 <xQueueReceive+0x34c>)
    62ea:	881b      	ldrh	r3, [r3, #0]
    62ec:	4013      	ands	r3, r2
    62ee:	b29b      	uxth	r3, r3
    62f0:	2b00      	cmp	r3, #0
    62f2:	d029      	beq.n	6348 <xQueueReceive+0xe4>
    62f4:	6a3b      	ldr	r3, [r7, #32]
    62f6:	0018      	movs	r0, r3
    62f8:	4bae      	ldr	r3, [pc, #696]	; (65b4 <xQueueReceive+0x350>)
    62fa:	4798      	blx	r3
    62fc:	0003      	movs	r3, r0
    62fe:	001a      	movs	r2, r3
    6300:	4bab      	ldr	r3, [pc, #684]	; (65b0 <xQueueReceive+0x34c>)
    6302:	881b      	ldrh	r3, [r3, #0]
    6304:	4013      	ands	r3, r2
    6306:	b29b      	uxth	r3, r3
    6308:	2b00      	cmp	r3, #0
    630a:	d01d      	beq.n	6348 <xQueueReceive+0xe4>
    630c:	6a3b      	ldr	r3, [r7, #32]
    630e:	0018      	movs	r0, r3
    6310:	4ba9      	ldr	r3, [pc, #676]	; (65b8 <xQueueReceive+0x354>)
    6312:	4798      	blx	r3
    6314:	0003      	movs	r3, r0
    6316:	001a      	movs	r2, r3
    6318:	4ba8      	ldr	r3, [pc, #672]	; (65bc <xQueueReceive+0x358>)
    631a:	5c9b      	ldrb	r3, [r3, r2]
    631c:	3328      	adds	r3, #40	; 0x28
    631e:	b2db      	uxtb	r3, r3
    6320:	001d      	movs	r5, r3
    6322:	6a3b      	ldr	r3, [r7, #32]
    6324:	0018      	movs	r0, r3
    6326:	4ba4      	ldr	r3, [pc, #656]	; (65b8 <xQueueReceive+0x354>)
    6328:	4798      	blx	r3
    632a:	0003      	movs	r3, r0
    632c:	001a      	movs	r2, r3
    632e:	4ba3      	ldr	r3, [pc, #652]	; (65bc <xQueueReceive+0x358>)
    6330:	5c9c      	ldrb	r4, [r3, r2]
    6332:	6a3b      	ldr	r3, [r7, #32]
    6334:	0018      	movs	r0, r3
    6336:	4ba2      	ldr	r3, [pc, #648]	; (65c0 <xQueueReceive+0x35c>)
    6338:	4798      	blx	r3
    633a:	0003      	movs	r3, r0
    633c:	b2db      	uxtb	r3, r3
    633e:	001a      	movs	r2, r3
    6340:	0021      	movs	r1, r4
    6342:	0028      	movs	r0, r5
    6344:	4b9f      	ldr	r3, [pc, #636]	; (65c4 <xQueueReceive+0x360>)
    6346:	4798      	blx	r3
    6348:	6a3b      	ldr	r3, [r7, #32]
    634a:	0018      	movs	r0, r3
    634c:	4b9a      	ldr	r3, [pc, #616]	; (65b8 <xQueueReceive+0x354>)
    634e:	4798      	blx	r3
    6350:	0003      	movs	r3, r0
    6352:	001a      	movs	r2, r3
    6354:	4b99      	ldr	r3, [pc, #612]	; (65bc <xQueueReceive+0x358>)
    6356:	5c9c      	ldrb	r4, [r3, r2]
    6358:	6a3b      	ldr	r3, [r7, #32]
    635a:	0018      	movs	r0, r3
    635c:	4b98      	ldr	r3, [pc, #608]	; (65c0 <xQueueReceive+0x35c>)
    635e:	4798      	blx	r3
    6360:	0003      	movs	r3, r0
    6362:	b2dd      	uxtb	r5, r3
    6364:	6a3b      	ldr	r3, [r7, #32]
    6366:	0018      	movs	r0, r3
    6368:	4b93      	ldr	r3, [pc, #588]	; (65b8 <xQueueReceive+0x354>)
    636a:	4798      	blx	r3
    636c:	0003      	movs	r3, r0
    636e:	001a      	movs	r2, r3
    6370:	4b92      	ldr	r3, [pc, #584]	; (65bc <xQueueReceive+0x358>)
    6372:	5c9b      	ldrb	r3, [r3, r2]
    6374:	2b02      	cmp	r3, #2
    6376:	d108      	bne.n	638a <xQueueReceive+0x126>
    6378:	4b8b      	ldr	r3, [pc, #556]	; (65a8 <xQueueReceive+0x344>)
    637a:	4798      	blx	r3
    637c:	0003      	movs	r3, r0
    637e:	0018      	movs	r0, r3
    6380:	4b91      	ldr	r3, [pc, #580]	; (65c8 <xQueueReceive+0x364>)
    6382:	4798      	blx	r3
    6384:	0003      	movs	r3, r0
    6386:	b2db      	uxtb	r3, r3
    6388:	e004      	b.n	6394 <xQueueReceive+0x130>
    638a:	6a3b      	ldr	r3, [r7, #32]
    638c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    638e:	b2db      	uxtb	r3, r3
    6390:	3b01      	subs	r3, #1
    6392:	b2db      	uxtb	r3, r3
    6394:	001a      	movs	r2, r3
    6396:	0029      	movs	r1, r5
    6398:	0020      	movs	r0, r4
    639a:	4b8c      	ldr	r3, [pc, #560]	; (65cc <xQueueReceive+0x368>)
    639c:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    639e:	69fb      	ldr	r3, [r7, #28]
    63a0:	1e5a      	subs	r2, r3, #1
    63a2:	6a3b      	ldr	r3, [r7, #32]
    63a4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    63a6:	6a3b      	ldr	r3, [r7, #32]
    63a8:	691b      	ldr	r3, [r3, #16]
    63aa:	2b00      	cmp	r3, #0
    63ac:	d008      	beq.n	63c0 <xQueueReceive+0x15c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    63ae:	6a3b      	ldr	r3, [r7, #32]
    63b0:	3310      	adds	r3, #16
    63b2:	0018      	movs	r0, r3
    63b4:	4b86      	ldr	r3, [pc, #536]	; (65d0 <xQueueReceive+0x36c>)
    63b6:	4798      	blx	r3
    63b8:	1e03      	subs	r3, r0, #0
    63ba:	d001      	beq.n	63c0 <xQueueReceive+0x15c>
					{
						queueYIELD_IF_USING_PREEMPTION();
    63bc:	4b85      	ldr	r3, [pc, #532]	; (65d4 <xQueueReceive+0x370>)
    63be:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    63c0:	4b85      	ldr	r3, [pc, #532]	; (65d8 <xQueueReceive+0x374>)
    63c2:	4798      	blx	r3
				return pdPASS;
    63c4:	2301      	movs	r3, #1
    63c6:	e15f      	b.n	6688 <xQueueReceive+0x424>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    63c8:	687b      	ldr	r3, [r7, #4]
    63ca:	2b00      	cmp	r3, #0
    63cc:	d13b      	bne.n	6446 <xQueueReceive+0x1e2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    63ce:	4b82      	ldr	r3, [pc, #520]	; (65d8 <xQueueReceive+0x374>)
    63d0:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
    63d2:	4b75      	ldr	r3, [pc, #468]	; (65a8 <xQueueReceive+0x344>)
    63d4:	4798      	blx	r3
    63d6:	0003      	movs	r3, r0
    63d8:	0018      	movs	r0, r3
    63da:	4b74      	ldr	r3, [pc, #464]	; (65ac <xQueueReceive+0x348>)
    63dc:	4798      	blx	r3
    63de:	0003      	movs	r3, r0
    63e0:	001a      	movs	r2, r3
    63e2:	4b73      	ldr	r3, [pc, #460]	; (65b0 <xQueueReceive+0x34c>)
    63e4:	881b      	ldrh	r3, [r3, #0]
    63e6:	4013      	ands	r3, r2
    63e8:	b29b      	uxth	r3, r3
    63ea:	2b00      	cmp	r3, #0
    63ec:	d029      	beq.n	6442 <xQueueReceive+0x1de>
    63ee:	6a3b      	ldr	r3, [r7, #32]
    63f0:	0018      	movs	r0, r3
    63f2:	4b70      	ldr	r3, [pc, #448]	; (65b4 <xQueueReceive+0x350>)
    63f4:	4798      	blx	r3
    63f6:	0003      	movs	r3, r0
    63f8:	001a      	movs	r2, r3
    63fa:	4b6d      	ldr	r3, [pc, #436]	; (65b0 <xQueueReceive+0x34c>)
    63fc:	881b      	ldrh	r3, [r3, #0]
    63fe:	4013      	ands	r3, r2
    6400:	b29b      	uxth	r3, r3
    6402:	2b00      	cmp	r3, #0
    6404:	d01d      	beq.n	6442 <xQueueReceive+0x1de>
    6406:	6a3b      	ldr	r3, [r7, #32]
    6408:	0018      	movs	r0, r3
    640a:	4b6b      	ldr	r3, [pc, #428]	; (65b8 <xQueueReceive+0x354>)
    640c:	4798      	blx	r3
    640e:	0003      	movs	r3, r0
    6410:	001a      	movs	r2, r3
    6412:	4b6a      	ldr	r3, [pc, #424]	; (65bc <xQueueReceive+0x358>)
    6414:	5c9b      	ldrb	r3, [r3, r2]
    6416:	3350      	adds	r3, #80	; 0x50
    6418:	b2db      	uxtb	r3, r3
    641a:	001d      	movs	r5, r3
    641c:	6a3b      	ldr	r3, [r7, #32]
    641e:	0018      	movs	r0, r3
    6420:	4b65      	ldr	r3, [pc, #404]	; (65b8 <xQueueReceive+0x354>)
    6422:	4798      	blx	r3
    6424:	0003      	movs	r3, r0
    6426:	001a      	movs	r2, r3
    6428:	4b64      	ldr	r3, [pc, #400]	; (65bc <xQueueReceive+0x358>)
    642a:	5c9c      	ldrb	r4, [r3, r2]
    642c:	6a3b      	ldr	r3, [r7, #32]
    642e:	0018      	movs	r0, r3
    6430:	4b63      	ldr	r3, [pc, #396]	; (65c0 <xQueueReceive+0x35c>)
    6432:	4798      	blx	r3
    6434:	0003      	movs	r3, r0
    6436:	b2db      	uxtb	r3, r3
    6438:	001a      	movs	r2, r3
    643a:	0021      	movs	r1, r4
    643c:	0028      	movs	r0, r5
    643e:	4b61      	ldr	r3, [pc, #388]	; (65c4 <xQueueReceive+0x360>)
    6440:	4798      	blx	r3
					return errQUEUE_EMPTY;
    6442:	2300      	movs	r3, #0
    6444:	e120      	b.n	6688 <xQueueReceive+0x424>
				}
				else if( xEntryTimeSet == pdFALSE )
    6446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6448:	2b00      	cmp	r3, #0
    644a:	d106      	bne.n	645a <xQueueReceive+0x1f6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    644c:	2314      	movs	r3, #20
    644e:	18fb      	adds	r3, r7, r3
    6450:	0018      	movs	r0, r3
    6452:	4b62      	ldr	r3, [pc, #392]	; (65dc <xQueueReceive+0x378>)
    6454:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    6456:	2301      	movs	r3, #1
    6458:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    645a:	4b5f      	ldr	r3, [pc, #380]	; (65d8 <xQueueReceive+0x374>)
    645c:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    645e:	4b60      	ldr	r3, [pc, #384]	; (65e0 <xQueueReceive+0x37c>)
    6460:	4798      	blx	r3
		prvLockQueue( pxQueue );
    6462:	4b4f      	ldr	r3, [pc, #316]	; (65a0 <xQueueReceive+0x33c>)
    6464:	4798      	blx	r3
    6466:	6a3b      	ldr	r3, [r7, #32]
    6468:	2244      	movs	r2, #68	; 0x44
    646a:	5c9b      	ldrb	r3, [r3, r2]
    646c:	b25b      	sxtb	r3, r3
    646e:	3301      	adds	r3, #1
    6470:	d103      	bne.n	647a <xQueueReceive+0x216>
    6472:	6a3b      	ldr	r3, [r7, #32]
    6474:	2244      	movs	r2, #68	; 0x44
    6476:	2100      	movs	r1, #0
    6478:	5499      	strb	r1, [r3, r2]
    647a:	6a3b      	ldr	r3, [r7, #32]
    647c:	2245      	movs	r2, #69	; 0x45
    647e:	5c9b      	ldrb	r3, [r3, r2]
    6480:	b25b      	sxtb	r3, r3
    6482:	3301      	adds	r3, #1
    6484:	d103      	bne.n	648e <xQueueReceive+0x22a>
    6486:	6a3b      	ldr	r3, [r7, #32]
    6488:	2245      	movs	r2, #69	; 0x45
    648a:	2100      	movs	r1, #0
    648c:	5499      	strb	r1, [r3, r2]
    648e:	4b52      	ldr	r3, [pc, #328]	; (65d8 <xQueueReceive+0x374>)
    6490:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    6492:	1d3a      	adds	r2, r7, #4
    6494:	2314      	movs	r3, #20
    6496:	18fb      	adds	r3, r7, r3
    6498:	0011      	movs	r1, r2
    649a:	0018      	movs	r0, r3
    649c:	4b51      	ldr	r3, [pc, #324]	; (65e4 <xQueueReceive+0x380>)
    649e:	4798      	blx	r3
    64a0:	1e03      	subs	r3, r0, #0
    64a2:	d000      	beq.n	64a6 <xQueueReceive+0x242>
    64a4:	e0aa      	b.n	65fc <xQueueReceive+0x398>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    64a6:	6a3b      	ldr	r3, [r7, #32]
    64a8:	0018      	movs	r0, r3
    64aa:	4b4f      	ldr	r3, [pc, #316]	; (65e8 <xQueueReceive+0x384>)
    64ac:	4798      	blx	r3
    64ae:	1e03      	subs	r3, r0, #0
    64b0:	d06d      	beq.n	658e <xQueueReceive+0x32a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
    64b2:	4b3d      	ldr	r3, [pc, #244]	; (65a8 <xQueueReceive+0x344>)
    64b4:	4798      	blx	r3
    64b6:	0003      	movs	r3, r0
    64b8:	0018      	movs	r0, r3
    64ba:	4b3c      	ldr	r3, [pc, #240]	; (65ac <xQueueReceive+0x348>)
    64bc:	4798      	blx	r3
    64be:	0003      	movs	r3, r0
    64c0:	001a      	movs	r2, r3
    64c2:	4b3b      	ldr	r3, [pc, #236]	; (65b0 <xQueueReceive+0x34c>)
    64c4:	881b      	ldrh	r3, [r3, #0]
    64c6:	4013      	ands	r3, r2
    64c8:	b29b      	uxth	r3, r3
    64ca:	2b00      	cmp	r3, #0
    64cc:	d029      	beq.n	6522 <xQueueReceive+0x2be>
    64ce:	6a3b      	ldr	r3, [r7, #32]
    64d0:	0018      	movs	r0, r3
    64d2:	4b38      	ldr	r3, [pc, #224]	; (65b4 <xQueueReceive+0x350>)
    64d4:	4798      	blx	r3
    64d6:	0003      	movs	r3, r0
    64d8:	001a      	movs	r2, r3
    64da:	4b35      	ldr	r3, [pc, #212]	; (65b0 <xQueueReceive+0x34c>)
    64dc:	881b      	ldrh	r3, [r3, #0]
    64de:	4013      	ands	r3, r2
    64e0:	b29b      	uxth	r3, r3
    64e2:	2b00      	cmp	r3, #0
    64e4:	d01d      	beq.n	6522 <xQueueReceive+0x2be>
    64e6:	6a3b      	ldr	r3, [r7, #32]
    64e8:	0018      	movs	r0, r3
    64ea:	4b33      	ldr	r3, [pc, #204]	; (65b8 <xQueueReceive+0x354>)
    64ec:	4798      	blx	r3
    64ee:	0003      	movs	r3, r0
    64f0:	001a      	movs	r2, r3
    64f2:	4b32      	ldr	r3, [pc, #200]	; (65bc <xQueueReceive+0x358>)
    64f4:	5c9b      	ldrb	r3, [r3, r2]
    64f6:	3368      	adds	r3, #104	; 0x68
    64f8:	b2db      	uxtb	r3, r3
    64fa:	001d      	movs	r5, r3
    64fc:	6a3b      	ldr	r3, [r7, #32]
    64fe:	0018      	movs	r0, r3
    6500:	4b2d      	ldr	r3, [pc, #180]	; (65b8 <xQueueReceive+0x354>)
    6502:	4798      	blx	r3
    6504:	0003      	movs	r3, r0
    6506:	001a      	movs	r2, r3
    6508:	4b2c      	ldr	r3, [pc, #176]	; (65bc <xQueueReceive+0x358>)
    650a:	5c9c      	ldrb	r4, [r3, r2]
    650c:	6a3b      	ldr	r3, [r7, #32]
    650e:	0018      	movs	r0, r3
    6510:	4b2b      	ldr	r3, [pc, #172]	; (65c0 <xQueueReceive+0x35c>)
    6512:	4798      	blx	r3
    6514:	0003      	movs	r3, r0
    6516:	b2db      	uxtb	r3, r3
    6518:	001a      	movs	r2, r3
    651a:	0021      	movs	r1, r4
    651c:	0028      	movs	r0, r5
    651e:	4b29      	ldr	r3, [pc, #164]	; (65c4 <xQueueReceive+0x360>)
    6520:	4798      	blx	r3
    6522:	6a3b      	ldr	r3, [r7, #32]
    6524:	0018      	movs	r0, r3
    6526:	4b24      	ldr	r3, [pc, #144]	; (65b8 <xQueueReceive+0x354>)
    6528:	4798      	blx	r3
    652a:	0003      	movs	r3, r0
    652c:	001a      	movs	r2, r3
    652e:	4b23      	ldr	r3, [pc, #140]	; (65bc <xQueueReceive+0x358>)
    6530:	5c9b      	ldrb	r3, [r3, r2]
    6532:	2b02      	cmp	r3, #2
    6534:	d018      	beq.n	6568 <xQueueReceive+0x304>
    6536:	4b1c      	ldr	r3, [pc, #112]	; (65a8 <xQueueReceive+0x344>)
    6538:	4798      	blx	r3
    653a:	0003      	movs	r3, r0
    653c:	0018      	movs	r0, r3
    653e:	4b1b      	ldr	r3, [pc, #108]	; (65ac <xQueueReceive+0x348>)
    6540:	4798      	blx	r3
    6542:	0003      	movs	r3, r0
    6544:	001a      	movs	r2, r3
    6546:	4b1a      	ldr	r3, [pc, #104]	; (65b0 <xQueueReceive+0x34c>)
    6548:	881b      	ldrh	r3, [r3, #0]
    654a:	4013      	ands	r3, r2
    654c:	b29b      	uxth	r3, r3
    654e:	2b00      	cmp	r3, #0
    6550:	d00a      	beq.n	6568 <xQueueReceive+0x304>
    6552:	4b15      	ldr	r3, [pc, #84]	; (65a8 <xQueueReceive+0x344>)
    6554:	4798      	blx	r3
    6556:	0003      	movs	r3, r0
    6558:	0018      	movs	r0, r3
    655a:	4b1b      	ldr	r3, [pc, #108]	; (65c8 <xQueueReceive+0x364>)
    655c:	4798      	blx	r3
    655e:	0003      	movs	r3, r0
    6560:	b2db      	uxtb	r3, r3
    6562:	0018      	movs	r0, r3
    6564:	4b21      	ldr	r3, [pc, #132]	; (65ec <xQueueReceive+0x388>)
    6566:	4798      	blx	r3
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    6568:	6a3b      	ldr	r3, [r7, #32]
    656a:	3324      	adds	r3, #36	; 0x24
    656c:	687a      	ldr	r2, [r7, #4]
    656e:	0011      	movs	r1, r2
    6570:	0018      	movs	r0, r3
    6572:	4b1f      	ldr	r3, [pc, #124]	; (65f0 <xQueueReceive+0x38c>)
    6574:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    6576:	6a3b      	ldr	r3, [r7, #32]
    6578:	0018      	movs	r0, r3
    657a:	4b1e      	ldr	r3, [pc, #120]	; (65f4 <xQueueReceive+0x390>)
    657c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    657e:	4b1e      	ldr	r3, [pc, #120]	; (65f8 <xQueueReceive+0x394>)
    6580:	4798      	blx	r3
    6582:	1e03      	subs	r3, r0, #0
    6584:	d000      	beq.n	6588 <xQueueReceive+0x324>
    6586:	e698      	b.n	62ba <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
    6588:	4b12      	ldr	r3, [pc, #72]	; (65d4 <xQueueReceive+0x370>)
    658a:	4798      	blx	r3
    658c:	e695      	b.n	62ba <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    658e:	6a3b      	ldr	r3, [r7, #32]
    6590:	0018      	movs	r0, r3
    6592:	4b18      	ldr	r3, [pc, #96]	; (65f4 <xQueueReceive+0x390>)
    6594:	4798      	blx	r3
				( void ) xTaskResumeAll();
    6596:	4b18      	ldr	r3, [pc, #96]	; (65f8 <xQueueReceive+0x394>)
    6598:	4798      	blx	r3
    659a:	e68e      	b.n	62ba <xQueueReceive+0x56>
    659c:	0000807d 	.word	0x0000807d
    65a0:	00005419 	.word	0x00005419
    65a4:	00006cc5 	.word	0x00006cc5
    65a8:	0000372d 	.word	0x0000372d
    65ac:	000035cd 	.word	0x000035cd
    65b0:	20000024 	.word	0x20000024
    65b4:	0000368d 	.word	0x0000368d
    65b8:	0000358d 	.word	0x0000358d
    65bc:	20000018 	.word	0x20000018
    65c0:	0000366d 	.word	0x0000366d
    65c4:	00003e15 	.word	0x00003e15
    65c8:	000035ad 	.word	0x000035ad
    65cc:	00004471 	.word	0x00004471
    65d0:	00007ca1 	.word	0x00007ca1
    65d4:	00005401 	.word	0x00005401
    65d8:	0000543d 	.word	0x0000543d
    65dc:	00007d9d 	.word	0x00007d9d
    65e0:	000076c9 	.word	0x000076c9
    65e4:	00007dc5 	.word	0x00007dc5
    65e8:	00006e05 	.word	0x00006e05
    65ec:	000045ad 	.word	0x000045ad
    65f0:	00007b7d 	.word	0x00007b7d
    65f4:	00006d15 	.word	0x00006d15
    65f8:	000076e1 	.word	0x000076e1
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    65fc:	6a3b      	ldr	r3, [r7, #32]
    65fe:	0018      	movs	r0, r3
    6600:	4b23      	ldr	r3, [pc, #140]	; (6690 <xQueueReceive+0x42c>)
    6602:	4798      	blx	r3
			( void ) xTaskResumeAll();
    6604:	4b23      	ldr	r3, [pc, #140]	; (6694 <xQueueReceive+0x430>)
    6606:	4798      	blx	r3

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6608:	6a3b      	ldr	r3, [r7, #32]
    660a:	0018      	movs	r0, r3
    660c:	4b22      	ldr	r3, [pc, #136]	; (6698 <xQueueReceive+0x434>)
    660e:	4798      	blx	r3
    6610:	1e03      	subs	r3, r0, #0
    6612:	d100      	bne.n	6616 <xQueueReceive+0x3b2>
    6614:	e651      	b.n	62ba <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
    6616:	4b21      	ldr	r3, [pc, #132]	; (669c <xQueueReceive+0x438>)
    6618:	4798      	blx	r3
    661a:	0003      	movs	r3, r0
    661c:	0018      	movs	r0, r3
    661e:	4b20      	ldr	r3, [pc, #128]	; (66a0 <xQueueReceive+0x43c>)
    6620:	4798      	blx	r3
    6622:	0003      	movs	r3, r0
    6624:	001a      	movs	r2, r3
    6626:	4b1f      	ldr	r3, [pc, #124]	; (66a4 <xQueueReceive+0x440>)
    6628:	881b      	ldrh	r3, [r3, #0]
    662a:	4013      	ands	r3, r2
    662c:	b29b      	uxth	r3, r3
    662e:	2b00      	cmp	r3, #0
    6630:	d029      	beq.n	6686 <xQueueReceive+0x422>
    6632:	6a3b      	ldr	r3, [r7, #32]
    6634:	0018      	movs	r0, r3
    6636:	4b1c      	ldr	r3, [pc, #112]	; (66a8 <xQueueReceive+0x444>)
    6638:	4798      	blx	r3
    663a:	0003      	movs	r3, r0
    663c:	001a      	movs	r2, r3
    663e:	4b19      	ldr	r3, [pc, #100]	; (66a4 <xQueueReceive+0x440>)
    6640:	881b      	ldrh	r3, [r3, #0]
    6642:	4013      	ands	r3, r2
    6644:	b29b      	uxth	r3, r3
    6646:	2b00      	cmp	r3, #0
    6648:	d01d      	beq.n	6686 <xQueueReceive+0x422>
    664a:	6a3b      	ldr	r3, [r7, #32]
    664c:	0018      	movs	r0, r3
    664e:	4b17      	ldr	r3, [pc, #92]	; (66ac <xQueueReceive+0x448>)
    6650:	4798      	blx	r3
    6652:	0003      	movs	r3, r0
    6654:	001a      	movs	r2, r3
    6656:	4b16      	ldr	r3, [pc, #88]	; (66b0 <xQueueReceive+0x44c>)
    6658:	5c9b      	ldrb	r3, [r3, r2]
    665a:	3350      	adds	r3, #80	; 0x50
    665c:	b2db      	uxtb	r3, r3
    665e:	001d      	movs	r5, r3
    6660:	6a3b      	ldr	r3, [r7, #32]
    6662:	0018      	movs	r0, r3
    6664:	4b11      	ldr	r3, [pc, #68]	; (66ac <xQueueReceive+0x448>)
    6666:	4798      	blx	r3
    6668:	0003      	movs	r3, r0
    666a:	001a      	movs	r2, r3
    666c:	4b10      	ldr	r3, [pc, #64]	; (66b0 <xQueueReceive+0x44c>)
    666e:	5c9c      	ldrb	r4, [r3, r2]
    6670:	6a3b      	ldr	r3, [r7, #32]
    6672:	0018      	movs	r0, r3
    6674:	4b0f      	ldr	r3, [pc, #60]	; (66b4 <xQueueReceive+0x450>)
    6676:	4798      	blx	r3
    6678:	0003      	movs	r3, r0
    667a:	b2db      	uxtb	r3, r3
    667c:	001a      	movs	r2, r3
    667e:	0021      	movs	r1, r4
    6680:	0028      	movs	r0, r5
    6682:	4b0d      	ldr	r3, [pc, #52]	; (66b8 <xQueueReceive+0x454>)
    6684:	4798      	blx	r3
				return errQUEUE_EMPTY;
    6686:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6688:	0018      	movs	r0, r3
    668a:	46bd      	mov	sp, r7
    668c:	b00a      	add	sp, #40	; 0x28
    668e:	bdb0      	pop	{r4, r5, r7, pc}
    6690:	00006d15 	.word	0x00006d15
    6694:	000076e1 	.word	0x000076e1
    6698:	00006e05 	.word	0x00006e05
    669c:	0000372d 	.word	0x0000372d
    66a0:	000035cd 	.word	0x000035cd
    66a4:	20000024 	.word	0x20000024
    66a8:	0000368d 	.word	0x0000368d
    66ac:	0000358d 	.word	0x0000358d
    66b0:	20000018 	.word	0x20000018
    66b4:	0000366d 	.word	0x0000366d
    66b8:	00003e15 	.word	0x00003e15

000066bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    66bc:	b5b0      	push	{r4, r5, r7, lr}
    66be:	b08a      	sub	sp, #40	; 0x28
    66c0:	af00      	add	r7, sp, #0
    66c2:	6078      	str	r0, [r7, #4]
    66c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    66c6:	2300      	movs	r3, #0
    66c8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    66ca:	687b      	ldr	r3, [r7, #4]
    66cc:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    66ce:	2300      	movs	r3, #0
    66d0:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    66d2:	69fb      	ldr	r3, [r7, #28]
    66d4:	2b00      	cmp	r3, #0
    66d6:	d101      	bne.n	66dc <xQueueSemaphoreTake+0x20>
    66d8:	b672      	cpsid	i
    66da:	e7fe      	b.n	66da <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    66dc:	69fb      	ldr	r3, [r7, #28]
    66de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    66e0:	2b00      	cmp	r3, #0
    66e2:	d001      	beq.n	66e8 <xQueueSemaphoreTake+0x2c>
    66e4:	b672      	cpsid	i
    66e6:	e7fe      	b.n	66e6 <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    66e8:	4bcb      	ldr	r3, [pc, #812]	; (6a18 <xQueueSemaphoreTake+0x35c>)
    66ea:	4798      	blx	r3
    66ec:	1e03      	subs	r3, r0, #0
    66ee:	d102      	bne.n	66f6 <xQueueSemaphoreTake+0x3a>
    66f0:	683b      	ldr	r3, [r7, #0]
    66f2:	2b00      	cmp	r3, #0
    66f4:	d101      	bne.n	66fa <xQueueSemaphoreTake+0x3e>
    66f6:	2301      	movs	r3, #1
    66f8:	e000      	b.n	66fc <xQueueSemaphoreTake+0x40>
    66fa:	2300      	movs	r3, #0
    66fc:	2b00      	cmp	r3, #0
    66fe:	d101      	bne.n	6704 <xQueueSemaphoreTake+0x48>
    6700:	b672      	cpsid	i
    6702:	e7fe      	b.n	6702 <xQueueSemaphoreTake+0x46>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    6704:	4bc5      	ldr	r3, [pc, #788]	; (6a1c <xQueueSemaphoreTake+0x360>)
    6706:	4798      	blx	r3
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    6708:	69fb      	ldr	r3, [r7, #28]
    670a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    670c:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    670e:	69bb      	ldr	r3, [r7, #24]
    6710:	2b00      	cmp	r3, #0
    6712:	d100      	bne.n	6716 <xQueueSemaphoreTake+0x5a>
    6714:	e080      	b.n	6818 <xQueueSemaphoreTake+0x15c>
			{
				traceQUEUE_RECEIVE( pxQueue );
    6716:	4bc2      	ldr	r3, [pc, #776]	; (6a20 <xQueueSemaphoreTake+0x364>)
    6718:	4798      	blx	r3
    671a:	0003      	movs	r3, r0
    671c:	0018      	movs	r0, r3
    671e:	4bc1      	ldr	r3, [pc, #772]	; (6a24 <xQueueSemaphoreTake+0x368>)
    6720:	4798      	blx	r3
    6722:	0003      	movs	r3, r0
    6724:	001a      	movs	r2, r3
    6726:	4bc0      	ldr	r3, [pc, #768]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    6728:	881b      	ldrh	r3, [r3, #0]
    672a:	4013      	ands	r3, r2
    672c:	b29b      	uxth	r3, r3
    672e:	2b00      	cmp	r3, #0
    6730:	d029      	beq.n	6786 <xQueueSemaphoreTake+0xca>
    6732:	69fb      	ldr	r3, [r7, #28]
    6734:	0018      	movs	r0, r3
    6736:	4bbd      	ldr	r3, [pc, #756]	; (6a2c <xQueueSemaphoreTake+0x370>)
    6738:	4798      	blx	r3
    673a:	0003      	movs	r3, r0
    673c:	001a      	movs	r2, r3
    673e:	4bba      	ldr	r3, [pc, #744]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    6740:	881b      	ldrh	r3, [r3, #0]
    6742:	4013      	ands	r3, r2
    6744:	b29b      	uxth	r3, r3
    6746:	2b00      	cmp	r3, #0
    6748:	d01d      	beq.n	6786 <xQueueSemaphoreTake+0xca>
    674a:	69fb      	ldr	r3, [r7, #28]
    674c:	0018      	movs	r0, r3
    674e:	4bb8      	ldr	r3, [pc, #736]	; (6a30 <xQueueSemaphoreTake+0x374>)
    6750:	4798      	blx	r3
    6752:	0003      	movs	r3, r0
    6754:	001a      	movs	r2, r3
    6756:	4bb7      	ldr	r3, [pc, #732]	; (6a34 <xQueueSemaphoreTake+0x378>)
    6758:	5c9b      	ldrb	r3, [r3, r2]
    675a:	3328      	adds	r3, #40	; 0x28
    675c:	b2db      	uxtb	r3, r3
    675e:	001d      	movs	r5, r3
    6760:	69fb      	ldr	r3, [r7, #28]
    6762:	0018      	movs	r0, r3
    6764:	4bb2      	ldr	r3, [pc, #712]	; (6a30 <xQueueSemaphoreTake+0x374>)
    6766:	4798      	blx	r3
    6768:	0003      	movs	r3, r0
    676a:	001a      	movs	r2, r3
    676c:	4bb1      	ldr	r3, [pc, #708]	; (6a34 <xQueueSemaphoreTake+0x378>)
    676e:	5c9c      	ldrb	r4, [r3, r2]
    6770:	69fb      	ldr	r3, [r7, #28]
    6772:	0018      	movs	r0, r3
    6774:	4bb0      	ldr	r3, [pc, #704]	; (6a38 <xQueueSemaphoreTake+0x37c>)
    6776:	4798      	blx	r3
    6778:	0003      	movs	r3, r0
    677a:	b2db      	uxtb	r3, r3
    677c:	001a      	movs	r2, r3
    677e:	0021      	movs	r1, r4
    6780:	0028      	movs	r0, r5
    6782:	4bae      	ldr	r3, [pc, #696]	; (6a3c <xQueueSemaphoreTake+0x380>)
    6784:	4798      	blx	r3
    6786:	69fb      	ldr	r3, [r7, #28]
    6788:	0018      	movs	r0, r3
    678a:	4ba9      	ldr	r3, [pc, #676]	; (6a30 <xQueueSemaphoreTake+0x374>)
    678c:	4798      	blx	r3
    678e:	0003      	movs	r3, r0
    6790:	001a      	movs	r2, r3
    6792:	4ba8      	ldr	r3, [pc, #672]	; (6a34 <xQueueSemaphoreTake+0x378>)
    6794:	5c9c      	ldrb	r4, [r3, r2]
    6796:	69fb      	ldr	r3, [r7, #28]
    6798:	0018      	movs	r0, r3
    679a:	4ba7      	ldr	r3, [pc, #668]	; (6a38 <xQueueSemaphoreTake+0x37c>)
    679c:	4798      	blx	r3
    679e:	0003      	movs	r3, r0
    67a0:	b2dd      	uxtb	r5, r3
    67a2:	69fb      	ldr	r3, [r7, #28]
    67a4:	0018      	movs	r0, r3
    67a6:	4ba2      	ldr	r3, [pc, #648]	; (6a30 <xQueueSemaphoreTake+0x374>)
    67a8:	4798      	blx	r3
    67aa:	0003      	movs	r3, r0
    67ac:	001a      	movs	r2, r3
    67ae:	4ba1      	ldr	r3, [pc, #644]	; (6a34 <xQueueSemaphoreTake+0x378>)
    67b0:	5c9b      	ldrb	r3, [r3, r2]
    67b2:	2b02      	cmp	r3, #2
    67b4:	d108      	bne.n	67c8 <xQueueSemaphoreTake+0x10c>
    67b6:	4b9a      	ldr	r3, [pc, #616]	; (6a20 <xQueueSemaphoreTake+0x364>)
    67b8:	4798      	blx	r3
    67ba:	0003      	movs	r3, r0
    67bc:	0018      	movs	r0, r3
    67be:	4ba0      	ldr	r3, [pc, #640]	; (6a40 <xQueueSemaphoreTake+0x384>)
    67c0:	4798      	blx	r3
    67c2:	0003      	movs	r3, r0
    67c4:	b2db      	uxtb	r3, r3
    67c6:	e004      	b.n	67d2 <xQueueSemaphoreTake+0x116>
    67c8:	69fb      	ldr	r3, [r7, #28]
    67ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    67cc:	b2db      	uxtb	r3, r3
    67ce:	3b01      	subs	r3, #1
    67d0:	b2db      	uxtb	r3, r3
    67d2:	001a      	movs	r2, r3
    67d4:	0029      	movs	r1, r5
    67d6:	0020      	movs	r0, r4
    67d8:	4b9a      	ldr	r3, [pc, #616]	; (6a44 <xQueueSemaphoreTake+0x388>)
    67da:	4798      	blx	r3

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    67dc:	69bb      	ldr	r3, [r7, #24]
    67de:	1e5a      	subs	r2, r3, #1
    67e0:	69fb      	ldr	r3, [r7, #28]
    67e2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    67e4:	69fb      	ldr	r3, [r7, #28]
    67e6:	681b      	ldr	r3, [r3, #0]
    67e8:	2b00      	cmp	r3, #0
    67ea:	d104      	bne.n	67f6 <xQueueSemaphoreTake+0x13a>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    67ec:	4b96      	ldr	r3, [pc, #600]	; (6a48 <xQueueSemaphoreTake+0x38c>)
    67ee:	4798      	blx	r3
    67f0:	0002      	movs	r2, r0
    67f2:	69fb      	ldr	r3, [r7, #28]
    67f4:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    67f6:	69fb      	ldr	r3, [r7, #28]
    67f8:	691b      	ldr	r3, [r3, #16]
    67fa:	2b00      	cmp	r3, #0
    67fc:	d008      	beq.n	6810 <xQueueSemaphoreTake+0x154>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    67fe:	69fb      	ldr	r3, [r7, #28]
    6800:	3310      	adds	r3, #16
    6802:	0018      	movs	r0, r3
    6804:	4b91      	ldr	r3, [pc, #580]	; (6a4c <xQueueSemaphoreTake+0x390>)
    6806:	4798      	blx	r3
    6808:	1e03      	subs	r3, r0, #0
    680a:	d001      	beq.n	6810 <xQueueSemaphoreTake+0x154>
					{
						queueYIELD_IF_USING_PREEMPTION();
    680c:	4b90      	ldr	r3, [pc, #576]	; (6a50 <xQueueSemaphoreTake+0x394>)
    680e:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    6810:	4b90      	ldr	r3, [pc, #576]	; (6a54 <xQueueSemaphoreTake+0x398>)
    6812:	4798      	blx	r3
				return pdPASS;
    6814:	2301      	movs	r3, #1
    6816:	e18b      	b.n	6b30 <xQueueSemaphoreTake+0x474>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    6818:	683b      	ldr	r3, [r7, #0]
    681a:	2b00      	cmp	r3, #0
    681c:	d140      	bne.n	68a0 <xQueueSemaphoreTake+0x1e4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    681e:	6a3b      	ldr	r3, [r7, #32]
    6820:	2b00      	cmp	r3, #0
    6822:	d001      	beq.n	6828 <xQueueSemaphoreTake+0x16c>
    6824:	b672      	cpsid	i
    6826:	e7fe      	b.n	6826 <xQueueSemaphoreTake+0x16a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    6828:	4b8a      	ldr	r3, [pc, #552]	; (6a54 <xQueueSemaphoreTake+0x398>)
    682a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
    682c:	4b7c      	ldr	r3, [pc, #496]	; (6a20 <xQueueSemaphoreTake+0x364>)
    682e:	4798      	blx	r3
    6830:	0003      	movs	r3, r0
    6832:	0018      	movs	r0, r3
    6834:	4b7b      	ldr	r3, [pc, #492]	; (6a24 <xQueueSemaphoreTake+0x368>)
    6836:	4798      	blx	r3
    6838:	0003      	movs	r3, r0
    683a:	001a      	movs	r2, r3
    683c:	4b7a      	ldr	r3, [pc, #488]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    683e:	881b      	ldrh	r3, [r3, #0]
    6840:	4013      	ands	r3, r2
    6842:	b29b      	uxth	r3, r3
    6844:	2b00      	cmp	r3, #0
    6846:	d029      	beq.n	689c <xQueueSemaphoreTake+0x1e0>
    6848:	69fb      	ldr	r3, [r7, #28]
    684a:	0018      	movs	r0, r3
    684c:	4b77      	ldr	r3, [pc, #476]	; (6a2c <xQueueSemaphoreTake+0x370>)
    684e:	4798      	blx	r3
    6850:	0003      	movs	r3, r0
    6852:	001a      	movs	r2, r3
    6854:	4b74      	ldr	r3, [pc, #464]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    6856:	881b      	ldrh	r3, [r3, #0]
    6858:	4013      	ands	r3, r2
    685a:	b29b      	uxth	r3, r3
    685c:	2b00      	cmp	r3, #0
    685e:	d01d      	beq.n	689c <xQueueSemaphoreTake+0x1e0>
    6860:	69fb      	ldr	r3, [r7, #28]
    6862:	0018      	movs	r0, r3
    6864:	4b72      	ldr	r3, [pc, #456]	; (6a30 <xQueueSemaphoreTake+0x374>)
    6866:	4798      	blx	r3
    6868:	0003      	movs	r3, r0
    686a:	001a      	movs	r2, r3
    686c:	4b71      	ldr	r3, [pc, #452]	; (6a34 <xQueueSemaphoreTake+0x378>)
    686e:	5c9b      	ldrb	r3, [r3, r2]
    6870:	3350      	adds	r3, #80	; 0x50
    6872:	b2db      	uxtb	r3, r3
    6874:	001d      	movs	r5, r3
    6876:	69fb      	ldr	r3, [r7, #28]
    6878:	0018      	movs	r0, r3
    687a:	4b6d      	ldr	r3, [pc, #436]	; (6a30 <xQueueSemaphoreTake+0x374>)
    687c:	4798      	blx	r3
    687e:	0003      	movs	r3, r0
    6880:	001a      	movs	r2, r3
    6882:	4b6c      	ldr	r3, [pc, #432]	; (6a34 <xQueueSemaphoreTake+0x378>)
    6884:	5c9c      	ldrb	r4, [r3, r2]
    6886:	69fb      	ldr	r3, [r7, #28]
    6888:	0018      	movs	r0, r3
    688a:	4b6b      	ldr	r3, [pc, #428]	; (6a38 <xQueueSemaphoreTake+0x37c>)
    688c:	4798      	blx	r3
    688e:	0003      	movs	r3, r0
    6890:	b2db      	uxtb	r3, r3
    6892:	001a      	movs	r2, r3
    6894:	0021      	movs	r1, r4
    6896:	0028      	movs	r0, r5
    6898:	4b68      	ldr	r3, [pc, #416]	; (6a3c <xQueueSemaphoreTake+0x380>)
    689a:	4798      	blx	r3
					return errQUEUE_EMPTY;
    689c:	2300      	movs	r3, #0
    689e:	e147      	b.n	6b30 <xQueueSemaphoreTake+0x474>
				}
				else if( xEntryTimeSet == pdFALSE )
    68a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    68a2:	2b00      	cmp	r3, #0
    68a4:	d106      	bne.n	68b4 <xQueueSemaphoreTake+0x1f8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    68a6:	230c      	movs	r3, #12
    68a8:	18fb      	adds	r3, r7, r3
    68aa:	0018      	movs	r0, r3
    68ac:	4b6a      	ldr	r3, [pc, #424]	; (6a58 <xQueueSemaphoreTake+0x39c>)
    68ae:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    68b0:	2301      	movs	r3, #1
    68b2:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    68b4:	4b67      	ldr	r3, [pc, #412]	; (6a54 <xQueueSemaphoreTake+0x398>)
    68b6:	4798      	blx	r3

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    68b8:	4b68      	ldr	r3, [pc, #416]	; (6a5c <xQueueSemaphoreTake+0x3a0>)
    68ba:	4798      	blx	r3
		prvLockQueue( pxQueue );
    68bc:	4b57      	ldr	r3, [pc, #348]	; (6a1c <xQueueSemaphoreTake+0x360>)
    68be:	4798      	blx	r3
    68c0:	69fb      	ldr	r3, [r7, #28]
    68c2:	2244      	movs	r2, #68	; 0x44
    68c4:	5c9b      	ldrb	r3, [r3, r2]
    68c6:	b25b      	sxtb	r3, r3
    68c8:	3301      	adds	r3, #1
    68ca:	d103      	bne.n	68d4 <xQueueSemaphoreTake+0x218>
    68cc:	69fb      	ldr	r3, [r7, #28]
    68ce:	2244      	movs	r2, #68	; 0x44
    68d0:	2100      	movs	r1, #0
    68d2:	5499      	strb	r1, [r3, r2]
    68d4:	69fb      	ldr	r3, [r7, #28]
    68d6:	2245      	movs	r2, #69	; 0x45
    68d8:	5c9b      	ldrb	r3, [r3, r2]
    68da:	b25b      	sxtb	r3, r3
    68dc:	3301      	adds	r3, #1
    68de:	d103      	bne.n	68e8 <xQueueSemaphoreTake+0x22c>
    68e0:	69fb      	ldr	r3, [r7, #28]
    68e2:	2245      	movs	r2, #69	; 0x45
    68e4:	2100      	movs	r1, #0
    68e6:	5499      	strb	r1, [r3, r2]
    68e8:	4b5a      	ldr	r3, [pc, #360]	; (6a54 <xQueueSemaphoreTake+0x398>)
    68ea:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    68ec:	003a      	movs	r2, r7
    68ee:	230c      	movs	r3, #12
    68f0:	18fb      	adds	r3, r7, r3
    68f2:	0011      	movs	r1, r2
    68f4:	0018      	movs	r0, r3
    68f6:	4b5a      	ldr	r3, [pc, #360]	; (6a60 <xQueueSemaphoreTake+0x3a4>)
    68f8:	4798      	blx	r3
    68fa:	1e03      	subs	r3, r0, #0
    68fc:	d000      	beq.n	6900 <xQueueSemaphoreTake+0x244>
    68fe:	e0bd      	b.n	6a7c <xQueueSemaphoreTake+0x3c0>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6900:	69fb      	ldr	r3, [r7, #28]
    6902:	0018      	movs	r0, r3
    6904:	4b57      	ldr	r3, [pc, #348]	; (6a64 <xQueueSemaphoreTake+0x3a8>)
    6906:	4798      	blx	r3
    6908:	1e03      	subs	r3, r0, #0
    690a:	d100      	bne.n	690e <xQueueSemaphoreTake+0x252>
    690c:	e07c      	b.n	6a08 <xQueueSemaphoreTake+0x34c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
    690e:	4b44      	ldr	r3, [pc, #272]	; (6a20 <xQueueSemaphoreTake+0x364>)
    6910:	4798      	blx	r3
    6912:	0003      	movs	r3, r0
    6914:	0018      	movs	r0, r3
    6916:	4b43      	ldr	r3, [pc, #268]	; (6a24 <xQueueSemaphoreTake+0x368>)
    6918:	4798      	blx	r3
    691a:	0003      	movs	r3, r0
    691c:	001a      	movs	r2, r3
    691e:	4b42      	ldr	r3, [pc, #264]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    6920:	881b      	ldrh	r3, [r3, #0]
    6922:	4013      	ands	r3, r2
    6924:	b29b      	uxth	r3, r3
    6926:	2b00      	cmp	r3, #0
    6928:	d029      	beq.n	697e <xQueueSemaphoreTake+0x2c2>
    692a:	69fb      	ldr	r3, [r7, #28]
    692c:	0018      	movs	r0, r3
    692e:	4b3f      	ldr	r3, [pc, #252]	; (6a2c <xQueueSemaphoreTake+0x370>)
    6930:	4798      	blx	r3
    6932:	0003      	movs	r3, r0
    6934:	001a      	movs	r2, r3
    6936:	4b3c      	ldr	r3, [pc, #240]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    6938:	881b      	ldrh	r3, [r3, #0]
    693a:	4013      	ands	r3, r2
    693c:	b29b      	uxth	r3, r3
    693e:	2b00      	cmp	r3, #0
    6940:	d01d      	beq.n	697e <xQueueSemaphoreTake+0x2c2>
    6942:	69fb      	ldr	r3, [r7, #28]
    6944:	0018      	movs	r0, r3
    6946:	4b3a      	ldr	r3, [pc, #232]	; (6a30 <xQueueSemaphoreTake+0x374>)
    6948:	4798      	blx	r3
    694a:	0003      	movs	r3, r0
    694c:	001a      	movs	r2, r3
    694e:	4b39      	ldr	r3, [pc, #228]	; (6a34 <xQueueSemaphoreTake+0x378>)
    6950:	5c9b      	ldrb	r3, [r3, r2]
    6952:	3368      	adds	r3, #104	; 0x68
    6954:	b2db      	uxtb	r3, r3
    6956:	001d      	movs	r5, r3
    6958:	69fb      	ldr	r3, [r7, #28]
    695a:	0018      	movs	r0, r3
    695c:	4b34      	ldr	r3, [pc, #208]	; (6a30 <xQueueSemaphoreTake+0x374>)
    695e:	4798      	blx	r3
    6960:	0003      	movs	r3, r0
    6962:	001a      	movs	r2, r3
    6964:	4b33      	ldr	r3, [pc, #204]	; (6a34 <xQueueSemaphoreTake+0x378>)
    6966:	5c9c      	ldrb	r4, [r3, r2]
    6968:	69fb      	ldr	r3, [r7, #28]
    696a:	0018      	movs	r0, r3
    696c:	4b32      	ldr	r3, [pc, #200]	; (6a38 <xQueueSemaphoreTake+0x37c>)
    696e:	4798      	blx	r3
    6970:	0003      	movs	r3, r0
    6972:	b2db      	uxtb	r3, r3
    6974:	001a      	movs	r2, r3
    6976:	0021      	movs	r1, r4
    6978:	0028      	movs	r0, r5
    697a:	4b30      	ldr	r3, [pc, #192]	; (6a3c <xQueueSemaphoreTake+0x380>)
    697c:	4798      	blx	r3
    697e:	69fb      	ldr	r3, [r7, #28]
    6980:	0018      	movs	r0, r3
    6982:	4b2b      	ldr	r3, [pc, #172]	; (6a30 <xQueueSemaphoreTake+0x374>)
    6984:	4798      	blx	r3
    6986:	0003      	movs	r3, r0
    6988:	001a      	movs	r2, r3
    698a:	4b2a      	ldr	r3, [pc, #168]	; (6a34 <xQueueSemaphoreTake+0x378>)
    698c:	5c9b      	ldrb	r3, [r3, r2]
    698e:	2b02      	cmp	r3, #2
    6990:	d018      	beq.n	69c4 <xQueueSemaphoreTake+0x308>
    6992:	4b23      	ldr	r3, [pc, #140]	; (6a20 <xQueueSemaphoreTake+0x364>)
    6994:	4798      	blx	r3
    6996:	0003      	movs	r3, r0
    6998:	0018      	movs	r0, r3
    699a:	4b22      	ldr	r3, [pc, #136]	; (6a24 <xQueueSemaphoreTake+0x368>)
    699c:	4798      	blx	r3
    699e:	0003      	movs	r3, r0
    69a0:	001a      	movs	r2, r3
    69a2:	4b21      	ldr	r3, [pc, #132]	; (6a28 <xQueueSemaphoreTake+0x36c>)
    69a4:	881b      	ldrh	r3, [r3, #0]
    69a6:	4013      	ands	r3, r2
    69a8:	b29b      	uxth	r3, r3
    69aa:	2b00      	cmp	r3, #0
    69ac:	d00a      	beq.n	69c4 <xQueueSemaphoreTake+0x308>
    69ae:	4b1c      	ldr	r3, [pc, #112]	; (6a20 <xQueueSemaphoreTake+0x364>)
    69b0:	4798      	blx	r3
    69b2:	0003      	movs	r3, r0
    69b4:	0018      	movs	r0, r3
    69b6:	4b22      	ldr	r3, [pc, #136]	; (6a40 <xQueueSemaphoreTake+0x384>)
    69b8:	4798      	blx	r3
    69ba:	0003      	movs	r3, r0
    69bc:	b2db      	uxtb	r3, r3
    69be:	0018      	movs	r0, r3
    69c0:	4b29      	ldr	r3, [pc, #164]	; (6a68 <xQueueSemaphoreTake+0x3ac>)
    69c2:	4798      	blx	r3

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    69c4:	69fb      	ldr	r3, [r7, #28]
    69c6:	681b      	ldr	r3, [r3, #0]
    69c8:	2b00      	cmp	r3, #0
    69ca:	d10a      	bne.n	69e2 <xQueueSemaphoreTake+0x326>
					{
						taskENTER_CRITICAL();
    69cc:	4b13      	ldr	r3, [pc, #76]	; (6a1c <xQueueSemaphoreTake+0x360>)
    69ce:	4798      	blx	r3
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    69d0:	69fb      	ldr	r3, [r7, #28]
    69d2:	685b      	ldr	r3, [r3, #4]
    69d4:	0018      	movs	r0, r3
    69d6:	4b25      	ldr	r3, [pc, #148]	; (6a6c <xQueueSemaphoreTake+0x3b0>)
    69d8:	4798      	blx	r3
    69da:	0003      	movs	r3, r0
    69dc:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
    69de:	4b1d      	ldr	r3, [pc, #116]	; (6a54 <xQueueSemaphoreTake+0x398>)
    69e0:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    69e2:	69fb      	ldr	r3, [r7, #28]
    69e4:	3324      	adds	r3, #36	; 0x24
    69e6:	683a      	ldr	r2, [r7, #0]
    69e8:	0011      	movs	r1, r2
    69ea:	0018      	movs	r0, r3
    69ec:	4b20      	ldr	r3, [pc, #128]	; (6a70 <xQueueSemaphoreTake+0x3b4>)
    69ee:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    69f0:	69fb      	ldr	r3, [r7, #28]
    69f2:	0018      	movs	r0, r3
    69f4:	4b1f      	ldr	r3, [pc, #124]	; (6a74 <xQueueSemaphoreTake+0x3b8>)
    69f6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    69f8:	4b1f      	ldr	r3, [pc, #124]	; (6a78 <xQueueSemaphoreTake+0x3bc>)
    69fa:	4798      	blx	r3
    69fc:	1e03      	subs	r3, r0, #0
    69fe:	d000      	beq.n	6a02 <xQueueSemaphoreTake+0x346>
    6a00:	e680      	b.n	6704 <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
    6a02:	4b13      	ldr	r3, [pc, #76]	; (6a50 <xQueueSemaphoreTake+0x394>)
    6a04:	4798      	blx	r3
    6a06:	e67d      	b.n	6704 <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    6a08:	69fb      	ldr	r3, [r7, #28]
    6a0a:	0018      	movs	r0, r3
    6a0c:	4b19      	ldr	r3, [pc, #100]	; (6a74 <xQueueSemaphoreTake+0x3b8>)
    6a0e:	4798      	blx	r3
				( void ) xTaskResumeAll();
    6a10:	4b19      	ldr	r3, [pc, #100]	; (6a78 <xQueueSemaphoreTake+0x3bc>)
    6a12:	4798      	blx	r3
    6a14:	e676      	b.n	6704 <xQueueSemaphoreTake+0x48>
    6a16:	46c0      	nop			; (mov r8, r8)
    6a18:	0000807d 	.word	0x0000807d
    6a1c:	00005419 	.word	0x00005419
    6a20:	0000372d 	.word	0x0000372d
    6a24:	000035cd 	.word	0x000035cd
    6a28:	20000024 	.word	0x20000024
    6a2c:	0000368d 	.word	0x0000368d
    6a30:	0000358d 	.word	0x0000358d
    6a34:	20000018 	.word	0x20000018
    6a38:	0000366d 	.word	0x0000366d
    6a3c:	00003e15 	.word	0x00003e15
    6a40:	000035ad 	.word	0x000035ad
    6a44:	00004471 	.word	0x00004471
    6a48:	00008549 	.word	0x00008549
    6a4c:	00007ca1 	.word	0x00007ca1
    6a50:	00005401 	.word	0x00005401
    6a54:	0000543d 	.word	0x0000543d
    6a58:	00007d9d 	.word	0x00007d9d
    6a5c:	000076c9 	.word	0x000076c9
    6a60:	00007dc5 	.word	0x00007dc5
    6a64:	00006e05 	.word	0x00006e05
    6a68:	000045ad 	.word	0x000045ad
    6a6c:	000080b5 	.word	0x000080b5
    6a70:	00007b7d 	.word	0x00007b7d
    6a74:	00006d15 	.word	0x00006d15
    6a78:	000076e1 	.word	0x000076e1
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    6a7c:	69fb      	ldr	r3, [r7, #28]
    6a7e:	0018      	movs	r0, r3
    6a80:	4b2d      	ldr	r3, [pc, #180]	; (6b38 <xQueueSemaphoreTake+0x47c>)
    6a82:	4798      	blx	r3
			( void ) xTaskResumeAll();
    6a84:	4b2d      	ldr	r3, [pc, #180]	; (6b3c <xQueueSemaphoreTake+0x480>)
    6a86:	4798      	blx	r3

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6a88:	69fb      	ldr	r3, [r7, #28]
    6a8a:	0018      	movs	r0, r3
    6a8c:	4b2c      	ldr	r3, [pc, #176]	; (6b40 <xQueueSemaphoreTake+0x484>)
    6a8e:	4798      	blx	r3
    6a90:	1e03      	subs	r3, r0, #0
    6a92:	d100      	bne.n	6a96 <xQueueSemaphoreTake+0x3da>
    6a94:	e636      	b.n	6704 <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    6a96:	6a3b      	ldr	r3, [r7, #32]
    6a98:	2b00      	cmp	r3, #0
    6a9a:	d010      	beq.n	6abe <xQueueSemaphoreTake+0x402>
					{
						taskENTER_CRITICAL();
    6a9c:	4b29      	ldr	r3, [pc, #164]	; (6b44 <xQueueSemaphoreTake+0x488>)
    6a9e:	4798      	blx	r3
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    6aa0:	69fb      	ldr	r3, [r7, #28]
    6aa2:	0018      	movs	r0, r3
    6aa4:	4b28      	ldr	r3, [pc, #160]	; (6b48 <xQueueSemaphoreTake+0x48c>)
    6aa6:	4798      	blx	r3
    6aa8:	0003      	movs	r3, r0
    6aaa:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
    6aac:	69fb      	ldr	r3, [r7, #28]
    6aae:	685b      	ldr	r3, [r3, #4]
    6ab0:	697a      	ldr	r2, [r7, #20]
    6ab2:	0011      	movs	r1, r2
    6ab4:	0018      	movs	r0, r3
    6ab6:	4b25      	ldr	r3, [pc, #148]	; (6b4c <xQueueSemaphoreTake+0x490>)
    6ab8:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    6aba:	4b25      	ldr	r3, [pc, #148]	; (6b50 <xQueueSemaphoreTake+0x494>)
    6abc:	4798      	blx	r3
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
    6abe:	4b25      	ldr	r3, [pc, #148]	; (6b54 <xQueueSemaphoreTake+0x498>)
    6ac0:	4798      	blx	r3
    6ac2:	0003      	movs	r3, r0
    6ac4:	0018      	movs	r0, r3
    6ac6:	4b24      	ldr	r3, [pc, #144]	; (6b58 <xQueueSemaphoreTake+0x49c>)
    6ac8:	4798      	blx	r3
    6aca:	0003      	movs	r3, r0
    6acc:	001a      	movs	r2, r3
    6ace:	4b23      	ldr	r3, [pc, #140]	; (6b5c <xQueueSemaphoreTake+0x4a0>)
    6ad0:	881b      	ldrh	r3, [r3, #0]
    6ad2:	4013      	ands	r3, r2
    6ad4:	b29b      	uxth	r3, r3
    6ad6:	2b00      	cmp	r3, #0
    6ad8:	d029      	beq.n	6b2e <xQueueSemaphoreTake+0x472>
    6ada:	69fb      	ldr	r3, [r7, #28]
    6adc:	0018      	movs	r0, r3
    6ade:	4b20      	ldr	r3, [pc, #128]	; (6b60 <xQueueSemaphoreTake+0x4a4>)
    6ae0:	4798      	blx	r3
    6ae2:	0003      	movs	r3, r0
    6ae4:	001a      	movs	r2, r3
    6ae6:	4b1d      	ldr	r3, [pc, #116]	; (6b5c <xQueueSemaphoreTake+0x4a0>)
    6ae8:	881b      	ldrh	r3, [r3, #0]
    6aea:	4013      	ands	r3, r2
    6aec:	b29b      	uxth	r3, r3
    6aee:	2b00      	cmp	r3, #0
    6af0:	d01d      	beq.n	6b2e <xQueueSemaphoreTake+0x472>
    6af2:	69fb      	ldr	r3, [r7, #28]
    6af4:	0018      	movs	r0, r3
    6af6:	4b1b      	ldr	r3, [pc, #108]	; (6b64 <xQueueSemaphoreTake+0x4a8>)
    6af8:	4798      	blx	r3
    6afa:	0003      	movs	r3, r0
    6afc:	001a      	movs	r2, r3
    6afe:	4b1a      	ldr	r3, [pc, #104]	; (6b68 <xQueueSemaphoreTake+0x4ac>)
    6b00:	5c9b      	ldrb	r3, [r3, r2]
    6b02:	3350      	adds	r3, #80	; 0x50
    6b04:	b2db      	uxtb	r3, r3
    6b06:	001d      	movs	r5, r3
    6b08:	69fb      	ldr	r3, [r7, #28]
    6b0a:	0018      	movs	r0, r3
    6b0c:	4b15      	ldr	r3, [pc, #84]	; (6b64 <xQueueSemaphoreTake+0x4a8>)
    6b0e:	4798      	blx	r3
    6b10:	0003      	movs	r3, r0
    6b12:	001a      	movs	r2, r3
    6b14:	4b14      	ldr	r3, [pc, #80]	; (6b68 <xQueueSemaphoreTake+0x4ac>)
    6b16:	5c9c      	ldrb	r4, [r3, r2]
    6b18:	69fb      	ldr	r3, [r7, #28]
    6b1a:	0018      	movs	r0, r3
    6b1c:	4b13      	ldr	r3, [pc, #76]	; (6b6c <xQueueSemaphoreTake+0x4b0>)
    6b1e:	4798      	blx	r3
    6b20:	0003      	movs	r3, r0
    6b22:	b2db      	uxtb	r3, r3
    6b24:	001a      	movs	r2, r3
    6b26:	0021      	movs	r1, r4
    6b28:	0028      	movs	r0, r5
    6b2a:	4b11      	ldr	r3, [pc, #68]	; (6b70 <xQueueSemaphoreTake+0x4b4>)
    6b2c:	4798      	blx	r3
				return errQUEUE_EMPTY;
    6b2e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6b30:	0018      	movs	r0, r3
    6b32:	46bd      	mov	sp, r7
    6b34:	b00a      	add	sp, #40	; 0x28
    6b36:	bdb0      	pop	{r4, r5, r7, pc}
    6b38:	00006d15 	.word	0x00006d15
    6b3c:	000076e1 	.word	0x000076e1
    6b40:	00006e05 	.word	0x00006e05
    6b44:	00005419 	.word	0x00005419
    6b48:	00006bb7 	.word	0x00006bb7
    6b4c:	000083ad 	.word	0x000083ad
    6b50:	0000543d 	.word	0x0000543d
    6b54:	0000372d 	.word	0x0000372d
    6b58:	000035cd 	.word	0x000035cd
    6b5c:	20000024 	.word	0x20000024
    6b60:	0000368d 	.word	0x0000368d
    6b64:	0000358d 	.word	0x0000358d
    6b68:	20000018 	.word	0x20000018
    6b6c:	0000366d 	.word	0x0000366d
    6b70:	00003e15 	.word	0x00003e15

00006b74 <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
    6b74:	b580      	push	{r7, lr}
    6b76:	b082      	sub	sp, #8
    6b78:	af00      	add	r7, sp, #0
    6b7a:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
    6b7c:	687b      	ldr	r3, [r7, #4]
    6b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	}
    6b80:	0018      	movs	r0, r3
    6b82:	46bd      	mov	sp, r7
    6b84:	b002      	add	sp, #8
    6b86:	bd80      	pop	{r7, pc}

00006b88 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
    6b88:	b580      	push	{r7, lr}
    6b8a:	b082      	sub	sp, #8
    6b8c:	af00      	add	r7, sp, #0
    6b8e:	6078      	str	r0, [r7, #4]
    6b90:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
    6b92:	687b      	ldr	r3, [r7, #4]
    6b94:	683a      	ldr	r2, [r7, #0]
    6b96:	64da      	str	r2, [r3, #76]	; 0x4c
	}
    6b98:	46c0      	nop			; (mov r8, r8)
    6b9a:	46bd      	mov	sp, r7
    6b9c:	b002      	add	sp, #8
    6b9e:	bd80      	pop	{r7, pc}

00006ba0 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
    6ba0:	b580      	push	{r7, lr}
    6ba2:	b082      	sub	sp, #8
    6ba4:	af00      	add	r7, sp, #0
    6ba6:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
    6ba8:	687b      	ldr	r3, [r7, #4]
    6baa:	2250      	movs	r2, #80	; 0x50
    6bac:	5c9b      	ldrb	r3, [r3, r2]
	}
    6bae:	0018      	movs	r0, r3
    6bb0:	46bd      	mov	sp, r7
    6bb2:	b002      	add	sp, #8
    6bb4:	bd80      	pop	{r7, pc}

00006bb6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
    6bb6:	b580      	push	{r7, lr}
    6bb8:	b084      	sub	sp, #16
    6bba:	af00      	add	r7, sp, #0
    6bbc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
    6bbe:	687b      	ldr	r3, [r7, #4]
    6bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6bc2:	2b00      	cmp	r3, #0
    6bc4:	d006      	beq.n	6bd4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
    6bc6:	687b      	ldr	r3, [r7, #4]
    6bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6bca:	681b      	ldr	r3, [r3, #0]
    6bcc:	2205      	movs	r2, #5
    6bce:	1ad3      	subs	r3, r2, r3
    6bd0:	60fb      	str	r3, [r7, #12]
    6bd2:	e001      	b.n	6bd8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    6bd4:	2300      	movs	r3, #0
    6bd6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
    6bd8:	68fb      	ldr	r3, [r7, #12]
	}
    6bda:	0018      	movs	r0, r3
    6bdc:	46bd      	mov	sp, r7
    6bde:	b004      	add	sp, #16
    6be0:	bd80      	pop	{r7, pc}
	...

00006be4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    6be4:	b580      	push	{r7, lr}
    6be6:	b086      	sub	sp, #24
    6be8:	af00      	add	r7, sp, #0
    6bea:	60f8      	str	r0, [r7, #12]
    6bec:	60b9      	str	r1, [r7, #8]
    6bee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    6bf0:	2300      	movs	r3, #0
    6bf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    6bf4:	68fb      	ldr	r3, [r7, #12]
    6bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6bf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    6bfa:	68fb      	ldr	r3, [r7, #12]
    6bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6bfe:	2b00      	cmp	r3, #0
    6c00:	d10e      	bne.n	6c20 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    6c02:	68fb      	ldr	r3, [r7, #12]
    6c04:	681b      	ldr	r3, [r3, #0]
    6c06:	2b00      	cmp	r3, #0
    6c08:	d14e      	bne.n	6ca8 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    6c0a:	68fb      	ldr	r3, [r7, #12]
    6c0c:	685b      	ldr	r3, [r3, #4]
    6c0e:	0018      	movs	r0, r3
    6c10:	4b2a      	ldr	r3, [pc, #168]	; (6cbc <prvCopyDataToQueue+0xd8>)
    6c12:	4798      	blx	r3
    6c14:	0003      	movs	r3, r0
    6c16:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    6c18:	68fb      	ldr	r3, [r7, #12]
    6c1a:	2200      	movs	r2, #0
    6c1c:	605a      	str	r2, [r3, #4]
    6c1e:	e043      	b.n	6ca8 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    6c20:	687b      	ldr	r3, [r7, #4]
    6c22:	2b00      	cmp	r3, #0
    6c24:	d119      	bne.n	6c5a <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    6c26:	68fb      	ldr	r3, [r7, #12]
    6c28:	6898      	ldr	r0, [r3, #8]
    6c2a:	68fb      	ldr	r3, [r7, #12]
    6c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6c2e:	68bb      	ldr	r3, [r7, #8]
    6c30:	0019      	movs	r1, r3
    6c32:	4b23      	ldr	r3, [pc, #140]	; (6cc0 <prvCopyDataToQueue+0xdc>)
    6c34:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    6c36:	68fb      	ldr	r3, [r7, #12]
    6c38:	689a      	ldr	r2, [r3, #8]
    6c3a:	68fb      	ldr	r3, [r7, #12]
    6c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6c3e:	18d2      	adds	r2, r2, r3
    6c40:	68fb      	ldr	r3, [r7, #12]
    6c42:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    6c44:	68fb      	ldr	r3, [r7, #12]
    6c46:	689a      	ldr	r2, [r3, #8]
    6c48:	68fb      	ldr	r3, [r7, #12]
    6c4a:	685b      	ldr	r3, [r3, #4]
    6c4c:	429a      	cmp	r2, r3
    6c4e:	d32b      	bcc.n	6ca8 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    6c50:	68fb      	ldr	r3, [r7, #12]
    6c52:	681a      	ldr	r2, [r3, #0]
    6c54:	68fb      	ldr	r3, [r7, #12]
    6c56:	609a      	str	r2, [r3, #8]
    6c58:	e026      	b.n	6ca8 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6c5a:	68fb      	ldr	r3, [r7, #12]
    6c5c:	68d8      	ldr	r0, [r3, #12]
    6c5e:	68fb      	ldr	r3, [r7, #12]
    6c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6c62:	68bb      	ldr	r3, [r7, #8]
    6c64:	0019      	movs	r1, r3
    6c66:	4b16      	ldr	r3, [pc, #88]	; (6cc0 <prvCopyDataToQueue+0xdc>)
    6c68:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    6c6a:	68fb      	ldr	r3, [r7, #12]
    6c6c:	68da      	ldr	r2, [r3, #12]
    6c6e:	68fb      	ldr	r3, [r7, #12]
    6c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6c72:	425b      	negs	r3, r3
    6c74:	18d2      	adds	r2, r2, r3
    6c76:	68fb      	ldr	r3, [r7, #12]
    6c78:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    6c7a:	68fb      	ldr	r3, [r7, #12]
    6c7c:	68da      	ldr	r2, [r3, #12]
    6c7e:	68fb      	ldr	r3, [r7, #12]
    6c80:	681b      	ldr	r3, [r3, #0]
    6c82:	429a      	cmp	r2, r3
    6c84:	d207      	bcs.n	6c96 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    6c86:	68fb      	ldr	r3, [r7, #12]
    6c88:	685a      	ldr	r2, [r3, #4]
    6c8a:	68fb      	ldr	r3, [r7, #12]
    6c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6c8e:	425b      	negs	r3, r3
    6c90:	18d2      	adds	r2, r2, r3
    6c92:	68fb      	ldr	r3, [r7, #12]
    6c94:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    6c96:	687b      	ldr	r3, [r7, #4]
    6c98:	2b02      	cmp	r3, #2
    6c9a:	d105      	bne.n	6ca8 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6c9c:	693b      	ldr	r3, [r7, #16]
    6c9e:	2b00      	cmp	r3, #0
    6ca0:	d002      	beq.n	6ca8 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    6ca2:	693b      	ldr	r3, [r7, #16]
    6ca4:	3b01      	subs	r3, #1
    6ca6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    6ca8:	693b      	ldr	r3, [r7, #16]
    6caa:	1c5a      	adds	r2, r3, #1
    6cac:	68fb      	ldr	r3, [r7, #12]
    6cae:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    6cb0:	697b      	ldr	r3, [r7, #20]
}
    6cb2:	0018      	movs	r0, r3
    6cb4:	46bd      	mov	sp, r7
    6cb6:	b006      	add	sp, #24
    6cb8:	bd80      	pop	{r7, pc}
    6cba:	46c0      	nop			; (mov r8, r8)
    6cbc:	00008245 	.word	0x00008245
    6cc0:	0000dda5 	.word	0x0000dda5

00006cc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    6cc4:	b580      	push	{r7, lr}
    6cc6:	b082      	sub	sp, #8
    6cc8:	af00      	add	r7, sp, #0
    6cca:	6078      	str	r0, [r7, #4]
    6ccc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    6cce:	687b      	ldr	r3, [r7, #4]
    6cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6cd2:	2b00      	cmp	r3, #0
    6cd4:	d018      	beq.n	6d08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    6cd6:	687b      	ldr	r3, [r7, #4]
    6cd8:	68da      	ldr	r2, [r3, #12]
    6cda:	687b      	ldr	r3, [r7, #4]
    6cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6cde:	18d2      	adds	r2, r2, r3
    6ce0:	687b      	ldr	r3, [r7, #4]
    6ce2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    6ce4:	687b      	ldr	r3, [r7, #4]
    6ce6:	68da      	ldr	r2, [r3, #12]
    6ce8:	687b      	ldr	r3, [r7, #4]
    6cea:	685b      	ldr	r3, [r3, #4]
    6cec:	429a      	cmp	r2, r3
    6cee:	d303      	bcc.n	6cf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    6cf0:	687b      	ldr	r3, [r7, #4]
    6cf2:	681a      	ldr	r2, [r3, #0]
    6cf4:	687b      	ldr	r3, [r7, #4]
    6cf6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    6cf8:	687b      	ldr	r3, [r7, #4]
    6cfa:	68d9      	ldr	r1, [r3, #12]
    6cfc:	687b      	ldr	r3, [r7, #4]
    6cfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6d00:	683b      	ldr	r3, [r7, #0]
    6d02:	0018      	movs	r0, r3
    6d04:	4b02      	ldr	r3, [pc, #8]	; (6d10 <prvCopyDataFromQueue+0x4c>)
    6d06:	4798      	blx	r3
	}
}
    6d08:	46c0      	nop			; (mov r8, r8)
    6d0a:	46bd      	mov	sp, r7
    6d0c:	b002      	add	sp, #8
    6d0e:	bd80      	pop	{r7, pc}
    6d10:	0000dda5 	.word	0x0000dda5

00006d14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    6d14:	b580      	push	{r7, lr}
    6d16:	b084      	sub	sp, #16
    6d18:	af00      	add	r7, sp, #0
    6d1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    6d1c:	4b34      	ldr	r3, [pc, #208]	; (6df0 <prvUnlockQueue+0xdc>)
    6d1e:	4798      	blx	r3
	{
		int8_t cTxLock = pxQueue->cTxLock;
    6d20:	230f      	movs	r3, #15
    6d22:	18fb      	adds	r3, r7, r3
    6d24:	687a      	ldr	r2, [r7, #4]
    6d26:	2145      	movs	r1, #69	; 0x45
    6d28:	5c52      	ldrb	r2, [r2, r1]
    6d2a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    6d2c:	e022      	b.n	6d74 <prvUnlockQueue+0x60>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    6d2e:	687b      	ldr	r3, [r7, #4]
    6d30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6d32:	2b00      	cmp	r3, #0
    6d34:	d009      	beq.n	6d4a <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    6d36:	687b      	ldr	r3, [r7, #4]
    6d38:	2100      	movs	r1, #0
    6d3a:	0018      	movs	r0, r3
    6d3c:	4b2d      	ldr	r3, [pc, #180]	; (6df4 <prvUnlockQueue+0xe0>)
    6d3e:	4798      	blx	r3
    6d40:	1e03      	subs	r3, r0, #0
    6d42:	d00f      	beq.n	6d64 <prvUnlockQueue+0x50>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    6d44:	4b2c      	ldr	r3, [pc, #176]	; (6df8 <prvUnlockQueue+0xe4>)
    6d46:	4798      	blx	r3
    6d48:	e00c      	b.n	6d64 <prvUnlockQueue+0x50>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6d4a:	687b      	ldr	r3, [r7, #4]
    6d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6d4e:	2b00      	cmp	r3, #0
    6d50:	d017      	beq.n	6d82 <prvUnlockQueue+0x6e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    6d52:	687b      	ldr	r3, [r7, #4]
    6d54:	3324      	adds	r3, #36	; 0x24
    6d56:	0018      	movs	r0, r3
    6d58:	4b28      	ldr	r3, [pc, #160]	; (6dfc <prvUnlockQueue+0xe8>)
    6d5a:	4798      	blx	r3
    6d5c:	1e03      	subs	r3, r0, #0
    6d5e:	d001      	beq.n	6d64 <prvUnlockQueue+0x50>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    6d60:	4b25      	ldr	r3, [pc, #148]	; (6df8 <prvUnlockQueue+0xe4>)
    6d62:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    6d64:	230f      	movs	r3, #15
    6d66:	18fb      	adds	r3, r7, r3
    6d68:	781b      	ldrb	r3, [r3, #0]
    6d6a:	3b01      	subs	r3, #1
    6d6c:	b2da      	uxtb	r2, r3
    6d6e:	230f      	movs	r3, #15
    6d70:	18fb      	adds	r3, r7, r3
    6d72:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
    6d74:	230f      	movs	r3, #15
    6d76:	18fb      	adds	r3, r7, r3
    6d78:	781b      	ldrb	r3, [r3, #0]
    6d7a:	b25b      	sxtb	r3, r3
    6d7c:	2b00      	cmp	r3, #0
    6d7e:	dcd6      	bgt.n	6d2e <prvUnlockQueue+0x1a>
    6d80:	e000      	b.n	6d84 <prvUnlockQueue+0x70>
						break;
    6d82:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
    6d84:	687b      	ldr	r3, [r7, #4]
    6d86:	2245      	movs	r2, #69	; 0x45
    6d88:	21ff      	movs	r1, #255	; 0xff
    6d8a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    6d8c:	4b1c      	ldr	r3, [pc, #112]	; (6e00 <prvUnlockQueue+0xec>)
    6d8e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    6d90:	4b17      	ldr	r3, [pc, #92]	; (6df0 <prvUnlockQueue+0xdc>)
    6d92:	4798      	blx	r3
	{
		int8_t cRxLock = pxQueue->cRxLock;
    6d94:	230e      	movs	r3, #14
    6d96:	18fb      	adds	r3, r7, r3
    6d98:	687a      	ldr	r2, [r7, #4]
    6d9a:	2144      	movs	r1, #68	; 0x44
    6d9c:	5c52      	ldrb	r2, [r2, r1]
    6d9e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    6da0:	e014      	b.n	6dcc <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6da2:	687b      	ldr	r3, [r7, #4]
    6da4:	691b      	ldr	r3, [r3, #16]
    6da6:	2b00      	cmp	r3, #0
    6da8:	d017      	beq.n	6dda <prvUnlockQueue+0xc6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6daa:	687b      	ldr	r3, [r7, #4]
    6dac:	3310      	adds	r3, #16
    6dae:	0018      	movs	r0, r3
    6db0:	4b12      	ldr	r3, [pc, #72]	; (6dfc <prvUnlockQueue+0xe8>)
    6db2:	4798      	blx	r3
    6db4:	1e03      	subs	r3, r0, #0
    6db6:	d001      	beq.n	6dbc <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    6db8:	4b0f      	ldr	r3, [pc, #60]	; (6df8 <prvUnlockQueue+0xe4>)
    6dba:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    6dbc:	230e      	movs	r3, #14
    6dbe:	18fb      	adds	r3, r7, r3
    6dc0:	781b      	ldrb	r3, [r3, #0]
    6dc2:	3b01      	subs	r3, #1
    6dc4:	b2da      	uxtb	r2, r3
    6dc6:	230e      	movs	r3, #14
    6dc8:	18fb      	adds	r3, r7, r3
    6dca:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
    6dcc:	230e      	movs	r3, #14
    6dce:	18fb      	adds	r3, r7, r3
    6dd0:	781b      	ldrb	r3, [r3, #0]
    6dd2:	b25b      	sxtb	r3, r3
    6dd4:	2b00      	cmp	r3, #0
    6dd6:	dce4      	bgt.n	6da2 <prvUnlockQueue+0x8e>
    6dd8:	e000      	b.n	6ddc <prvUnlockQueue+0xc8>
			}
			else
			{
				break;
    6dda:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    6ddc:	687b      	ldr	r3, [r7, #4]
    6dde:	2244      	movs	r2, #68	; 0x44
    6de0:	21ff      	movs	r1, #255	; 0xff
    6de2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    6de4:	4b06      	ldr	r3, [pc, #24]	; (6e00 <prvUnlockQueue+0xec>)
    6de6:	4798      	blx	r3
}
    6de8:	46c0      	nop			; (mov r8, r8)
    6dea:	46bd      	mov	sp, r7
    6dec:	b004      	add	sp, #16
    6dee:	bd80      	pop	{r7, pc}
    6df0:	00005419 	.word	0x00005419
    6df4:	00006ee9 	.word	0x00006ee9
    6df8:	00007e71 	.word	0x00007e71
    6dfc:	00007ca1 	.word	0x00007ca1
    6e00:	0000543d 	.word	0x0000543d

00006e04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    6e04:	b580      	push	{r7, lr}
    6e06:	b084      	sub	sp, #16
    6e08:	af00      	add	r7, sp, #0
    6e0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    6e0c:	4b08      	ldr	r3, [pc, #32]	; (6e30 <prvIsQueueEmpty+0x2c>)
    6e0e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    6e10:	687b      	ldr	r3, [r7, #4]
    6e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6e14:	2b00      	cmp	r3, #0
    6e16:	d102      	bne.n	6e1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    6e18:	2301      	movs	r3, #1
    6e1a:	60fb      	str	r3, [r7, #12]
    6e1c:	e001      	b.n	6e22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    6e1e:	2300      	movs	r3, #0
    6e20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6e22:	4b04      	ldr	r3, [pc, #16]	; (6e34 <prvIsQueueEmpty+0x30>)
    6e24:	4798      	blx	r3

	return xReturn;
    6e26:	68fb      	ldr	r3, [r7, #12]
}
    6e28:	0018      	movs	r0, r3
    6e2a:	46bd      	mov	sp, r7
    6e2c:	b004      	add	sp, #16
    6e2e:	bd80      	pop	{r7, pc}
    6e30:	00005419 	.word	0x00005419
    6e34:	0000543d 	.word	0x0000543d

00006e38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    6e38:	b580      	push	{r7, lr}
    6e3a:	b084      	sub	sp, #16
    6e3c:	af00      	add	r7, sp, #0
    6e3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    6e40:	4b09      	ldr	r3, [pc, #36]	; (6e68 <prvIsQueueFull+0x30>)
    6e42:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    6e44:	687b      	ldr	r3, [r7, #4]
    6e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6e48:	687b      	ldr	r3, [r7, #4]
    6e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6e4c:	429a      	cmp	r2, r3
    6e4e:	d102      	bne.n	6e56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    6e50:	2301      	movs	r3, #1
    6e52:	60fb      	str	r3, [r7, #12]
    6e54:	e001      	b.n	6e5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    6e56:	2300      	movs	r3, #0
    6e58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6e5a:	4b04      	ldr	r3, [pc, #16]	; (6e6c <prvIsQueueFull+0x34>)
    6e5c:	4798      	blx	r3

	return xReturn;
    6e5e:	68fb      	ldr	r3, [r7, #12]
}
    6e60:	0018      	movs	r0, r3
    6e62:	46bd      	mov	sp, r7
    6e64:	b004      	add	sp, #16
    6e66:	bd80      	pop	{r7, pc}
    6e68:	00005419 	.word	0x00005419
    6e6c:	0000543d 	.word	0x0000543d

00006e70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    6e70:	b580      	push	{r7, lr}
    6e72:	b086      	sub	sp, #24
    6e74:	af00      	add	r7, sp, #0
    6e76:	60f8      	str	r0, [r7, #12]
    6e78:	60b9      	str	r1, [r7, #8]
    6e7a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6e7c:	68fb      	ldr	r3, [r7, #12]
    6e7e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    6e80:	4b15      	ldr	r3, [pc, #84]	; (6ed8 <vQueueWaitForMessageRestricted+0x68>)
    6e82:	4798      	blx	r3
    6e84:	697b      	ldr	r3, [r7, #20]
    6e86:	2244      	movs	r2, #68	; 0x44
    6e88:	5c9b      	ldrb	r3, [r3, r2]
    6e8a:	b25b      	sxtb	r3, r3
    6e8c:	3301      	adds	r3, #1
    6e8e:	d103      	bne.n	6e98 <vQueueWaitForMessageRestricted+0x28>
    6e90:	697b      	ldr	r3, [r7, #20]
    6e92:	2244      	movs	r2, #68	; 0x44
    6e94:	2100      	movs	r1, #0
    6e96:	5499      	strb	r1, [r3, r2]
    6e98:	697b      	ldr	r3, [r7, #20]
    6e9a:	2245      	movs	r2, #69	; 0x45
    6e9c:	5c9b      	ldrb	r3, [r3, r2]
    6e9e:	b25b      	sxtb	r3, r3
    6ea0:	3301      	adds	r3, #1
    6ea2:	d103      	bne.n	6eac <vQueueWaitForMessageRestricted+0x3c>
    6ea4:	697b      	ldr	r3, [r7, #20]
    6ea6:	2245      	movs	r2, #69	; 0x45
    6ea8:	2100      	movs	r1, #0
    6eaa:	5499      	strb	r1, [r3, r2]
    6eac:	4b0b      	ldr	r3, [pc, #44]	; (6edc <vQueueWaitForMessageRestricted+0x6c>)
    6eae:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    6eb0:	697b      	ldr	r3, [r7, #20]
    6eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6eb4:	2b00      	cmp	r3, #0
    6eb6:	d106      	bne.n	6ec6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    6eb8:	697b      	ldr	r3, [r7, #20]
    6eba:	3324      	adds	r3, #36	; 0x24
    6ebc:	687a      	ldr	r2, [r7, #4]
    6ebe:	68b9      	ldr	r1, [r7, #8]
    6ec0:	0018      	movs	r0, r3
    6ec2:	4b07      	ldr	r3, [pc, #28]	; (6ee0 <vQueueWaitForMessageRestricted+0x70>)
    6ec4:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    6ec6:	697b      	ldr	r3, [r7, #20]
    6ec8:	0018      	movs	r0, r3
    6eca:	4b06      	ldr	r3, [pc, #24]	; (6ee4 <vQueueWaitForMessageRestricted+0x74>)
    6ecc:	4798      	blx	r3
	}
    6ece:	46c0      	nop			; (mov r8, r8)
    6ed0:	46bd      	mov	sp, r7
    6ed2:	b006      	add	sp, #24
    6ed4:	bd80      	pop	{r7, pc}
    6ed6:	46c0      	nop			; (mov r8, r8)
    6ed8:	00005419 	.word	0x00005419
    6edc:	0000543d 	.word	0x0000543d
    6ee0:	00007bc1 	.word	0x00007bc1
    6ee4:	00006d15 	.word	0x00006d15

00006ee8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    6ee8:	b5b0      	push	{r4, r5, r7, lr}
    6eea:	b086      	sub	sp, #24
    6eec:	af00      	add	r7, sp, #0
    6eee:	6078      	str	r0, [r7, #4]
    6ef0:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    6ef2:	687b      	ldr	r3, [r7, #4]
    6ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6ef6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
    6ef8:	2300      	movs	r3, #0
    6efa:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    6efc:	693b      	ldr	r3, [r7, #16]
    6efe:	2b00      	cmp	r3, #0
    6f00:	d101      	bne.n	6f06 <prvNotifyQueueSetContainer+0x1e>
    6f02:	b672      	cpsid	i
    6f04:	e7fe      	b.n	6f04 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    6f06:	693b      	ldr	r3, [r7, #16]
    6f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6f0a:	693b      	ldr	r3, [r7, #16]
    6f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6f0e:	429a      	cmp	r2, r3
    6f10:	d301      	bcc.n	6f16 <prvNotifyQueueSetContainer+0x2e>
    6f12:	b672      	cpsid	i
    6f14:	e7fe      	b.n	6f14 <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    6f16:	693b      	ldr	r3, [r7, #16]
    6f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6f1a:	693b      	ldr	r3, [r7, #16]
    6f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6f1e:	429a      	cmp	r2, r3
    6f20:	d300      	bcc.n	6f24 <prvNotifyQueueSetContainer+0x3c>
    6f22:	e08b      	b.n	703c <prvNotifyQueueSetContainer+0x154>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    6f24:	230f      	movs	r3, #15
    6f26:	18fb      	adds	r3, r7, r3
    6f28:	693a      	ldr	r2, [r7, #16]
    6f2a:	2145      	movs	r1, #69	; 0x45
    6f2c:	5c52      	ldrb	r2, [r2, r1]
    6f2e:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND( pxQueueSetContainer );
    6f30:	4b45      	ldr	r3, [pc, #276]	; (7048 <prvNotifyQueueSetContainer+0x160>)
    6f32:	4798      	blx	r3
    6f34:	0003      	movs	r3, r0
    6f36:	0018      	movs	r0, r3
    6f38:	4b44      	ldr	r3, [pc, #272]	; (704c <prvNotifyQueueSetContainer+0x164>)
    6f3a:	4798      	blx	r3
    6f3c:	0003      	movs	r3, r0
    6f3e:	001a      	movs	r2, r3
    6f40:	4b43      	ldr	r3, [pc, #268]	; (7050 <prvNotifyQueueSetContainer+0x168>)
    6f42:	881b      	ldrh	r3, [r3, #0]
    6f44:	4013      	ands	r3, r2
    6f46:	b29b      	uxth	r3, r3
    6f48:	2b00      	cmp	r3, #0
    6f4a:	d02e      	beq.n	6faa <prvNotifyQueueSetContainer+0xc2>
    6f4c:	693b      	ldr	r3, [r7, #16]
    6f4e:	0018      	movs	r0, r3
    6f50:	4b40      	ldr	r3, [pc, #256]	; (7054 <prvNotifyQueueSetContainer+0x16c>)
    6f52:	4798      	blx	r3
    6f54:	0003      	movs	r3, r0
    6f56:	001a      	movs	r2, r3
    6f58:	4b3d      	ldr	r3, [pc, #244]	; (7050 <prvNotifyQueueSetContainer+0x168>)
    6f5a:	881b      	ldrh	r3, [r3, #0]
    6f5c:	4013      	ands	r3, r2
    6f5e:	b29b      	uxth	r3, r3
    6f60:	2b00      	cmp	r3, #0
    6f62:	d022      	beq.n	6faa <prvNotifyQueueSetContainer+0xc2>
    6f64:	683b      	ldr	r3, [r7, #0]
    6f66:	2b00      	cmp	r3, #0
    6f68:	d10b      	bne.n	6f82 <prvNotifyQueueSetContainer+0x9a>
    6f6a:	693b      	ldr	r3, [r7, #16]
    6f6c:	0018      	movs	r0, r3
    6f6e:	4b3a      	ldr	r3, [pc, #232]	; (7058 <prvNotifyQueueSetContainer+0x170>)
    6f70:	4798      	blx	r3
    6f72:	0003      	movs	r3, r0
    6f74:	001a      	movs	r2, r3
    6f76:	4b39      	ldr	r3, [pc, #228]	; (705c <prvNotifyQueueSetContainer+0x174>)
    6f78:	5c9b      	ldrb	r3, [r3, r2]
    6f7a:	3320      	adds	r3, #32
    6f7c:	b2db      	uxtb	r3, r3
    6f7e:	001d      	movs	r5, r3
    6f80:	e000      	b.n	6f84 <prvNotifyQueueSetContainer+0x9c>
    6f82:	2525      	movs	r5, #37	; 0x25
    6f84:	693b      	ldr	r3, [r7, #16]
    6f86:	0018      	movs	r0, r3
    6f88:	4b33      	ldr	r3, [pc, #204]	; (7058 <prvNotifyQueueSetContainer+0x170>)
    6f8a:	4798      	blx	r3
    6f8c:	0003      	movs	r3, r0
    6f8e:	001a      	movs	r2, r3
    6f90:	4b32      	ldr	r3, [pc, #200]	; (705c <prvNotifyQueueSetContainer+0x174>)
    6f92:	5c9c      	ldrb	r4, [r3, r2]
    6f94:	693b      	ldr	r3, [r7, #16]
    6f96:	0018      	movs	r0, r3
    6f98:	4b31      	ldr	r3, [pc, #196]	; (7060 <prvNotifyQueueSetContainer+0x178>)
    6f9a:	4798      	blx	r3
    6f9c:	0003      	movs	r3, r0
    6f9e:	b2db      	uxtb	r3, r3
    6fa0:	001a      	movs	r2, r3
    6fa2:	0021      	movs	r1, r4
    6fa4:	0028      	movs	r0, r5
    6fa6:	4b2f      	ldr	r3, [pc, #188]	; (7064 <prvNotifyQueueSetContainer+0x17c>)
    6fa8:	4798      	blx	r3
    6faa:	693b      	ldr	r3, [r7, #16]
    6fac:	0018      	movs	r0, r3
    6fae:	4b2a      	ldr	r3, [pc, #168]	; (7058 <prvNotifyQueueSetContainer+0x170>)
    6fb0:	4798      	blx	r3
    6fb2:	0003      	movs	r3, r0
    6fb4:	001a      	movs	r2, r3
    6fb6:	4b29      	ldr	r3, [pc, #164]	; (705c <prvNotifyQueueSetContainer+0x174>)
    6fb8:	5c9c      	ldrb	r4, [r3, r2]
    6fba:	693b      	ldr	r3, [r7, #16]
    6fbc:	0018      	movs	r0, r3
    6fbe:	4b28      	ldr	r3, [pc, #160]	; (7060 <prvNotifyQueueSetContainer+0x178>)
    6fc0:	4798      	blx	r3
    6fc2:	0003      	movs	r3, r0
    6fc4:	b2dd      	uxtb	r5, r3
    6fc6:	693b      	ldr	r3, [r7, #16]
    6fc8:	0018      	movs	r0, r3
    6fca:	4b23      	ldr	r3, [pc, #140]	; (7058 <prvNotifyQueueSetContainer+0x170>)
    6fcc:	4798      	blx	r3
    6fce:	0003      	movs	r3, r0
    6fd0:	001a      	movs	r2, r3
    6fd2:	4b22      	ldr	r3, [pc, #136]	; (705c <prvNotifyQueueSetContainer+0x174>)
    6fd4:	5c9b      	ldrb	r3, [r3, r2]
    6fd6:	2b02      	cmp	r3, #2
    6fd8:	d005      	beq.n	6fe6 <prvNotifyQueueSetContainer+0xfe>
    6fda:	693b      	ldr	r3, [r7, #16]
    6fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6fde:	b2db      	uxtb	r3, r3
    6fe0:	3301      	adds	r3, #1
    6fe2:	b2db      	uxtb	r3, r3
    6fe4:	e000      	b.n	6fe8 <prvNotifyQueueSetContainer+0x100>
    6fe6:	2300      	movs	r3, #0
    6fe8:	001a      	movs	r2, r3
    6fea:	0029      	movs	r1, r5
    6fec:	0020      	movs	r0, r4
    6fee:	4b1e      	ldr	r3, [pc, #120]	; (7068 <prvNotifyQueueSetContainer+0x180>)
    6ff0:	4798      	blx	r3

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    6ff2:	683a      	ldr	r2, [r7, #0]
    6ff4:	1d39      	adds	r1, r7, #4
    6ff6:	693b      	ldr	r3, [r7, #16]
    6ff8:	0018      	movs	r0, r3
    6ffa:	4b1c      	ldr	r3, [pc, #112]	; (706c <prvNotifyQueueSetContainer+0x184>)
    6ffc:	4798      	blx	r3
    6ffe:	0003      	movs	r3, r0
    7000:	617b      	str	r3, [r7, #20]

			if( cTxLock == queueUNLOCKED )
    7002:	230f      	movs	r3, #15
    7004:	18fb      	adds	r3, r7, r3
    7006:	781b      	ldrb	r3, [r3, #0]
    7008:	b25b      	sxtb	r3, r3
    700a:	3301      	adds	r3, #1
    700c:	d10d      	bne.n	702a <prvNotifyQueueSetContainer+0x142>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    700e:	693b      	ldr	r3, [r7, #16]
    7010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7012:	2b00      	cmp	r3, #0
    7014:	d012      	beq.n	703c <prvNotifyQueueSetContainer+0x154>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    7016:	693b      	ldr	r3, [r7, #16]
    7018:	3324      	adds	r3, #36	; 0x24
    701a:	0018      	movs	r0, r3
    701c:	4b14      	ldr	r3, [pc, #80]	; (7070 <prvNotifyQueueSetContainer+0x188>)
    701e:	4798      	blx	r3
    7020:	1e03      	subs	r3, r0, #0
    7022:	d00b      	beq.n	703c <prvNotifyQueueSetContainer+0x154>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
    7024:	2301      	movs	r3, #1
    7026:	617b      	str	r3, [r7, #20]
    7028:	e008      	b.n	703c <prvNotifyQueueSetContainer+0x154>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    702a:	230f      	movs	r3, #15
    702c:	18fb      	adds	r3, r7, r3
    702e:	781b      	ldrb	r3, [r3, #0]
    7030:	3301      	adds	r3, #1
    7032:	b2db      	uxtb	r3, r3
    7034:	b259      	sxtb	r1, r3
    7036:	693b      	ldr	r3, [r7, #16]
    7038:	2245      	movs	r2, #69	; 0x45
    703a:	5499      	strb	r1, [r3, r2]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    703c:	697b      	ldr	r3, [r7, #20]
	}
    703e:	0018      	movs	r0, r3
    7040:	46bd      	mov	sp, r7
    7042:	b006      	add	sp, #24
    7044:	bdb0      	pop	{r4, r5, r7, pc}
    7046:	46c0      	nop			; (mov r8, r8)
    7048:	0000372d 	.word	0x0000372d
    704c:	000035cd 	.word	0x000035cd
    7050:	20000024 	.word	0x20000024
    7054:	0000368d 	.word	0x0000368d
    7058:	0000358d 	.word	0x0000358d
    705c:	20000018 	.word	0x20000018
    7060:	0000366d 	.word	0x0000366d
    7064:	00003e15 	.word	0x00003e15
    7068:	00004471 	.word	0x00004471
    706c:	00006be5 	.word	0x00006be5
    7070:	00007ca1 	.word	0x00007ca1

00007074 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
    7074:	b590      	push	{r4, r7, lr}
    7076:	b08d      	sub	sp, #52	; 0x34
    7078:	af04      	add	r7, sp, #16
    707a:	60f8      	str	r0, [r7, #12]
    707c:	60b9      	str	r1, [r7, #8]
    707e:	603b      	str	r3, [r7, #0]
    7080:	1dbb      	adds	r3, r7, #6
    7082:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7084:	1dbb      	adds	r3, r7, #6
    7086:	881b      	ldrh	r3, [r3, #0]
    7088:	009b      	lsls	r3, r3, #2
    708a:	0018      	movs	r0, r3
    708c:	4b1d      	ldr	r3, [pc, #116]	; (7104 <xTaskCreate+0x90>)
    708e:	4798      	blx	r3
    7090:	0003      	movs	r3, r0
    7092:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
    7094:	697b      	ldr	r3, [r7, #20]
    7096:	2b00      	cmp	r3, #0
    7098:	d010      	beq.n	70bc <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    709a:	2054      	movs	r0, #84	; 0x54
    709c:	4b19      	ldr	r3, [pc, #100]	; (7104 <xTaskCreate+0x90>)
    709e:	4798      	blx	r3
    70a0:	0003      	movs	r3, r0
    70a2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
    70a4:	69fb      	ldr	r3, [r7, #28]
    70a6:	2b00      	cmp	r3, #0
    70a8:	d003      	beq.n	70b2 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    70aa:	69fb      	ldr	r3, [r7, #28]
    70ac:	697a      	ldr	r2, [r7, #20]
    70ae:	631a      	str	r2, [r3, #48]	; 0x30
    70b0:	e006      	b.n	70c0 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    70b2:	697b      	ldr	r3, [r7, #20]
    70b4:	0018      	movs	r0, r3
    70b6:	4b14      	ldr	r3, [pc, #80]	; (7108 <xTaskCreate+0x94>)
    70b8:	4798      	blx	r3
    70ba:	e001      	b.n	70c0 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
    70bc:	2300      	movs	r3, #0
    70be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    70c0:	69fb      	ldr	r3, [r7, #28]
    70c2:	2b00      	cmp	r3, #0
    70c4:	d016      	beq.n	70f4 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    70c6:	1dbb      	adds	r3, r7, #6
    70c8:	881a      	ldrh	r2, [r3, #0]
    70ca:	683c      	ldr	r4, [r7, #0]
    70cc:	68b9      	ldr	r1, [r7, #8]
    70ce:	68f8      	ldr	r0, [r7, #12]
    70d0:	2300      	movs	r3, #0
    70d2:	9303      	str	r3, [sp, #12]
    70d4:	69fb      	ldr	r3, [r7, #28]
    70d6:	9302      	str	r3, [sp, #8]
    70d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    70da:	9301      	str	r3, [sp, #4]
    70dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    70de:	9300      	str	r3, [sp, #0]
    70e0:	0023      	movs	r3, r4
    70e2:	4c0a      	ldr	r4, [pc, #40]	; (710c <xTaskCreate+0x98>)
    70e4:	47a0      	blx	r4
			prvAddNewTaskToReadyList( pxNewTCB );
    70e6:	69fb      	ldr	r3, [r7, #28]
    70e8:	0018      	movs	r0, r3
    70ea:	4b09      	ldr	r3, [pc, #36]	; (7110 <xTaskCreate+0x9c>)
    70ec:	4798      	blx	r3
			xReturn = pdPASS;
    70ee:	2301      	movs	r3, #1
    70f0:	61bb      	str	r3, [r7, #24]
    70f2:	e002      	b.n	70fa <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    70f4:	2301      	movs	r3, #1
    70f6:	425b      	negs	r3, r3
    70f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    70fa:	69bb      	ldr	r3, [r7, #24]
	}
    70fc:	0018      	movs	r0, r3
    70fe:	46bd      	mov	sp, r7
    7100:	b009      	add	sp, #36	; 0x24
    7102:	bd90      	pop	{r4, r7, pc}
    7104:	00005551 	.word	0x00005551
    7108:	00005615 	.word	0x00005615
    710c:	00007115 	.word	0x00007115
    7110:	00007225 	.word	0x00007225

00007114 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
    7114:	b580      	push	{r7, lr}
    7116:	b086      	sub	sp, #24
    7118:	af00      	add	r7, sp, #0
    711a:	60f8      	str	r0, [r7, #12]
    711c:	60b9      	str	r1, [r7, #8]
    711e:	607a      	str	r2, [r7, #4]
    7120:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    7122:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7124:	6b18      	ldr	r0, [r3, #48]	; 0x30
    7126:	687b      	ldr	r3, [r7, #4]
    7128:	009b      	lsls	r3, r3, #2
    712a:	001a      	movs	r2, r3
    712c:	21a5      	movs	r1, #165	; 0xa5
    712e:	4b39      	ldr	r3, [pc, #228]	; (7214 <prvInitialiseNewTask+0x100>)
    7130:	4798      	blx	r3
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    7132:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7134:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7136:	687b      	ldr	r3, [r7, #4]
    7138:	4937      	ldr	r1, [pc, #220]	; (7218 <prvInitialiseNewTask+0x104>)
    713a:	468c      	mov	ip, r1
    713c:	4463      	add	r3, ip
    713e:	009b      	lsls	r3, r3, #2
    7140:	18d3      	adds	r3, r2, r3
    7142:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    7144:	693b      	ldr	r3, [r7, #16]
    7146:	2207      	movs	r2, #7
    7148:	4393      	bics	r3, r2
    714a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    714c:	693b      	ldr	r3, [r7, #16]
    714e:	2207      	movs	r2, #7
    7150:	4013      	ands	r3, r2
    7152:	d001      	beq.n	7158 <prvInitialiseNewTask+0x44>
    7154:	b672      	cpsid	i
    7156:	e7fe      	b.n	7156 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    7158:	2300      	movs	r3, #0
    715a:	617b      	str	r3, [r7, #20]
    715c:	e013      	b.n	7186 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    715e:	68ba      	ldr	r2, [r7, #8]
    7160:	697b      	ldr	r3, [r7, #20]
    7162:	18d3      	adds	r3, r2, r3
    7164:	7818      	ldrb	r0, [r3, #0]
    7166:	6aba      	ldr	r2, [r7, #40]	; 0x28
    7168:	2134      	movs	r1, #52	; 0x34
    716a:	697b      	ldr	r3, [r7, #20]
    716c:	18d3      	adds	r3, r2, r3
    716e:	185b      	adds	r3, r3, r1
    7170:	1c02      	adds	r2, r0, #0
    7172:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    7174:	68ba      	ldr	r2, [r7, #8]
    7176:	697b      	ldr	r3, [r7, #20]
    7178:	18d3      	adds	r3, r2, r3
    717a:	781b      	ldrb	r3, [r3, #0]
    717c:	2b00      	cmp	r3, #0
    717e:	d006      	beq.n	718e <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    7180:	697b      	ldr	r3, [r7, #20]
    7182:	3301      	adds	r3, #1
    7184:	617b      	str	r3, [r7, #20]
    7186:	697b      	ldr	r3, [r7, #20]
    7188:	2b07      	cmp	r3, #7
    718a:	d9e8      	bls.n	715e <prvInitialiseNewTask+0x4a>
    718c:	e000      	b.n	7190 <prvInitialiseNewTask+0x7c>
		{
			break;
    718e:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    7190:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7192:	223b      	movs	r2, #59	; 0x3b
    7194:	2100      	movs	r1, #0
    7196:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    7198:	6a3b      	ldr	r3, [r7, #32]
    719a:	2b04      	cmp	r3, #4
    719c:	d901      	bls.n	71a2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    719e:	2304      	movs	r3, #4
    71a0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    71a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71a4:	6a3a      	ldr	r2, [r7, #32]
    71a6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    71a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71aa:	6a3a      	ldr	r2, [r7, #32]
    71ac:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
    71ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71b0:	2200      	movs	r2, #0
    71b2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    71b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71b6:	3304      	adds	r3, #4
    71b8:	0018      	movs	r0, r3
    71ba:	4b18      	ldr	r3, [pc, #96]	; (721c <prvInitialiseNewTask+0x108>)
    71bc:	4798      	blx	r3
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    71be:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71c0:	3318      	adds	r3, #24
    71c2:	0018      	movs	r0, r3
    71c4:	4b15      	ldr	r3, [pc, #84]	; (721c <prvInitialiseNewTask+0x108>)
    71c6:	4798      	blx	r3

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    71c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
    71cc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    71ce:	6a3b      	ldr	r3, [r7, #32]
    71d0:	2205      	movs	r2, #5
    71d2:	1ad2      	subs	r2, r2, r3
    71d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71d6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    71d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71da:	6aba      	ldr	r2, [r7, #40]	; 0x28
    71dc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    71de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71e0:	2200      	movs	r2, #0
    71e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    71e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71e6:	2250      	movs	r2, #80	; 0x50
    71e8:	2100      	movs	r1, #0
    71ea:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    71ec:	683a      	ldr	r2, [r7, #0]
    71ee:	68f9      	ldr	r1, [r7, #12]
    71f0:	693b      	ldr	r3, [r7, #16]
    71f2:	0018      	movs	r0, r3
    71f4:	4b0a      	ldr	r3, [pc, #40]	; (7220 <prvInitialiseNewTask+0x10c>)
    71f6:	4798      	blx	r3
    71f8:	0002      	movs	r2, r0
    71fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71fc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    71fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7200:	2b00      	cmp	r3, #0
    7202:	d002      	beq.n	720a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    7204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7206:	6aba      	ldr	r2, [r7, #40]	; 0x28
    7208:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    720a:	46c0      	nop			; (mov r8, r8)
    720c:	46bd      	mov	sp, r7
    720e:	b006      	add	sp, #24
    7210:	bd80      	pop	{r7, pc}
    7212:	46c0      	nop			; (mov r8, r8)
    7214:	0000ddb7 	.word	0x0000ddb7
    7218:	3fffffff 	.word	0x3fffffff
    721c:	000051c9 	.word	0x000051c9
    7220:	000052e1 	.word	0x000052e1

00007224 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    7224:	b580      	push	{r7, lr}
    7226:	b082      	sub	sp, #8
    7228:	af00      	add	r7, sp, #0
    722a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    722c:	4b5e      	ldr	r3, [pc, #376]	; (73a8 <prvAddNewTaskToReadyList+0x184>)
    722e:	4798      	blx	r3
	{
		uxCurrentNumberOfTasks++;
    7230:	4b5e      	ldr	r3, [pc, #376]	; (73ac <prvAddNewTaskToReadyList+0x188>)
    7232:	681b      	ldr	r3, [r3, #0]
    7234:	1c5a      	adds	r2, r3, #1
    7236:	4b5d      	ldr	r3, [pc, #372]	; (73ac <prvAddNewTaskToReadyList+0x188>)
    7238:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
    723a:	4b5d      	ldr	r3, [pc, #372]	; (73b0 <prvAddNewTaskToReadyList+0x18c>)
    723c:	681b      	ldr	r3, [r3, #0]
    723e:	2b00      	cmp	r3, #0
    7240:	d109      	bne.n	7256 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    7242:	4b5b      	ldr	r3, [pc, #364]	; (73b0 <prvAddNewTaskToReadyList+0x18c>)
    7244:	687a      	ldr	r2, [r7, #4]
    7246:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    7248:	4b58      	ldr	r3, [pc, #352]	; (73ac <prvAddNewTaskToReadyList+0x188>)
    724a:	681b      	ldr	r3, [r3, #0]
    724c:	2b01      	cmp	r3, #1
    724e:	d110      	bne.n	7272 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    7250:	4b58      	ldr	r3, [pc, #352]	; (73b4 <prvAddNewTaskToReadyList+0x190>)
    7252:	4798      	blx	r3
    7254:	e00d      	b.n	7272 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    7256:	4b58      	ldr	r3, [pc, #352]	; (73b8 <prvAddNewTaskToReadyList+0x194>)
    7258:	681b      	ldr	r3, [r3, #0]
    725a:	2b00      	cmp	r3, #0
    725c:	d109      	bne.n	7272 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    725e:	4b54      	ldr	r3, [pc, #336]	; (73b0 <prvAddNewTaskToReadyList+0x18c>)
    7260:	681b      	ldr	r3, [r3, #0]
    7262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7264:	687b      	ldr	r3, [r7, #4]
    7266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7268:	429a      	cmp	r2, r3
    726a:	d802      	bhi.n	7272 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    726c:	4b50      	ldr	r3, [pc, #320]	; (73b0 <prvAddNewTaskToReadyList+0x18c>)
    726e:	687a      	ldr	r2, [r7, #4]
    7270:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    7272:	4b52      	ldr	r3, [pc, #328]	; (73bc <prvAddNewTaskToReadyList+0x198>)
    7274:	681b      	ldr	r3, [r3, #0]
    7276:	1c5a      	adds	r2, r3, #1
    7278:	4b50      	ldr	r3, [pc, #320]	; (73bc <prvAddNewTaskToReadyList+0x198>)
    727a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    727c:	4b4f      	ldr	r3, [pc, #316]	; (73bc <prvAddNewTaskToReadyList+0x198>)
    727e:	681a      	ldr	r2, [r3, #0]
    7280:	687b      	ldr	r3, [r7, #4]
    7282:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
    7284:	687b      	ldr	r3, [r7, #4]
    7286:	2b00      	cmp	r3, #0
    7288:	d04e      	beq.n	7328 <prvAddNewTaskToReadyList+0x104>
    728a:	2003      	movs	r0, #3
    728c:	4b4c      	ldr	r3, [pc, #304]	; (73c0 <prvAddNewTaskToReadyList+0x19c>)
    728e:	4798      	blx	r3
    7290:	0003      	movs	r3, r0
    7292:	b29a      	uxth	r2, r3
    7294:	687b      	ldr	r3, [r7, #4]
    7296:	0011      	movs	r1, r2
    7298:	0018      	movs	r0, r3
    729a:	4b4a      	ldr	r3, [pc, #296]	; (73c4 <prvAddNewTaskToReadyList+0x1a0>)
    729c:	4798      	blx	r3
    729e:	4b4a      	ldr	r3, [pc, #296]	; (73c8 <prvAddNewTaskToReadyList+0x1a4>)
    72a0:	881a      	ldrh	r2, [r3, #0]
    72a2:	687b      	ldr	r3, [r7, #4]
    72a4:	0011      	movs	r1, r2
    72a6:	0018      	movs	r0, r3
    72a8:	4b48      	ldr	r3, [pc, #288]	; (73cc <prvAddNewTaskToReadyList+0x1a8>)
    72aa:	4798      	blx	r3
    72ac:	687b      	ldr	r3, [r7, #4]
    72ae:	0018      	movs	r0, r3
    72b0:	4b47      	ldr	r3, [pc, #284]	; (73d0 <prvAddNewTaskToReadyList+0x1ac>)
    72b2:	4798      	blx	r3
    72b4:	0003      	movs	r3, r0
    72b6:	b2d9      	uxtb	r1, r3
    72b8:	687b      	ldr	r3, [r7, #4]
    72ba:	3334      	adds	r3, #52	; 0x34
    72bc:	001a      	movs	r2, r3
    72be:	2003      	movs	r0, #3
    72c0:	4b44      	ldr	r3, [pc, #272]	; (73d4 <prvAddNewTaskToReadyList+0x1b0>)
    72c2:	4798      	blx	r3
    72c4:	687b      	ldr	r3, [r7, #4]
    72c6:	0018      	movs	r0, r3
    72c8:	4b41      	ldr	r3, [pc, #260]	; (73d0 <prvAddNewTaskToReadyList+0x1ac>)
    72ca:	4798      	blx	r3
    72cc:	0003      	movs	r3, r0
    72ce:	b2d9      	uxtb	r1, r3
    72d0:	687b      	ldr	r3, [r7, #4]
    72d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    72d4:	b2db      	uxtb	r3, r3
    72d6:	001a      	movs	r2, r3
    72d8:	2003      	movs	r0, #3
    72da:	4b3f      	ldr	r3, [pc, #252]	; (73d8 <prvAddNewTaskToReadyList+0x1b4>)
    72dc:	4798      	blx	r3
    72de:	4b3f      	ldr	r3, [pc, #252]	; (73dc <prvAddNewTaskToReadyList+0x1b8>)
    72e0:	4798      	blx	r3
    72e2:	0003      	movs	r3, r0
    72e4:	0018      	movs	r0, r3
    72e6:	4b3e      	ldr	r3, [pc, #248]	; (73e0 <prvAddNewTaskToReadyList+0x1bc>)
    72e8:	4798      	blx	r3
    72ea:	0003      	movs	r3, r0
    72ec:	001a      	movs	r2, r3
    72ee:	4b3d      	ldr	r3, [pc, #244]	; (73e4 <prvAddNewTaskToReadyList+0x1c0>)
    72f0:	881b      	ldrh	r3, [r3, #0]
    72f2:	4013      	ands	r3, r2
    72f4:	b29b      	uxth	r3, r3
    72f6:	2b00      	cmp	r3, #0
    72f8:	d016      	beq.n	7328 <prvAddNewTaskToReadyList+0x104>
    72fa:	687b      	ldr	r3, [r7, #4]
    72fc:	0018      	movs	r0, r3
    72fe:	4b38      	ldr	r3, [pc, #224]	; (73e0 <prvAddNewTaskToReadyList+0x1bc>)
    7300:	4798      	blx	r3
    7302:	0003      	movs	r3, r0
    7304:	001a      	movs	r2, r3
    7306:	4b37      	ldr	r3, [pc, #220]	; (73e4 <prvAddNewTaskToReadyList+0x1c0>)
    7308:	881b      	ldrh	r3, [r3, #0]
    730a:	4013      	ands	r3, r2
    730c:	b29b      	uxth	r3, r3
    730e:	2b00      	cmp	r3, #0
    7310:	d00a      	beq.n	7328 <prvAddNewTaskToReadyList+0x104>
    7312:	687b      	ldr	r3, [r7, #4]
    7314:	0018      	movs	r0, r3
    7316:	4b2e      	ldr	r3, [pc, #184]	; (73d0 <prvAddNewTaskToReadyList+0x1ac>)
    7318:	4798      	blx	r3
    731a:	0003      	movs	r3, r0
    731c:	b2db      	uxtb	r3, r3
    731e:	001a      	movs	r2, r3
    7320:	2103      	movs	r1, #3
    7322:	201b      	movs	r0, #27
    7324:	4b30      	ldr	r3, [pc, #192]	; (73e8 <prvAddNewTaskToReadyList+0x1c4>)
    7326:	4798      	blx	r3

		prvAddTaskToReadyList( pxNewTCB );
    7328:	687b      	ldr	r3, [r7, #4]
    732a:	0018      	movs	r0, r3
    732c:	4b2c      	ldr	r3, [pc, #176]	; (73e0 <prvAddNewTaskToReadyList+0x1bc>)
    732e:	4798      	blx	r3
    7330:	0003      	movs	r3, r0
    7332:	001a      	movs	r2, r3
    7334:	4b2b      	ldr	r3, [pc, #172]	; (73e4 <prvAddNewTaskToReadyList+0x1c0>)
    7336:	881b      	ldrh	r3, [r3, #0]
    7338:	4013      	ands	r3, r2
    733a:	b29b      	uxth	r3, r3
    733c:	2b00      	cmp	r3, #0
    733e:	d008      	beq.n	7352 <prvAddNewTaskToReadyList+0x12e>
    7340:	687b      	ldr	r3, [r7, #4]
    7342:	0018      	movs	r0, r3
    7344:	4b22      	ldr	r3, [pc, #136]	; (73d0 <prvAddNewTaskToReadyList+0x1ac>)
    7346:	4798      	blx	r3
    7348:	0003      	movs	r3, r0
    734a:	b2db      	uxtb	r3, r3
    734c:	0018      	movs	r0, r3
    734e:	4b27      	ldr	r3, [pc, #156]	; (73ec <prvAddNewTaskToReadyList+0x1c8>)
    7350:	4798      	blx	r3
    7352:	687b      	ldr	r3, [r7, #4]
    7354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7356:	4b26      	ldr	r3, [pc, #152]	; (73f0 <prvAddNewTaskToReadyList+0x1cc>)
    7358:	681b      	ldr	r3, [r3, #0]
    735a:	429a      	cmp	r2, r3
    735c:	d903      	bls.n	7366 <prvAddNewTaskToReadyList+0x142>
    735e:	687b      	ldr	r3, [r7, #4]
    7360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7362:	4b23      	ldr	r3, [pc, #140]	; (73f0 <prvAddNewTaskToReadyList+0x1cc>)
    7364:	601a      	str	r2, [r3, #0]
    7366:	687b      	ldr	r3, [r7, #4]
    7368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    736a:	0013      	movs	r3, r2
    736c:	009b      	lsls	r3, r3, #2
    736e:	189b      	adds	r3, r3, r2
    7370:	009b      	lsls	r3, r3, #2
    7372:	4a20      	ldr	r2, [pc, #128]	; (73f4 <prvAddNewTaskToReadyList+0x1d0>)
    7374:	189a      	adds	r2, r3, r2
    7376:	687b      	ldr	r3, [r7, #4]
    7378:	3304      	adds	r3, #4
    737a:	0019      	movs	r1, r3
    737c:	0010      	movs	r0, r2
    737e:	4b1e      	ldr	r3, [pc, #120]	; (73f8 <prvAddNewTaskToReadyList+0x1d4>)
    7380:	4798      	blx	r3

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    7382:	4b1e      	ldr	r3, [pc, #120]	; (73fc <prvAddNewTaskToReadyList+0x1d8>)
    7384:	4798      	blx	r3

	if( xSchedulerRunning != pdFALSE )
    7386:	4b0c      	ldr	r3, [pc, #48]	; (73b8 <prvAddNewTaskToReadyList+0x194>)
    7388:	681b      	ldr	r3, [r3, #0]
    738a:	2b00      	cmp	r3, #0
    738c:	d008      	beq.n	73a0 <prvAddNewTaskToReadyList+0x17c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    738e:	4b08      	ldr	r3, [pc, #32]	; (73b0 <prvAddNewTaskToReadyList+0x18c>)
    7390:	681b      	ldr	r3, [r3, #0]
    7392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7394:	687b      	ldr	r3, [r7, #4]
    7396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7398:	429a      	cmp	r2, r3
    739a:	d201      	bcs.n	73a0 <prvAddNewTaskToReadyList+0x17c>
		{
			taskYIELD_IF_USING_PREEMPTION();
    739c:	4b18      	ldr	r3, [pc, #96]	; (7400 <prvAddNewTaskToReadyList+0x1dc>)
    739e:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    73a0:	46c0      	nop			; (mov r8, r8)
    73a2:	46bd      	mov	sp, r7
    73a4:	b002      	add	sp, #8
    73a6:	bd80      	pop	{r7, pc}
    73a8:	00005419 	.word	0x00005419
    73ac:	200037b4 	.word	0x200037b4
    73b0:	200036dc 	.word	0x200036dc
    73b4:	00007ef9 	.word	0x00007ef9
    73b8:	200037c0 	.word	0x200037c0
    73bc:	200037d0 	.word	0x200037d0
    73c0:	000049a1 	.word	0x000049a1
    73c4:	000035f1 	.word	0x000035f1
    73c8:	20000026 	.word	0x20000026
    73cc:	0000362d 	.word	0x0000362d
    73d0:	000035ad 	.word	0x000035ad
    73d4:	00004bd1 	.word	0x00004bd1
    73d8:	00004331 	.word	0x00004331
    73dc:	0000372d 	.word	0x0000372d
    73e0:	000035cd 	.word	0x000035cd
    73e4:	20000024 	.word	0x20000024
    73e8:	00003e15 	.word	0x00003e15
    73ec:	00003bcd 	.word	0x00003bcd
    73f0:	200037bc 	.word	0x200037bc
    73f4:	200036e0 	.word	0x200036e0
    73f8:	000051df 	.word	0x000051df
    73fc:	0000543d 	.word	0x0000543d
    7400:	00005401 	.word	0x00005401

00007404 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    7404:	b580      	push	{r7, lr}
    7406:	b084      	sub	sp, #16
    7408:	af00      	add	r7, sp, #0
    740a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    740c:	2300      	movs	r3, #0
    740e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    7410:	687b      	ldr	r3, [r7, #4]
    7412:	2b00      	cmp	r3, #0
    7414:	d045      	beq.n	74a2 <vTaskDelay+0x9e>
		{
			configASSERT( uxSchedulerSuspended == 0 );
    7416:	4b27      	ldr	r3, [pc, #156]	; (74b4 <vTaskDelay+0xb0>)
    7418:	681b      	ldr	r3, [r3, #0]
    741a:	2b00      	cmp	r3, #0
    741c:	d001      	beq.n	7422 <vTaskDelay+0x1e>
    741e:	b672      	cpsid	i
    7420:	e7fe      	b.n	7420 <vTaskDelay+0x1c>
			vTaskSuspendAll();
    7422:	4b25      	ldr	r3, [pc, #148]	; (74b8 <vTaskDelay+0xb4>)
    7424:	4798      	blx	r3
			{
				traceTASK_DELAY();
    7426:	4b25      	ldr	r3, [pc, #148]	; (74bc <vTaskDelay+0xb8>)
    7428:	681b      	ldr	r3, [r3, #0]
    742a:	0018      	movs	r0, r3
    742c:	4b24      	ldr	r3, [pc, #144]	; (74c0 <vTaskDelay+0xbc>)
    742e:	4798      	blx	r3
    7430:	0003      	movs	r3, r0
    7432:	001a      	movs	r2, r3
    7434:	4b23      	ldr	r3, [pc, #140]	; (74c4 <vTaskDelay+0xc0>)
    7436:	881b      	ldrh	r3, [r3, #0]
    7438:	4013      	ands	r3, r2
    743a:	b29b      	uxth	r3, r3
    743c:	2b00      	cmp	r3, #0
    743e:	d00e      	beq.n	745e <vTaskDelay+0x5a>
    7440:	687b      	ldr	r3, [r7, #4]
    7442:	0019      	movs	r1, r3
    7444:	2089      	movs	r0, #137	; 0x89
    7446:	4b20      	ldr	r3, [pc, #128]	; (74c8 <vTaskDelay+0xc4>)
    7448:	4798      	blx	r3
    744a:	4b1c      	ldr	r3, [pc, #112]	; (74bc <vTaskDelay+0xb8>)
    744c:	681b      	ldr	r3, [r3, #0]
    744e:	0018      	movs	r0, r3
    7450:	4b1e      	ldr	r3, [pc, #120]	; (74cc <vTaskDelay+0xc8>)
    7452:	4798      	blx	r3
    7454:	0003      	movs	r3, r0
    7456:	b2db      	uxtb	r3, r3
    7458:	0018      	movs	r0, r3
    745a:	4b1d      	ldr	r3, [pc, #116]	; (74d0 <vTaskDelay+0xcc>)
    745c:	4798      	blx	r3
    745e:	4b1d      	ldr	r3, [pc, #116]	; (74d4 <vTaskDelay+0xd0>)
    7460:	4798      	blx	r3
    7462:	0003      	movs	r3, r0
    7464:	0018      	movs	r0, r3
    7466:	4b16      	ldr	r3, [pc, #88]	; (74c0 <vTaskDelay+0xbc>)
    7468:	4798      	blx	r3
    746a:	0003      	movs	r3, r0
    746c:	001a      	movs	r2, r3
    746e:	4b15      	ldr	r3, [pc, #84]	; (74c4 <vTaskDelay+0xc0>)
    7470:	881b      	ldrh	r3, [r3, #0]
    7472:	4013      	ands	r3, r2
    7474:	b29b      	uxth	r3, r3
    7476:	2b00      	cmp	r3, #0
    7478:	d00a      	beq.n	7490 <vTaskDelay+0x8c>
    747a:	4b16      	ldr	r3, [pc, #88]	; (74d4 <vTaskDelay+0xd0>)
    747c:	4798      	blx	r3
    747e:	0003      	movs	r3, r0
    7480:	0018      	movs	r0, r3
    7482:	4b12      	ldr	r3, [pc, #72]	; (74cc <vTaskDelay+0xc8>)
    7484:	4798      	blx	r3
    7486:	0003      	movs	r3, r0
    7488:	b2db      	uxtb	r3, r3
    748a:	0018      	movs	r0, r3
    748c:	4b10      	ldr	r3, [pc, #64]	; (74d0 <vTaskDelay+0xcc>)
    748e:	4798      	blx	r3
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    7490:	687b      	ldr	r3, [r7, #4]
    7492:	2100      	movs	r1, #0
    7494:	0018      	movs	r0, r3
    7496:	4b10      	ldr	r3, [pc, #64]	; (74d8 <vTaskDelay+0xd4>)
    7498:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    749a:	4b10      	ldr	r3, [pc, #64]	; (74dc <vTaskDelay+0xd8>)
    749c:	4798      	blx	r3
    749e:	0003      	movs	r3, r0
    74a0:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    74a2:	68fb      	ldr	r3, [r7, #12]
    74a4:	2b00      	cmp	r3, #0
    74a6:	d101      	bne.n	74ac <vTaskDelay+0xa8>
		{
			portYIELD_WITHIN_API();
    74a8:	4b0d      	ldr	r3, [pc, #52]	; (74e0 <vTaskDelay+0xdc>)
    74aa:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    74ac:	46c0      	nop			; (mov r8, r8)
    74ae:	46bd      	mov	sp, r7
    74b0:	b004      	add	sp, #16
    74b2:	bd80      	pop	{r7, pc}
    74b4:	200037dc 	.word	0x200037dc
    74b8:	000076c9 	.word	0x000076c9
    74bc:	200036dc 	.word	0x200036dc
    74c0:	000035cd 	.word	0x000035cd
    74c4:	20000024 	.word	0x20000024
    74c8:	0000411d 	.word	0x0000411d
    74cc:	000035ad 	.word	0x000035ad
    74d0:	000045ad 	.word	0x000045ad
    74d4:	0000372d 	.word	0x0000372d
    74d8:	0000856d 	.word	0x0000856d
    74dc:	000076e1 	.word	0x000076e1
    74e0:	00005401 	.word	0x00005401

000074e4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    74e4:	b580      	push	{r7, lr}
    74e6:	b084      	sub	sp, #16
    74e8:	af00      	add	r7, sp, #0
    74ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    74ec:	4b42      	ldr	r3, [pc, #264]	; (75f8 <vTaskSuspend+0x114>)
    74ee:	4798      	blx	r3
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    74f0:	687b      	ldr	r3, [r7, #4]
    74f2:	2b00      	cmp	r3, #0
    74f4:	d102      	bne.n	74fc <vTaskSuspend+0x18>
    74f6:	4b41      	ldr	r3, [pc, #260]	; (75fc <vTaskSuspend+0x118>)
    74f8:	681b      	ldr	r3, [r3, #0]
    74fa:	e000      	b.n	74fe <vTaskSuspend+0x1a>
    74fc:	687b      	ldr	r3, [r7, #4]
    74fe:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );
    7500:	4b3f      	ldr	r3, [pc, #252]	; (7600 <vTaskSuspend+0x11c>)
    7502:	4798      	blx	r3
    7504:	0003      	movs	r3, r0
    7506:	0018      	movs	r0, r3
    7508:	4b3e      	ldr	r3, [pc, #248]	; (7604 <vTaskSuspend+0x120>)
    750a:	4798      	blx	r3
    750c:	0003      	movs	r3, r0
    750e:	001a      	movs	r2, r3
    7510:	4b3d      	ldr	r3, [pc, #244]	; (7608 <vTaskSuspend+0x124>)
    7512:	881b      	ldrh	r3, [r3, #0]
    7514:	4013      	ands	r3, r2
    7516:	b29b      	uxth	r3, r3
    7518:	2b00      	cmp	r3, #0
    751a:	d016      	beq.n	754a <vTaskSuspend+0x66>
    751c:	68fb      	ldr	r3, [r7, #12]
    751e:	0018      	movs	r0, r3
    7520:	4b38      	ldr	r3, [pc, #224]	; (7604 <vTaskSuspend+0x120>)
    7522:	4798      	blx	r3
    7524:	0003      	movs	r3, r0
    7526:	001a      	movs	r2, r3
    7528:	4b37      	ldr	r3, [pc, #220]	; (7608 <vTaskSuspend+0x124>)
    752a:	881b      	ldrh	r3, [r3, #0]
    752c:	4013      	ands	r3, r2
    752e:	b29b      	uxth	r3, r3
    7530:	2b00      	cmp	r3, #0
    7532:	d00a      	beq.n	754a <vTaskSuspend+0x66>
    7534:	68fb      	ldr	r3, [r7, #12]
    7536:	0018      	movs	r0, r3
    7538:	4b34      	ldr	r3, [pc, #208]	; (760c <vTaskSuspend+0x128>)
    753a:	4798      	blx	r3
    753c:	0003      	movs	r3, r0
    753e:	b2db      	uxtb	r3, r3
    7540:	001a      	movs	r2, r3
    7542:	2103      	movs	r1, #3
    7544:	208a      	movs	r0, #138	; 0x8a
    7546:	4b32      	ldr	r3, [pc, #200]	; (7610 <vTaskSuspend+0x12c>)
    7548:	4798      	blx	r3
    754a:	68fb      	ldr	r3, [r7, #12]
    754c:	0018      	movs	r0, r3
    754e:	4b2f      	ldr	r3, [pc, #188]	; (760c <vTaskSuspend+0x128>)
    7550:	4798      	blx	r3
    7552:	0003      	movs	r3, r0
    7554:	b2db      	uxtb	r3, r3
    7556:	0018      	movs	r0, r3
    7558:	4b2e      	ldr	r3, [pc, #184]	; (7614 <vTaskSuspend+0x130>)
    755a:	4798      	blx	r3

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    755c:	68fb      	ldr	r3, [r7, #12]
    755e:	3304      	adds	r3, #4
    7560:	0018      	movs	r0, r3
    7562:	4b2d      	ldr	r3, [pc, #180]	; (7618 <vTaskSuspend+0x134>)
    7564:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    7566:	68fb      	ldr	r3, [r7, #12]
    7568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    756a:	2b00      	cmp	r3, #0
    756c:	d004      	beq.n	7578 <vTaskSuspend+0x94>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    756e:	68fb      	ldr	r3, [r7, #12]
    7570:	3318      	adds	r3, #24
    7572:	0018      	movs	r0, r3
    7574:	4b28      	ldr	r3, [pc, #160]	; (7618 <vTaskSuspend+0x134>)
    7576:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
    7578:	68fb      	ldr	r3, [r7, #12]
    757a:	1d1a      	adds	r2, r3, #4
    757c:	4b27      	ldr	r3, [pc, #156]	; (761c <vTaskSuspend+0x138>)
    757e:	0011      	movs	r1, r2
    7580:	0018      	movs	r0, r3
    7582:	4b27      	ldr	r3, [pc, #156]	; (7620 <vTaskSuspend+0x13c>)
    7584:	4798      	blx	r3

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
    7586:	68fb      	ldr	r3, [r7, #12]
    7588:	2250      	movs	r2, #80	; 0x50
    758a:	5c9b      	ldrb	r3, [r3, r2]
    758c:	b2db      	uxtb	r3, r3
    758e:	2b01      	cmp	r3, #1
    7590:	d103      	bne.n	759a <vTaskSuspend+0xb6>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    7592:	68fb      	ldr	r3, [r7, #12]
    7594:	2250      	movs	r2, #80	; 0x50
    7596:	2100      	movs	r1, #0
    7598:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
    759a:	4b22      	ldr	r3, [pc, #136]	; (7624 <vTaskSuspend+0x140>)
    759c:	4798      	blx	r3

		if( xSchedulerRunning != pdFALSE )
    759e:	4b22      	ldr	r3, [pc, #136]	; (7628 <vTaskSuspend+0x144>)
    75a0:	681b      	ldr	r3, [r3, #0]
    75a2:	2b00      	cmp	r3, #0
    75a4:	d005      	beq.n	75b2 <vTaskSuspend+0xce>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
    75a6:	4b14      	ldr	r3, [pc, #80]	; (75f8 <vTaskSuspend+0x114>)
    75a8:	4798      	blx	r3
			{
				prvResetNextTaskUnblockTime();
    75aa:	4b20      	ldr	r3, [pc, #128]	; (762c <vTaskSuspend+0x148>)
    75ac:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
    75ae:	4b1d      	ldr	r3, [pc, #116]	; (7624 <vTaskSuspend+0x140>)
    75b0:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
    75b2:	4b12      	ldr	r3, [pc, #72]	; (75fc <vTaskSuspend+0x118>)
    75b4:	681b      	ldr	r3, [r3, #0]
    75b6:	68fa      	ldr	r2, [r7, #12]
    75b8:	429a      	cmp	r2, r3
    75ba:	d118      	bne.n	75ee <vTaskSuspend+0x10a>
		{
			if( xSchedulerRunning != pdFALSE )
    75bc:	4b1a      	ldr	r3, [pc, #104]	; (7628 <vTaskSuspend+0x144>)
    75be:	681b      	ldr	r3, [r3, #0]
    75c0:	2b00      	cmp	r3, #0
    75c2:	d008      	beq.n	75d6 <vTaskSuspend+0xf2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
    75c4:	4b1a      	ldr	r3, [pc, #104]	; (7630 <vTaskSuspend+0x14c>)
    75c6:	681b      	ldr	r3, [r3, #0]
    75c8:	2b00      	cmp	r3, #0
    75ca:	d001      	beq.n	75d0 <vTaskSuspend+0xec>
    75cc:	b672      	cpsid	i
    75ce:	e7fe      	b.n	75ce <vTaskSuspend+0xea>
				portYIELD_WITHIN_API();
    75d0:	4b18      	ldr	r3, [pc, #96]	; (7634 <vTaskSuspend+0x150>)
    75d2:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    75d4:	e00b      	b.n	75ee <vTaskSuspend+0x10a>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    75d6:	4b11      	ldr	r3, [pc, #68]	; (761c <vTaskSuspend+0x138>)
    75d8:	681a      	ldr	r2, [r3, #0]
    75da:	4b17      	ldr	r3, [pc, #92]	; (7638 <vTaskSuspend+0x154>)
    75dc:	681b      	ldr	r3, [r3, #0]
    75de:	429a      	cmp	r2, r3
    75e0:	d103      	bne.n	75ea <vTaskSuspend+0x106>
					pxCurrentTCB = NULL;
    75e2:	4b06      	ldr	r3, [pc, #24]	; (75fc <vTaskSuspend+0x118>)
    75e4:	2200      	movs	r2, #0
    75e6:	601a      	str	r2, [r3, #0]
	}
    75e8:	e001      	b.n	75ee <vTaskSuspend+0x10a>
					vTaskSwitchContext();
    75ea:	4b14      	ldr	r3, [pc, #80]	; (763c <vTaskSuspend+0x158>)
    75ec:	4798      	blx	r3
	}
    75ee:	46c0      	nop			; (mov r8, r8)
    75f0:	46bd      	mov	sp, r7
    75f2:	b004      	add	sp, #16
    75f4:	bd80      	pop	{r7, pc}
    75f6:	46c0      	nop			; (mov r8, r8)
    75f8:	00005419 	.word	0x00005419
    75fc:	200036dc 	.word	0x200036dc
    7600:	0000372d 	.word	0x0000372d
    7604:	000035cd 	.word	0x000035cd
    7608:	20000024 	.word	0x20000024
    760c:	000035ad 	.word	0x000035ad
    7610:	00003e15 	.word	0x00003e15
    7614:	000045ad 	.word	0x000045ad
    7618:	0000528f 	.word	0x0000528f
    761c:	200037a0 	.word	0x200037a0
    7620:	000051df 	.word	0x000051df
    7624:	0000543d 	.word	0x0000543d
    7628:	200037c0 	.word	0x200037c0
    762c:	00008019 	.word	0x00008019
    7630:	200037dc 	.word	0x200037dc
    7634:	00005401 	.word	0x00005401
    7638:	200037b4 	.word	0x200037b4
    763c:	00007a5d 	.word	0x00007a5d

00007640 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    7640:	b590      	push	{r4, r7, lr}
    7642:	b085      	sub	sp, #20
    7644:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    7646:	23fa      	movs	r3, #250	; 0xfa
    7648:	005a      	lsls	r2, r3, #1
    764a:	4916      	ldr	r1, [pc, #88]	; (76a4 <vTaskStartScheduler+0x64>)
    764c:	4816      	ldr	r0, [pc, #88]	; (76a8 <vTaskStartScheduler+0x68>)
    764e:	4b17      	ldr	r3, [pc, #92]	; (76ac <vTaskStartScheduler+0x6c>)
    7650:	9301      	str	r3, [sp, #4]
    7652:	2300      	movs	r3, #0
    7654:	9300      	str	r3, [sp, #0]
    7656:	2300      	movs	r3, #0
    7658:	4c15      	ldr	r4, [pc, #84]	; (76b0 <vTaskStartScheduler+0x70>)
    765a:	47a0      	blx	r4
    765c:	0003      	movs	r3, r0
    765e:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    7660:	687b      	ldr	r3, [r7, #4]
    7662:	2b01      	cmp	r3, #1
    7664:	d103      	bne.n	766e <vTaskStartScheduler+0x2e>
		{
			xReturn = xTimerCreateTimerTask();
    7666:	4b13      	ldr	r3, [pc, #76]	; (76b4 <vTaskStartScheduler+0x74>)
    7668:	4798      	blx	r3
    766a:	0003      	movs	r3, r0
    766c:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    766e:	687b      	ldr	r3, [r7, #4]
    7670:	2b01      	cmp	r3, #1
    7672:	d10d      	bne.n	7690 <vTaskStartScheduler+0x50>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    7674:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    7676:	4b10      	ldr	r3, [pc, #64]	; (76b8 <vTaskStartScheduler+0x78>)
    7678:	2201      	movs	r2, #1
    767a:	4252      	negs	r2, r2
    767c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    767e:	4b0f      	ldr	r3, [pc, #60]	; (76bc <vTaskStartScheduler+0x7c>)
    7680:	2201      	movs	r2, #1
    7682:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    7684:	4b0e      	ldr	r3, [pc, #56]	; (76c0 <vTaskStartScheduler+0x80>)
    7686:	2200      	movs	r2, #0
    7688:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    768a:	4b0e      	ldr	r3, [pc, #56]	; (76c4 <vTaskStartScheduler+0x84>)
    768c:	4798      	blx	r3
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    768e:	e004      	b.n	769a <vTaskStartScheduler+0x5a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    7690:	687b      	ldr	r3, [r7, #4]
    7692:	3301      	adds	r3, #1
    7694:	d101      	bne.n	769a <vTaskStartScheduler+0x5a>
    7696:	b672      	cpsid	i
    7698:	e7fe      	b.n	7698 <vTaskStartScheduler+0x58>
}
    769a:	46c0      	nop			; (mov r8, r8)
    769c:	46bd      	mov	sp, r7
    769e:	b003      	add	sp, #12
    76a0:	bd90      	pop	{r4, r7, pc}
    76a2:	46c0      	nop			; (mov r8, r8)
    76a4:	0000fff8 	.word	0x0000fff8
    76a8:	00007ed1 	.word	0x00007ed1
    76ac:	200037d8 	.word	0x200037d8
    76b0:	00007075 	.word	0x00007075
    76b4:	00008621 	.word	0x00008621
    76b8:	200037d4 	.word	0x200037d4
    76bc:	200037c0 	.word	0x200037c0
    76c0:	200037b8 	.word	0x200037b8
    76c4:	000053a9 	.word	0x000053a9

000076c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    76c8:	b580      	push	{r7, lr}
    76ca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    76cc:	4b03      	ldr	r3, [pc, #12]	; (76dc <vTaskSuspendAll+0x14>)
    76ce:	681b      	ldr	r3, [r3, #0]
    76d0:	1c5a      	adds	r2, r3, #1
    76d2:	4b02      	ldr	r3, [pc, #8]	; (76dc <vTaskSuspendAll+0x14>)
    76d4:	601a      	str	r2, [r3, #0]
}
    76d6:	46c0      	nop			; (mov r8, r8)
    76d8:	46bd      	mov	sp, r7
    76da:	bd80      	pop	{r7, pc}
    76dc:	200037dc 	.word	0x200037dc

000076e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    76e0:	b580      	push	{r7, lr}
    76e2:	b084      	sub	sp, #16
    76e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    76e6:	2300      	movs	r3, #0
    76e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    76ea:	2300      	movs	r3, #0
    76ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    76ee:	4b45      	ldr	r3, [pc, #276]	; (7804 <xTaskResumeAll+0x124>)
    76f0:	681b      	ldr	r3, [r3, #0]
    76f2:	2b00      	cmp	r3, #0
    76f4:	d101      	bne.n	76fa <xTaskResumeAll+0x1a>
    76f6:	b672      	cpsid	i
    76f8:	e7fe      	b.n	76f8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    76fa:	4b43      	ldr	r3, [pc, #268]	; (7808 <xTaskResumeAll+0x128>)
    76fc:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    76fe:	4b41      	ldr	r3, [pc, #260]	; (7804 <xTaskResumeAll+0x124>)
    7700:	681b      	ldr	r3, [r3, #0]
    7702:	1e5a      	subs	r2, r3, #1
    7704:	4b3f      	ldr	r3, [pc, #252]	; (7804 <xTaskResumeAll+0x124>)
    7706:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7708:	4b3e      	ldr	r3, [pc, #248]	; (7804 <xTaskResumeAll+0x124>)
    770a:	681b      	ldr	r3, [r3, #0]
    770c:	2b00      	cmp	r3, #0
    770e:	d000      	beq.n	7712 <xTaskResumeAll+0x32>
    7710:	e071      	b.n	77f6 <xTaskResumeAll+0x116>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    7712:	4b3e      	ldr	r3, [pc, #248]	; (780c <xTaskResumeAll+0x12c>)
    7714:	681b      	ldr	r3, [r3, #0]
    7716:	2b00      	cmp	r3, #0
    7718:	d100      	bne.n	771c <xTaskResumeAll+0x3c>
    771a:	e06c      	b.n	77f6 <xTaskResumeAll+0x116>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    771c:	e044      	b.n	77a8 <xTaskResumeAll+0xc8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    771e:	4b3c      	ldr	r3, [pc, #240]	; (7810 <xTaskResumeAll+0x130>)
    7720:	68db      	ldr	r3, [r3, #12]
    7722:	68db      	ldr	r3, [r3, #12]
    7724:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7726:	68fb      	ldr	r3, [r7, #12]
    7728:	3318      	adds	r3, #24
    772a:	0018      	movs	r0, r3
    772c:	4b39      	ldr	r3, [pc, #228]	; (7814 <xTaskResumeAll+0x134>)
    772e:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7730:	68fb      	ldr	r3, [r7, #12]
    7732:	3304      	adds	r3, #4
    7734:	0018      	movs	r0, r3
    7736:	4b37      	ldr	r3, [pc, #220]	; (7814 <xTaskResumeAll+0x134>)
    7738:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    773a:	68fb      	ldr	r3, [r7, #12]
    773c:	0018      	movs	r0, r3
    773e:	4b36      	ldr	r3, [pc, #216]	; (7818 <xTaskResumeAll+0x138>)
    7740:	4798      	blx	r3
    7742:	0003      	movs	r3, r0
    7744:	001a      	movs	r2, r3
    7746:	4b35      	ldr	r3, [pc, #212]	; (781c <xTaskResumeAll+0x13c>)
    7748:	881b      	ldrh	r3, [r3, #0]
    774a:	4013      	ands	r3, r2
    774c:	b29b      	uxth	r3, r3
    774e:	2b00      	cmp	r3, #0
    7750:	d008      	beq.n	7764 <xTaskResumeAll+0x84>
    7752:	68fb      	ldr	r3, [r7, #12]
    7754:	0018      	movs	r0, r3
    7756:	4b32      	ldr	r3, [pc, #200]	; (7820 <xTaskResumeAll+0x140>)
    7758:	4798      	blx	r3
    775a:	0003      	movs	r3, r0
    775c:	b2db      	uxtb	r3, r3
    775e:	0018      	movs	r0, r3
    7760:	4b30      	ldr	r3, [pc, #192]	; (7824 <xTaskResumeAll+0x144>)
    7762:	4798      	blx	r3
    7764:	68fb      	ldr	r3, [r7, #12]
    7766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7768:	4b2f      	ldr	r3, [pc, #188]	; (7828 <xTaskResumeAll+0x148>)
    776a:	681b      	ldr	r3, [r3, #0]
    776c:	429a      	cmp	r2, r3
    776e:	d903      	bls.n	7778 <xTaskResumeAll+0x98>
    7770:	68fb      	ldr	r3, [r7, #12]
    7772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7774:	4b2c      	ldr	r3, [pc, #176]	; (7828 <xTaskResumeAll+0x148>)
    7776:	601a      	str	r2, [r3, #0]
    7778:	68fb      	ldr	r3, [r7, #12]
    777a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    777c:	0013      	movs	r3, r2
    777e:	009b      	lsls	r3, r3, #2
    7780:	189b      	adds	r3, r3, r2
    7782:	009b      	lsls	r3, r3, #2
    7784:	4a29      	ldr	r2, [pc, #164]	; (782c <xTaskResumeAll+0x14c>)
    7786:	189a      	adds	r2, r3, r2
    7788:	68fb      	ldr	r3, [r7, #12]
    778a:	3304      	adds	r3, #4
    778c:	0019      	movs	r1, r3
    778e:	0010      	movs	r0, r2
    7790:	4b27      	ldr	r3, [pc, #156]	; (7830 <xTaskResumeAll+0x150>)
    7792:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    7794:	68fb      	ldr	r3, [r7, #12]
    7796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7798:	4b26      	ldr	r3, [pc, #152]	; (7834 <xTaskResumeAll+0x154>)
    779a:	681b      	ldr	r3, [r3, #0]
    779c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    779e:	429a      	cmp	r2, r3
    77a0:	d302      	bcc.n	77a8 <xTaskResumeAll+0xc8>
					{
						xYieldPending = pdTRUE;
    77a2:	4b25      	ldr	r3, [pc, #148]	; (7838 <xTaskResumeAll+0x158>)
    77a4:	2201      	movs	r2, #1
    77a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    77a8:	4b19      	ldr	r3, [pc, #100]	; (7810 <xTaskResumeAll+0x130>)
    77aa:	681b      	ldr	r3, [r3, #0]
    77ac:	2b00      	cmp	r3, #0
    77ae:	d1b6      	bne.n	771e <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    77b0:	68fb      	ldr	r3, [r7, #12]
    77b2:	2b00      	cmp	r3, #0
    77b4:	d001      	beq.n	77ba <xTaskResumeAll+0xda>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    77b6:	4b21      	ldr	r3, [pc, #132]	; (783c <xTaskResumeAll+0x15c>)
    77b8:	4798      	blx	r3
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    77ba:	4b21      	ldr	r3, [pc, #132]	; (7840 <xTaskResumeAll+0x160>)
    77bc:	681b      	ldr	r3, [r3, #0]
    77be:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    77c0:	687b      	ldr	r3, [r7, #4]
    77c2:	2b00      	cmp	r3, #0
    77c4:	d00f      	beq.n	77e6 <xTaskResumeAll+0x106>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    77c6:	4b1f      	ldr	r3, [pc, #124]	; (7844 <xTaskResumeAll+0x164>)
    77c8:	4798      	blx	r3
    77ca:	1e03      	subs	r3, r0, #0
    77cc:	d002      	beq.n	77d4 <xTaskResumeAll+0xf4>
							{
								xYieldPending = pdTRUE;
    77ce:	4b1a      	ldr	r3, [pc, #104]	; (7838 <xTaskResumeAll+0x158>)
    77d0:	2201      	movs	r2, #1
    77d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    77d4:	687b      	ldr	r3, [r7, #4]
    77d6:	3b01      	subs	r3, #1
    77d8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    77da:	687b      	ldr	r3, [r7, #4]
    77dc:	2b00      	cmp	r3, #0
    77de:	d1f2      	bne.n	77c6 <xTaskResumeAll+0xe6>

						uxPendedTicks = 0;
    77e0:	4b17      	ldr	r3, [pc, #92]	; (7840 <xTaskResumeAll+0x160>)
    77e2:	2200      	movs	r2, #0
    77e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    77e6:	4b14      	ldr	r3, [pc, #80]	; (7838 <xTaskResumeAll+0x158>)
    77e8:	681b      	ldr	r3, [r3, #0]
    77ea:	2b00      	cmp	r3, #0
    77ec:	d003      	beq.n	77f6 <xTaskResumeAll+0x116>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    77ee:	2301      	movs	r3, #1
    77f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    77f2:	4b15      	ldr	r3, [pc, #84]	; (7848 <xTaskResumeAll+0x168>)
    77f4:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    77f6:	4b15      	ldr	r3, [pc, #84]	; (784c <xTaskResumeAll+0x16c>)
    77f8:	4798      	blx	r3

	return xAlreadyYielded;
    77fa:	68bb      	ldr	r3, [r7, #8]
}
    77fc:	0018      	movs	r0, r3
    77fe:	46bd      	mov	sp, r7
    7800:	b004      	add	sp, #16
    7802:	bd80      	pop	{r7, pc}
    7804:	200037dc 	.word	0x200037dc
    7808:	00005419 	.word	0x00005419
    780c:	200037b4 	.word	0x200037b4
    7810:	20003774 	.word	0x20003774
    7814:	0000528f 	.word	0x0000528f
    7818:	000035cd 	.word	0x000035cd
    781c:	20000024 	.word	0x20000024
    7820:	000035ad 	.word	0x000035ad
    7824:	00003bcd 	.word	0x00003bcd
    7828:	200037bc 	.word	0x200037bc
    782c:	200036e0 	.word	0x200036e0
    7830:	000051df 	.word	0x000051df
    7834:	200036dc 	.word	0x200036dc
    7838:	200037c8 	.word	0x200037c8
    783c:	00008019 	.word	0x00008019
    7840:	200037c4 	.word	0x200037c4
    7844:	0000786d 	.word	0x0000786d
    7848:	00005401 	.word	0x00005401
    784c:	0000543d 	.word	0x0000543d

00007850 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    7850:	b580      	push	{r7, lr}
    7852:	b082      	sub	sp, #8
    7854:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    7856:	4b04      	ldr	r3, [pc, #16]	; (7868 <xTaskGetTickCount+0x18>)
    7858:	681b      	ldr	r3, [r3, #0]
    785a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    785c:	687b      	ldr	r3, [r7, #4]
}
    785e:	0018      	movs	r0, r3
    7860:	46bd      	mov	sp, r7
    7862:	b002      	add	sp, #8
    7864:	bd80      	pop	{r7, pc}
    7866:	46c0      	nop			; (mov r8, r8)
    7868:	200037b8 	.word	0x200037b8

0000786c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    786c:	b580      	push	{r7, lr}
    786e:	b086      	sub	sp, #24
    7870:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    7872:	2300      	movs	r3, #0
    7874:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
    7876:	4b64      	ldr	r3, [pc, #400]	; (7a08 <xTaskIncrementTick+0x19c>)
    7878:	681b      	ldr	r3, [r3, #0]
    787a:	2b01      	cmp	r3, #1
    787c:	d003      	beq.n	7886 <xTaskIncrementTick+0x1a>
    787e:	4b63      	ldr	r3, [pc, #396]	; (7a0c <xTaskIncrementTick+0x1a0>)
    7880:	681b      	ldr	r3, [r3, #0]
    7882:	2b00      	cmp	r3, #0
    7884:	d107      	bne.n	7896 <xTaskIncrementTick+0x2a>
    7886:	4b62      	ldr	r3, [pc, #392]	; (7a10 <xTaskIncrementTick+0x1a4>)
    7888:	681b      	ldr	r3, [r3, #0]
    788a:	1c5a      	adds	r2, r3, #1
    788c:	4b60      	ldr	r3, [pc, #384]	; (7a10 <xTaskIncrementTick+0x1a4>)
    788e:	601a      	str	r2, [r3, #0]
    7890:	2000      	movs	r0, #0
    7892:	4b60      	ldr	r3, [pc, #384]	; (7a14 <xTaskIncrementTick+0x1a8>)
    7894:	4798      	blx	r3
    7896:	4b5c      	ldr	r3, [pc, #368]	; (7a08 <xTaskIncrementTick+0x19c>)
    7898:	681b      	ldr	r3, [r3, #0]
    789a:	2b00      	cmp	r3, #0
    789c:	d106      	bne.n	78ac <xTaskIncrementTick+0x40>
    789e:	4b5e      	ldr	r3, [pc, #376]	; (7a18 <xTaskIncrementTick+0x1ac>)
    78a0:	681b      	ldr	r3, [r3, #0]
    78a2:	3301      	adds	r3, #1
    78a4:	0019      	movs	r1, r3
    78a6:	2003      	movs	r0, #3
    78a8:	4b5c      	ldr	r3, [pc, #368]	; (7a1c <xTaskIncrementTick+0x1b0>)
    78aa:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    78ac:	4b56      	ldr	r3, [pc, #344]	; (7a08 <xTaskIncrementTick+0x19c>)
    78ae:	681b      	ldr	r3, [r3, #0]
    78b0:	2b00      	cmp	r3, #0
    78b2:	d000      	beq.n	78b6 <xTaskIncrementTick+0x4a>
    78b4:	e098      	b.n	79e8 <xTaskIncrementTick+0x17c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    78b6:	4b58      	ldr	r3, [pc, #352]	; (7a18 <xTaskIncrementTick+0x1ac>)
    78b8:	681b      	ldr	r3, [r3, #0]
    78ba:	3301      	adds	r3, #1
    78bc:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    78be:	4b56      	ldr	r3, [pc, #344]	; (7a18 <xTaskIncrementTick+0x1ac>)
    78c0:	693a      	ldr	r2, [r7, #16]
    78c2:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    78c4:	693b      	ldr	r3, [r7, #16]
    78c6:	2b00      	cmp	r3, #0
    78c8:	d117      	bne.n	78fa <xTaskIncrementTick+0x8e>
		{
			taskSWITCH_DELAYED_LISTS();
    78ca:	4b55      	ldr	r3, [pc, #340]	; (7a20 <xTaskIncrementTick+0x1b4>)
    78cc:	681b      	ldr	r3, [r3, #0]
    78ce:	681b      	ldr	r3, [r3, #0]
    78d0:	2b00      	cmp	r3, #0
    78d2:	d001      	beq.n	78d8 <xTaskIncrementTick+0x6c>
    78d4:	b672      	cpsid	i
    78d6:	e7fe      	b.n	78d6 <xTaskIncrementTick+0x6a>
    78d8:	4b51      	ldr	r3, [pc, #324]	; (7a20 <xTaskIncrementTick+0x1b4>)
    78da:	681b      	ldr	r3, [r3, #0]
    78dc:	60fb      	str	r3, [r7, #12]
    78de:	4b51      	ldr	r3, [pc, #324]	; (7a24 <xTaskIncrementTick+0x1b8>)
    78e0:	681a      	ldr	r2, [r3, #0]
    78e2:	4b4f      	ldr	r3, [pc, #316]	; (7a20 <xTaskIncrementTick+0x1b4>)
    78e4:	601a      	str	r2, [r3, #0]
    78e6:	4b4f      	ldr	r3, [pc, #316]	; (7a24 <xTaskIncrementTick+0x1b8>)
    78e8:	68fa      	ldr	r2, [r7, #12]
    78ea:	601a      	str	r2, [r3, #0]
    78ec:	4b4e      	ldr	r3, [pc, #312]	; (7a28 <xTaskIncrementTick+0x1bc>)
    78ee:	681b      	ldr	r3, [r3, #0]
    78f0:	1c5a      	adds	r2, r3, #1
    78f2:	4b4d      	ldr	r3, [pc, #308]	; (7a28 <xTaskIncrementTick+0x1bc>)
    78f4:	601a      	str	r2, [r3, #0]
    78f6:	4b4d      	ldr	r3, [pc, #308]	; (7a2c <xTaskIncrementTick+0x1c0>)
    78f8:	4798      	blx	r3

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    78fa:	4b4d      	ldr	r3, [pc, #308]	; (7a30 <xTaskIncrementTick+0x1c4>)
    78fc:	681b      	ldr	r3, [r3, #0]
    78fe:	693a      	ldr	r2, [r7, #16]
    7900:	429a      	cmp	r2, r3
    7902:	d363      	bcc.n	79cc <xTaskIncrementTick+0x160>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7904:	4b46      	ldr	r3, [pc, #280]	; (7a20 <xTaskIncrementTick+0x1b4>)
    7906:	681b      	ldr	r3, [r3, #0]
    7908:	681b      	ldr	r3, [r3, #0]
    790a:	2b00      	cmp	r3, #0
    790c:	d101      	bne.n	7912 <xTaskIncrementTick+0xa6>
    790e:	2301      	movs	r3, #1
    7910:	e000      	b.n	7914 <xTaskIncrementTick+0xa8>
    7912:	2300      	movs	r3, #0
    7914:	2b00      	cmp	r3, #0
    7916:	d004      	beq.n	7922 <xTaskIncrementTick+0xb6>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    7918:	4b45      	ldr	r3, [pc, #276]	; (7a30 <xTaskIncrementTick+0x1c4>)
    791a:	2201      	movs	r2, #1
    791c:	4252      	negs	r2, r2
    791e:	601a      	str	r2, [r3, #0]
					break;
    7920:	e054      	b.n	79cc <xTaskIncrementTick+0x160>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7922:	4b3f      	ldr	r3, [pc, #252]	; (7a20 <xTaskIncrementTick+0x1b4>)
    7924:	681b      	ldr	r3, [r3, #0]
    7926:	68db      	ldr	r3, [r3, #12]
    7928:	68db      	ldr	r3, [r3, #12]
    792a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    792c:	68bb      	ldr	r3, [r7, #8]
    792e:	685b      	ldr	r3, [r3, #4]
    7930:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    7932:	693a      	ldr	r2, [r7, #16]
    7934:	687b      	ldr	r3, [r7, #4]
    7936:	429a      	cmp	r2, r3
    7938:	d203      	bcs.n	7942 <xTaskIncrementTick+0xd6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    793a:	4b3d      	ldr	r3, [pc, #244]	; (7a30 <xTaskIncrementTick+0x1c4>)
    793c:	687a      	ldr	r2, [r7, #4]
    793e:	601a      	str	r2, [r3, #0]
						break;
    7940:	e044      	b.n	79cc <xTaskIncrementTick+0x160>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7942:	68bb      	ldr	r3, [r7, #8]
    7944:	3304      	adds	r3, #4
    7946:	0018      	movs	r0, r3
    7948:	4b3a      	ldr	r3, [pc, #232]	; (7a34 <xTaskIncrementTick+0x1c8>)
    794a:	4798      	blx	r3

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    794c:	68bb      	ldr	r3, [r7, #8]
    794e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7950:	2b00      	cmp	r3, #0
    7952:	d004      	beq.n	795e <xTaskIncrementTick+0xf2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    7954:	68bb      	ldr	r3, [r7, #8]
    7956:	3318      	adds	r3, #24
    7958:	0018      	movs	r0, r3
    795a:	4b36      	ldr	r3, [pc, #216]	; (7a34 <xTaskIncrementTick+0x1c8>)
    795c:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    795e:	68bb      	ldr	r3, [r7, #8]
    7960:	0018      	movs	r0, r3
    7962:	4b35      	ldr	r3, [pc, #212]	; (7a38 <xTaskIncrementTick+0x1cc>)
    7964:	4798      	blx	r3
    7966:	0003      	movs	r3, r0
    7968:	001a      	movs	r2, r3
    796a:	4b34      	ldr	r3, [pc, #208]	; (7a3c <xTaskIncrementTick+0x1d0>)
    796c:	881b      	ldrh	r3, [r3, #0]
    796e:	4013      	ands	r3, r2
    7970:	b29b      	uxth	r3, r3
    7972:	2b00      	cmp	r3, #0
    7974:	d008      	beq.n	7988 <xTaskIncrementTick+0x11c>
    7976:	68bb      	ldr	r3, [r7, #8]
    7978:	0018      	movs	r0, r3
    797a:	4b31      	ldr	r3, [pc, #196]	; (7a40 <xTaskIncrementTick+0x1d4>)
    797c:	4798      	blx	r3
    797e:	0003      	movs	r3, r0
    7980:	b2db      	uxtb	r3, r3
    7982:	0018      	movs	r0, r3
    7984:	4b2f      	ldr	r3, [pc, #188]	; (7a44 <xTaskIncrementTick+0x1d8>)
    7986:	4798      	blx	r3
    7988:	68bb      	ldr	r3, [r7, #8]
    798a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    798c:	4b2e      	ldr	r3, [pc, #184]	; (7a48 <xTaskIncrementTick+0x1dc>)
    798e:	681b      	ldr	r3, [r3, #0]
    7990:	429a      	cmp	r2, r3
    7992:	d903      	bls.n	799c <xTaskIncrementTick+0x130>
    7994:	68bb      	ldr	r3, [r7, #8]
    7996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7998:	4b2b      	ldr	r3, [pc, #172]	; (7a48 <xTaskIncrementTick+0x1dc>)
    799a:	601a      	str	r2, [r3, #0]
    799c:	68bb      	ldr	r3, [r7, #8]
    799e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79a0:	0013      	movs	r3, r2
    79a2:	009b      	lsls	r3, r3, #2
    79a4:	189b      	adds	r3, r3, r2
    79a6:	009b      	lsls	r3, r3, #2
    79a8:	4a28      	ldr	r2, [pc, #160]	; (7a4c <xTaskIncrementTick+0x1e0>)
    79aa:	189a      	adds	r2, r3, r2
    79ac:	68bb      	ldr	r3, [r7, #8]
    79ae:	3304      	adds	r3, #4
    79b0:	0019      	movs	r1, r3
    79b2:	0010      	movs	r0, r2
    79b4:	4b26      	ldr	r3, [pc, #152]	; (7a50 <xTaskIncrementTick+0x1e4>)
    79b6:	4798      	blx	r3
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    79b8:	68bb      	ldr	r3, [r7, #8]
    79ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79bc:	4b25      	ldr	r3, [pc, #148]	; (7a54 <xTaskIncrementTick+0x1e8>)
    79be:	681b      	ldr	r3, [r3, #0]
    79c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    79c2:	429a      	cmp	r2, r3
    79c4:	d39e      	bcc.n	7904 <xTaskIncrementTick+0x98>
						{
							xSwitchRequired = pdTRUE;
    79c6:	2301      	movs	r3, #1
    79c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    79ca:	e79b      	b.n	7904 <xTaskIncrementTick+0x98>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    79cc:	4b21      	ldr	r3, [pc, #132]	; (7a54 <xTaskIncrementTick+0x1e8>)
    79ce:	681b      	ldr	r3, [r3, #0]
    79d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    79d2:	491e      	ldr	r1, [pc, #120]	; (7a4c <xTaskIncrementTick+0x1e0>)
    79d4:	0013      	movs	r3, r2
    79d6:	009b      	lsls	r3, r3, #2
    79d8:	189b      	adds	r3, r3, r2
    79da:	009b      	lsls	r3, r3, #2
    79dc:	585b      	ldr	r3, [r3, r1]
    79de:	2b01      	cmp	r3, #1
    79e0:	d907      	bls.n	79f2 <xTaskIncrementTick+0x186>
			{
				xSwitchRequired = pdTRUE;
    79e2:	2301      	movs	r3, #1
    79e4:	617b      	str	r3, [r7, #20]
    79e6:	e004      	b.n	79f2 <xTaskIncrementTick+0x186>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    79e8:	4b08      	ldr	r3, [pc, #32]	; (7a0c <xTaskIncrementTick+0x1a0>)
    79ea:	681b      	ldr	r3, [r3, #0]
    79ec:	1c5a      	adds	r2, r3, #1
    79ee:	4b07      	ldr	r3, [pc, #28]	; (7a0c <xTaskIncrementTick+0x1a0>)
    79f0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    79f2:	4b19      	ldr	r3, [pc, #100]	; (7a58 <xTaskIncrementTick+0x1ec>)
    79f4:	681b      	ldr	r3, [r3, #0]
    79f6:	2b00      	cmp	r3, #0
    79f8:	d001      	beq.n	79fe <xTaskIncrementTick+0x192>
		{
			xSwitchRequired = pdTRUE;
    79fa:	2301      	movs	r3, #1
    79fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    79fe:	697b      	ldr	r3, [r7, #20]
}
    7a00:	0018      	movs	r0, r3
    7a02:	46bd      	mov	sp, r7
    7a04:	b006      	add	sp, #24
    7a06:	bd80      	pop	{r7, pc}
    7a08:	200037dc 	.word	0x200037dc
    7a0c:	200037c4 	.word	0x200037c4
    7a10:	2000033c 	.word	0x2000033c
    7a14:	000050a9 	.word	0x000050a9
    7a18:	200037b8 	.word	0x200037b8
    7a1c:	0000411d 	.word	0x0000411d
    7a20:	2000376c 	.word	0x2000376c
    7a24:	20003770 	.word	0x20003770
    7a28:	200037cc 	.word	0x200037cc
    7a2c:	00008019 	.word	0x00008019
    7a30:	200037d4 	.word	0x200037d4
    7a34:	0000528f 	.word	0x0000528f
    7a38:	000035cd 	.word	0x000035cd
    7a3c:	20000024 	.word	0x20000024
    7a40:	000035ad 	.word	0x000035ad
    7a44:	00003bcd 	.word	0x00003bcd
    7a48:	200037bc 	.word	0x200037bc
    7a4c:	200036e0 	.word	0x200036e0
    7a50:	000051df 	.word	0x000051df
    7a54:	200036dc 	.word	0x200036dc
    7a58:	200037c8 	.word	0x200037c8

00007a5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    7a5c:	b580      	push	{r7, lr}
    7a5e:	b082      	sub	sp, #8
    7a60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    7a62:	4b3a      	ldr	r3, [pc, #232]	; (7b4c <vTaskSwitchContext+0xf0>)
    7a64:	681b      	ldr	r3, [r3, #0]
    7a66:	2b00      	cmp	r3, #0
    7a68:	d003      	beq.n	7a72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    7a6a:	4b39      	ldr	r3, [pc, #228]	; (7b50 <vTaskSwitchContext+0xf4>)
    7a6c:	2201      	movs	r2, #1
    7a6e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    7a70:	e067      	b.n	7b42 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
    7a72:	4b37      	ldr	r3, [pc, #220]	; (7b50 <vTaskSwitchContext+0xf4>)
    7a74:	2200      	movs	r2, #0
    7a76:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
    7a78:	4b36      	ldr	r3, [pc, #216]	; (7b54 <vTaskSwitchContext+0xf8>)
    7a7a:	681b      	ldr	r3, [r3, #0]
    7a7c:	681a      	ldr	r2, [r3, #0]
    7a7e:	4b35      	ldr	r3, [pc, #212]	; (7b54 <vTaskSwitchContext+0xf8>)
    7a80:	681b      	ldr	r3, [r3, #0]
    7a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7a84:	429a      	cmp	r2, r3
    7a86:	d808      	bhi.n	7a9a <vTaskSwitchContext+0x3e>
    7a88:	4b32      	ldr	r3, [pc, #200]	; (7b54 <vTaskSwitchContext+0xf8>)
    7a8a:	681a      	ldr	r2, [r3, #0]
    7a8c:	4b31      	ldr	r3, [pc, #196]	; (7b54 <vTaskSwitchContext+0xf8>)
    7a8e:	681b      	ldr	r3, [r3, #0]
    7a90:	3334      	adds	r3, #52	; 0x34
    7a92:	0019      	movs	r1, r3
    7a94:	0010      	movs	r0, r2
    7a96:	4b30      	ldr	r3, [pc, #192]	; (7b58 <vTaskSwitchContext+0xfc>)
    7a98:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    7a9a:	4b30      	ldr	r3, [pc, #192]	; (7b5c <vTaskSwitchContext+0x100>)
    7a9c:	681b      	ldr	r3, [r3, #0]
    7a9e:	607b      	str	r3, [r7, #4]
    7aa0:	e007      	b.n	7ab2 <vTaskSwitchContext+0x56>
    7aa2:	687b      	ldr	r3, [r7, #4]
    7aa4:	2b00      	cmp	r3, #0
    7aa6:	d101      	bne.n	7aac <vTaskSwitchContext+0x50>
    7aa8:	b672      	cpsid	i
    7aaa:	e7fe      	b.n	7aaa <vTaskSwitchContext+0x4e>
    7aac:	687b      	ldr	r3, [r7, #4]
    7aae:	3b01      	subs	r3, #1
    7ab0:	607b      	str	r3, [r7, #4]
    7ab2:	492b      	ldr	r1, [pc, #172]	; (7b60 <vTaskSwitchContext+0x104>)
    7ab4:	687a      	ldr	r2, [r7, #4]
    7ab6:	0013      	movs	r3, r2
    7ab8:	009b      	lsls	r3, r3, #2
    7aba:	189b      	adds	r3, r3, r2
    7abc:	009b      	lsls	r3, r3, #2
    7abe:	585b      	ldr	r3, [r3, r1]
    7ac0:	2b00      	cmp	r3, #0
    7ac2:	d0ee      	beq.n	7aa2 <vTaskSwitchContext+0x46>
    7ac4:	687a      	ldr	r2, [r7, #4]
    7ac6:	0013      	movs	r3, r2
    7ac8:	009b      	lsls	r3, r3, #2
    7aca:	189b      	adds	r3, r3, r2
    7acc:	009b      	lsls	r3, r3, #2
    7ace:	4a24      	ldr	r2, [pc, #144]	; (7b60 <vTaskSwitchContext+0x104>)
    7ad0:	189b      	adds	r3, r3, r2
    7ad2:	603b      	str	r3, [r7, #0]
    7ad4:	683b      	ldr	r3, [r7, #0]
    7ad6:	685b      	ldr	r3, [r3, #4]
    7ad8:	685a      	ldr	r2, [r3, #4]
    7ada:	683b      	ldr	r3, [r7, #0]
    7adc:	605a      	str	r2, [r3, #4]
    7ade:	683b      	ldr	r3, [r7, #0]
    7ae0:	685a      	ldr	r2, [r3, #4]
    7ae2:	683b      	ldr	r3, [r7, #0]
    7ae4:	3308      	adds	r3, #8
    7ae6:	429a      	cmp	r2, r3
    7ae8:	d104      	bne.n	7af4 <vTaskSwitchContext+0x98>
    7aea:	683b      	ldr	r3, [r7, #0]
    7aec:	685b      	ldr	r3, [r3, #4]
    7aee:	685a      	ldr	r2, [r3, #4]
    7af0:	683b      	ldr	r3, [r7, #0]
    7af2:	605a      	str	r2, [r3, #4]
    7af4:	683b      	ldr	r3, [r7, #0]
    7af6:	685b      	ldr	r3, [r3, #4]
    7af8:	68da      	ldr	r2, [r3, #12]
    7afa:	4b16      	ldr	r3, [pc, #88]	; (7b54 <vTaskSwitchContext+0xf8>)
    7afc:	601a      	str	r2, [r3, #0]
    7afe:	4b17      	ldr	r3, [pc, #92]	; (7b5c <vTaskSwitchContext+0x100>)
    7b00:	687a      	ldr	r2, [r7, #4]
    7b02:	601a      	str	r2, [r3, #0]
		traceTASK_SWITCHED_IN();
    7b04:	4b17      	ldr	r3, [pc, #92]	; (7b64 <vTaskSwitchContext+0x108>)
    7b06:	2201      	movs	r2, #1
    7b08:	601a      	str	r2, [r3, #0]
    7b0a:	4b17      	ldr	r3, [pc, #92]	; (7b68 <vTaskSwitchContext+0x10c>)
    7b0c:	4798      	blx	r3
    7b0e:	0003      	movs	r3, r0
    7b10:	0018      	movs	r0, r3
    7b12:	4b16      	ldr	r3, [pc, #88]	; (7b6c <vTaskSwitchContext+0x110>)
    7b14:	4798      	blx	r3
    7b16:	0003      	movs	r3, r0
    7b18:	001a      	movs	r2, r3
    7b1a:	4b15      	ldr	r3, [pc, #84]	; (7b70 <vTaskSwitchContext+0x114>)
    7b1c:	881b      	ldrh	r3, [r3, #0]
    7b1e:	4013      	ands	r3, r2
    7b20:	b29b      	uxth	r3, r3
    7b22:	2b00      	cmp	r3, #0
    7b24:	d00a      	beq.n	7b3c <vTaskSwitchContext+0xe0>
    7b26:	4b10      	ldr	r3, [pc, #64]	; (7b68 <vTaskSwitchContext+0x10c>)
    7b28:	4798      	blx	r3
    7b2a:	0003      	movs	r3, r0
    7b2c:	0018      	movs	r0, r3
    7b2e:	4b11      	ldr	r3, [pc, #68]	; (7b74 <vTaskSwitchContext+0x118>)
    7b30:	4798      	blx	r3
    7b32:	0003      	movs	r3, r0
    7b34:	b2db      	uxtb	r3, r3
    7b36:	0018      	movs	r0, r3
    7b38:	4b0f      	ldr	r3, [pc, #60]	; (7b78 <vTaskSwitchContext+0x11c>)
    7b3a:	4798      	blx	r3
    7b3c:	4b09      	ldr	r3, [pc, #36]	; (7b64 <vTaskSwitchContext+0x108>)
    7b3e:	2202      	movs	r2, #2
    7b40:	601a      	str	r2, [r3, #0]
}
    7b42:	46c0      	nop			; (mov r8, r8)
    7b44:	46bd      	mov	sp, r7
    7b46:	b002      	add	sp, #8
    7b48:	bd80      	pop	{r7, pc}
    7b4a:	46c0      	nop			; (mov r8, r8)
    7b4c:	200037dc 	.word	0x200037dc
    7b50:	200037c8 	.word	0x200037c8
    7b54:	200036dc 	.word	0x200036dc
    7b58:	0000bfdd 	.word	0x0000bfdd
    7b5c:	200037bc 	.word	0x200037bc
    7b60:	200036e0 	.word	0x200036e0
    7b64:	20000348 	.word	0x20000348
    7b68:	0000372d 	.word	0x0000372d
    7b6c:	000035cd 	.word	0x000035cd
    7b70:	20000024 	.word	0x20000024
    7b74:	000035ad 	.word	0x000035ad
    7b78:	00004219 	.word	0x00004219

00007b7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    7b7c:	b580      	push	{r7, lr}
    7b7e:	b082      	sub	sp, #8
    7b80:	af00      	add	r7, sp, #0
    7b82:	6078      	str	r0, [r7, #4]
    7b84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
    7b86:	687b      	ldr	r3, [r7, #4]
    7b88:	2b00      	cmp	r3, #0
    7b8a:	d101      	bne.n	7b90 <vTaskPlaceOnEventList+0x14>
    7b8c:	b672      	cpsid	i
    7b8e:	e7fe      	b.n	7b8e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    7b90:	4b08      	ldr	r3, [pc, #32]	; (7bb4 <vTaskPlaceOnEventList+0x38>)
    7b92:	681b      	ldr	r3, [r3, #0]
    7b94:	3318      	adds	r3, #24
    7b96:	001a      	movs	r2, r3
    7b98:	687b      	ldr	r3, [r7, #4]
    7b9a:	0011      	movs	r1, r2
    7b9c:	0018      	movs	r0, r3
    7b9e:	4b06      	ldr	r3, [pc, #24]	; (7bb8 <vTaskPlaceOnEventList+0x3c>)
    7ba0:	4798      	blx	r3

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    7ba2:	683b      	ldr	r3, [r7, #0]
    7ba4:	2101      	movs	r1, #1
    7ba6:	0018      	movs	r0, r3
    7ba8:	4b04      	ldr	r3, [pc, #16]	; (7bbc <vTaskPlaceOnEventList+0x40>)
    7baa:	4798      	blx	r3
}
    7bac:	46c0      	nop			; (mov r8, r8)
    7bae:	46bd      	mov	sp, r7
    7bb0:	b002      	add	sp, #8
    7bb2:	bd80      	pop	{r7, pc}
    7bb4:	200036dc 	.word	0x200036dc
    7bb8:	00005223 	.word	0x00005223
    7bbc:	0000856d 	.word	0x0000856d

00007bc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    7bc0:	b580      	push	{r7, lr}
    7bc2:	b084      	sub	sp, #16
    7bc4:	af00      	add	r7, sp, #0
    7bc6:	60f8      	str	r0, [r7, #12]
    7bc8:	60b9      	str	r1, [r7, #8]
    7bca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
    7bcc:	68fb      	ldr	r3, [r7, #12]
    7bce:	2b00      	cmp	r3, #0
    7bd0:	d101      	bne.n	7bd6 <vTaskPlaceOnEventListRestricted+0x16>
    7bd2:	b672      	cpsid	i
    7bd4:	e7fe      	b.n	7bd4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    7bd6:	4b28      	ldr	r3, [pc, #160]	; (7c78 <vTaskPlaceOnEventListRestricted+0xb8>)
    7bd8:	681b      	ldr	r3, [r3, #0]
    7bda:	3318      	adds	r3, #24
    7bdc:	001a      	movs	r2, r3
    7bde:	68fb      	ldr	r3, [r7, #12]
    7be0:	0011      	movs	r1, r2
    7be2:	0018      	movs	r0, r3
    7be4:	4b25      	ldr	r3, [pc, #148]	; (7c7c <vTaskPlaceOnEventListRestricted+0xbc>)
    7be6:	4798      	blx	r3

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
    7be8:	687b      	ldr	r3, [r7, #4]
    7bea:	2b00      	cmp	r3, #0
    7bec:	d002      	beq.n	7bf4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
    7bee:	2301      	movs	r3, #1
    7bf0:	425b      	negs	r3, r3
    7bf2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
    7bf4:	4b20      	ldr	r3, [pc, #128]	; (7c78 <vTaskPlaceOnEventListRestricted+0xb8>)
    7bf6:	681b      	ldr	r3, [r3, #0]
    7bf8:	0018      	movs	r0, r3
    7bfa:	4b21      	ldr	r3, [pc, #132]	; (7c80 <vTaskPlaceOnEventListRestricted+0xc0>)
    7bfc:	4798      	blx	r3
    7bfe:	0003      	movs	r3, r0
    7c00:	001a      	movs	r2, r3
    7c02:	4b20      	ldr	r3, [pc, #128]	; (7c84 <vTaskPlaceOnEventListRestricted+0xc4>)
    7c04:	881b      	ldrh	r3, [r3, #0]
    7c06:	4013      	ands	r3, r2
    7c08:	b29b      	uxth	r3, r3
    7c0a:	2b00      	cmp	r3, #0
    7c0c:	d011      	beq.n	7c32 <vTaskPlaceOnEventListRestricted+0x72>
    7c0e:	4b1e      	ldr	r3, [pc, #120]	; (7c88 <vTaskPlaceOnEventListRestricted+0xc8>)
    7c10:	681a      	ldr	r2, [r3, #0]
    7c12:	68bb      	ldr	r3, [r7, #8]
    7c14:	18d3      	adds	r3, r2, r3
    7c16:	0019      	movs	r1, r3
    7c18:	2088      	movs	r0, #136	; 0x88
    7c1a:	4b1c      	ldr	r3, [pc, #112]	; (7c8c <vTaskPlaceOnEventListRestricted+0xcc>)
    7c1c:	4798      	blx	r3
    7c1e:	4b16      	ldr	r3, [pc, #88]	; (7c78 <vTaskPlaceOnEventListRestricted+0xb8>)
    7c20:	681b      	ldr	r3, [r3, #0]
    7c22:	0018      	movs	r0, r3
    7c24:	4b1a      	ldr	r3, [pc, #104]	; (7c90 <vTaskPlaceOnEventListRestricted+0xd0>)
    7c26:	4798      	blx	r3
    7c28:	0003      	movs	r3, r0
    7c2a:	b2db      	uxtb	r3, r3
    7c2c:	0018      	movs	r0, r3
    7c2e:	4b19      	ldr	r3, [pc, #100]	; (7c94 <vTaskPlaceOnEventListRestricted+0xd4>)
    7c30:	4798      	blx	r3
    7c32:	4b19      	ldr	r3, [pc, #100]	; (7c98 <vTaskPlaceOnEventListRestricted+0xd8>)
    7c34:	4798      	blx	r3
    7c36:	0003      	movs	r3, r0
    7c38:	0018      	movs	r0, r3
    7c3a:	4b11      	ldr	r3, [pc, #68]	; (7c80 <vTaskPlaceOnEventListRestricted+0xc0>)
    7c3c:	4798      	blx	r3
    7c3e:	0003      	movs	r3, r0
    7c40:	001a      	movs	r2, r3
    7c42:	4b10      	ldr	r3, [pc, #64]	; (7c84 <vTaskPlaceOnEventListRestricted+0xc4>)
    7c44:	881b      	ldrh	r3, [r3, #0]
    7c46:	4013      	ands	r3, r2
    7c48:	b29b      	uxth	r3, r3
    7c4a:	2b00      	cmp	r3, #0
    7c4c:	d00a      	beq.n	7c64 <vTaskPlaceOnEventListRestricted+0xa4>
    7c4e:	4b12      	ldr	r3, [pc, #72]	; (7c98 <vTaskPlaceOnEventListRestricted+0xd8>)
    7c50:	4798      	blx	r3
    7c52:	0003      	movs	r3, r0
    7c54:	0018      	movs	r0, r3
    7c56:	4b0e      	ldr	r3, [pc, #56]	; (7c90 <vTaskPlaceOnEventListRestricted+0xd0>)
    7c58:	4798      	blx	r3
    7c5a:	0003      	movs	r3, r0
    7c5c:	b2db      	uxtb	r3, r3
    7c5e:	0018      	movs	r0, r3
    7c60:	4b0c      	ldr	r3, [pc, #48]	; (7c94 <vTaskPlaceOnEventListRestricted+0xd4>)
    7c62:	4798      	blx	r3
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    7c64:	687a      	ldr	r2, [r7, #4]
    7c66:	68bb      	ldr	r3, [r7, #8]
    7c68:	0011      	movs	r1, r2
    7c6a:	0018      	movs	r0, r3
    7c6c:	4b0b      	ldr	r3, [pc, #44]	; (7c9c <vTaskPlaceOnEventListRestricted+0xdc>)
    7c6e:	4798      	blx	r3
	}
    7c70:	46c0      	nop			; (mov r8, r8)
    7c72:	46bd      	mov	sp, r7
    7c74:	b004      	add	sp, #16
    7c76:	bd80      	pop	{r7, pc}
    7c78:	200036dc 	.word	0x200036dc
    7c7c:	000051df 	.word	0x000051df
    7c80:	000035cd 	.word	0x000035cd
    7c84:	20000024 	.word	0x20000024
    7c88:	200037b8 	.word	0x200037b8
    7c8c:	0000411d 	.word	0x0000411d
    7c90:	000035ad 	.word	0x000035ad
    7c94:	000045ad 	.word	0x000045ad
    7c98:	0000372d 	.word	0x0000372d
    7c9c:	0000856d 	.word	0x0000856d

00007ca0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    7ca0:	b580      	push	{r7, lr}
    7ca2:	b084      	sub	sp, #16
    7ca4:	af00      	add	r7, sp, #0
    7ca6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    7ca8:	687b      	ldr	r3, [r7, #4]
    7caa:	68db      	ldr	r3, [r3, #12]
    7cac:	68db      	ldr	r3, [r3, #12]
    7cae:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
    7cb0:	68bb      	ldr	r3, [r7, #8]
    7cb2:	2b00      	cmp	r3, #0
    7cb4:	d101      	bne.n	7cba <xTaskRemoveFromEventList+0x1a>
    7cb6:	b672      	cpsid	i
    7cb8:	e7fe      	b.n	7cb8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    7cba:	68bb      	ldr	r3, [r7, #8]
    7cbc:	3318      	adds	r3, #24
    7cbe:	0018      	movs	r0, r3
    7cc0:	4b2a      	ldr	r3, [pc, #168]	; (7d6c <xTaskRemoveFromEventList+0xcc>)
    7cc2:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7cc4:	4b2a      	ldr	r3, [pc, #168]	; (7d70 <xTaskRemoveFromEventList+0xd0>)
    7cc6:	681b      	ldr	r3, [r3, #0]
    7cc8:	2b00      	cmp	r3, #0
    7cca:	d132      	bne.n	7d32 <xTaskRemoveFromEventList+0x92>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    7ccc:	68bb      	ldr	r3, [r7, #8]
    7cce:	3304      	adds	r3, #4
    7cd0:	0018      	movs	r0, r3
    7cd2:	4b26      	ldr	r3, [pc, #152]	; (7d6c <xTaskRemoveFromEventList+0xcc>)
    7cd4:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    7cd6:	68bb      	ldr	r3, [r7, #8]
    7cd8:	0018      	movs	r0, r3
    7cda:	4b26      	ldr	r3, [pc, #152]	; (7d74 <xTaskRemoveFromEventList+0xd4>)
    7cdc:	4798      	blx	r3
    7cde:	0003      	movs	r3, r0
    7ce0:	001a      	movs	r2, r3
    7ce2:	4b25      	ldr	r3, [pc, #148]	; (7d78 <xTaskRemoveFromEventList+0xd8>)
    7ce4:	881b      	ldrh	r3, [r3, #0]
    7ce6:	4013      	ands	r3, r2
    7ce8:	b29b      	uxth	r3, r3
    7cea:	2b00      	cmp	r3, #0
    7cec:	d008      	beq.n	7d00 <xTaskRemoveFromEventList+0x60>
    7cee:	68bb      	ldr	r3, [r7, #8]
    7cf0:	0018      	movs	r0, r3
    7cf2:	4b22      	ldr	r3, [pc, #136]	; (7d7c <xTaskRemoveFromEventList+0xdc>)
    7cf4:	4798      	blx	r3
    7cf6:	0003      	movs	r3, r0
    7cf8:	b2db      	uxtb	r3, r3
    7cfa:	0018      	movs	r0, r3
    7cfc:	4b20      	ldr	r3, [pc, #128]	; (7d80 <xTaskRemoveFromEventList+0xe0>)
    7cfe:	4798      	blx	r3
    7d00:	68bb      	ldr	r3, [r7, #8]
    7d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d04:	4b1f      	ldr	r3, [pc, #124]	; (7d84 <xTaskRemoveFromEventList+0xe4>)
    7d06:	681b      	ldr	r3, [r3, #0]
    7d08:	429a      	cmp	r2, r3
    7d0a:	d903      	bls.n	7d14 <xTaskRemoveFromEventList+0x74>
    7d0c:	68bb      	ldr	r3, [r7, #8]
    7d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d10:	4b1c      	ldr	r3, [pc, #112]	; (7d84 <xTaskRemoveFromEventList+0xe4>)
    7d12:	601a      	str	r2, [r3, #0]
    7d14:	68bb      	ldr	r3, [r7, #8]
    7d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d18:	0013      	movs	r3, r2
    7d1a:	009b      	lsls	r3, r3, #2
    7d1c:	189b      	adds	r3, r3, r2
    7d1e:	009b      	lsls	r3, r3, #2
    7d20:	4a19      	ldr	r2, [pc, #100]	; (7d88 <xTaskRemoveFromEventList+0xe8>)
    7d22:	189a      	adds	r2, r3, r2
    7d24:	68bb      	ldr	r3, [r7, #8]
    7d26:	3304      	adds	r3, #4
    7d28:	0019      	movs	r1, r3
    7d2a:	0010      	movs	r0, r2
    7d2c:	4b17      	ldr	r3, [pc, #92]	; (7d8c <xTaskRemoveFromEventList+0xec>)
    7d2e:	4798      	blx	r3
    7d30:	e007      	b.n	7d42 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    7d32:	68bb      	ldr	r3, [r7, #8]
    7d34:	3318      	adds	r3, #24
    7d36:	001a      	movs	r2, r3
    7d38:	4b15      	ldr	r3, [pc, #84]	; (7d90 <xTaskRemoveFromEventList+0xf0>)
    7d3a:	0011      	movs	r1, r2
    7d3c:	0018      	movs	r0, r3
    7d3e:	4b13      	ldr	r3, [pc, #76]	; (7d8c <xTaskRemoveFromEventList+0xec>)
    7d40:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    7d42:	68bb      	ldr	r3, [r7, #8]
    7d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7d46:	4b13      	ldr	r3, [pc, #76]	; (7d94 <xTaskRemoveFromEventList+0xf4>)
    7d48:	681b      	ldr	r3, [r3, #0]
    7d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7d4c:	429a      	cmp	r2, r3
    7d4e:	d905      	bls.n	7d5c <xTaskRemoveFromEventList+0xbc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    7d50:	2301      	movs	r3, #1
    7d52:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    7d54:	4b10      	ldr	r3, [pc, #64]	; (7d98 <xTaskRemoveFromEventList+0xf8>)
    7d56:	2201      	movs	r2, #1
    7d58:	601a      	str	r2, [r3, #0]
    7d5a:	e001      	b.n	7d60 <xTaskRemoveFromEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    7d5c:	2300      	movs	r3, #0
    7d5e:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    7d60:	68fb      	ldr	r3, [r7, #12]
}
    7d62:	0018      	movs	r0, r3
    7d64:	46bd      	mov	sp, r7
    7d66:	b004      	add	sp, #16
    7d68:	bd80      	pop	{r7, pc}
    7d6a:	46c0      	nop			; (mov r8, r8)
    7d6c:	0000528f 	.word	0x0000528f
    7d70:	200037dc 	.word	0x200037dc
    7d74:	000035cd 	.word	0x000035cd
    7d78:	20000024 	.word	0x20000024
    7d7c:	000035ad 	.word	0x000035ad
    7d80:	00003bcd 	.word	0x00003bcd
    7d84:	200037bc 	.word	0x200037bc
    7d88:	200036e0 	.word	0x200036e0
    7d8c:	000051df 	.word	0x000051df
    7d90:	20003774 	.word	0x20003774
    7d94:	200036dc 	.word	0x200036dc
    7d98:	200037c8 	.word	0x200037c8

00007d9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7d9c:	b580      	push	{r7, lr}
    7d9e:	b082      	sub	sp, #8
    7da0:	af00      	add	r7, sp, #0
    7da2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    7da4:	4b05      	ldr	r3, [pc, #20]	; (7dbc <vTaskInternalSetTimeOutState+0x20>)
    7da6:	681a      	ldr	r2, [r3, #0]
    7da8:	687b      	ldr	r3, [r7, #4]
    7daa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    7dac:	4b04      	ldr	r3, [pc, #16]	; (7dc0 <vTaskInternalSetTimeOutState+0x24>)
    7dae:	681a      	ldr	r2, [r3, #0]
    7db0:	687b      	ldr	r3, [r7, #4]
    7db2:	605a      	str	r2, [r3, #4]
}
    7db4:	46c0      	nop			; (mov r8, r8)
    7db6:	46bd      	mov	sp, r7
    7db8:	b002      	add	sp, #8
    7dba:	bd80      	pop	{r7, pc}
    7dbc:	200037cc 	.word	0x200037cc
    7dc0:	200037b8 	.word	0x200037b8

00007dc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    7dc4:	b580      	push	{r7, lr}
    7dc6:	b086      	sub	sp, #24
    7dc8:	af00      	add	r7, sp, #0
    7dca:	6078      	str	r0, [r7, #4]
    7dcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    7dce:	687b      	ldr	r3, [r7, #4]
    7dd0:	2b00      	cmp	r3, #0
    7dd2:	d101      	bne.n	7dd8 <xTaskCheckForTimeOut+0x14>
    7dd4:	b672      	cpsid	i
    7dd6:	e7fe      	b.n	7dd6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    7dd8:	683b      	ldr	r3, [r7, #0]
    7dda:	2b00      	cmp	r3, #0
    7ddc:	d101      	bne.n	7de2 <xTaskCheckForTimeOut+0x1e>
    7dde:	b672      	cpsid	i
    7de0:	e7fe      	b.n	7de0 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
    7de2:	4b1e      	ldr	r3, [pc, #120]	; (7e5c <xTaskCheckForTimeOut+0x98>)
    7de4:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    7de6:	4b1e      	ldr	r3, [pc, #120]	; (7e60 <xTaskCheckForTimeOut+0x9c>)
    7de8:	681b      	ldr	r3, [r3, #0]
    7dea:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    7dec:	687b      	ldr	r3, [r7, #4]
    7dee:	685b      	ldr	r3, [r3, #4]
    7df0:	693a      	ldr	r2, [r7, #16]
    7df2:	1ad3      	subs	r3, r2, r3
    7df4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    7df6:	683b      	ldr	r3, [r7, #0]
    7df8:	681b      	ldr	r3, [r3, #0]
    7dfa:	3301      	adds	r3, #1
    7dfc:	d102      	bne.n	7e04 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    7dfe:	2300      	movs	r3, #0
    7e00:	617b      	str	r3, [r7, #20]
    7e02:	e024      	b.n	7e4e <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    7e04:	687b      	ldr	r3, [r7, #4]
    7e06:	681a      	ldr	r2, [r3, #0]
    7e08:	4b16      	ldr	r3, [pc, #88]	; (7e64 <xTaskCheckForTimeOut+0xa0>)
    7e0a:	681b      	ldr	r3, [r3, #0]
    7e0c:	429a      	cmp	r2, r3
    7e0e:	d007      	beq.n	7e20 <xTaskCheckForTimeOut+0x5c>
    7e10:	687b      	ldr	r3, [r7, #4]
    7e12:	685a      	ldr	r2, [r3, #4]
    7e14:	693b      	ldr	r3, [r7, #16]
    7e16:	429a      	cmp	r2, r3
    7e18:	d802      	bhi.n	7e20 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    7e1a:	2301      	movs	r3, #1
    7e1c:	617b      	str	r3, [r7, #20]
    7e1e:	e016      	b.n	7e4e <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    7e20:	683b      	ldr	r3, [r7, #0]
    7e22:	681a      	ldr	r2, [r3, #0]
    7e24:	68fb      	ldr	r3, [r7, #12]
    7e26:	429a      	cmp	r2, r3
    7e28:	d90c      	bls.n	7e44 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
    7e2a:	683b      	ldr	r3, [r7, #0]
    7e2c:	681a      	ldr	r2, [r3, #0]
    7e2e:	68fb      	ldr	r3, [r7, #12]
    7e30:	1ad2      	subs	r2, r2, r3
    7e32:	683b      	ldr	r3, [r7, #0]
    7e34:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    7e36:	687b      	ldr	r3, [r7, #4]
    7e38:	0018      	movs	r0, r3
    7e3a:	4b0b      	ldr	r3, [pc, #44]	; (7e68 <xTaskCheckForTimeOut+0xa4>)
    7e3c:	4798      	blx	r3
			xReturn = pdFALSE;
    7e3e:	2300      	movs	r3, #0
    7e40:	617b      	str	r3, [r7, #20]
    7e42:	e004      	b.n	7e4e <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
    7e44:	683b      	ldr	r3, [r7, #0]
    7e46:	2200      	movs	r2, #0
    7e48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
    7e4a:	2301      	movs	r3, #1
    7e4c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    7e4e:	4b07      	ldr	r3, [pc, #28]	; (7e6c <xTaskCheckForTimeOut+0xa8>)
    7e50:	4798      	blx	r3

	return xReturn;
    7e52:	697b      	ldr	r3, [r7, #20]
}
    7e54:	0018      	movs	r0, r3
    7e56:	46bd      	mov	sp, r7
    7e58:	b006      	add	sp, #24
    7e5a:	bd80      	pop	{r7, pc}
    7e5c:	00005419 	.word	0x00005419
    7e60:	200037b8 	.word	0x200037b8
    7e64:	200037cc 	.word	0x200037cc
    7e68:	00007d9d 	.word	0x00007d9d
    7e6c:	0000543d 	.word	0x0000543d

00007e70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    7e70:	b580      	push	{r7, lr}
    7e72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    7e74:	4b02      	ldr	r3, [pc, #8]	; (7e80 <vTaskMissedYield+0x10>)
    7e76:	2201      	movs	r2, #1
    7e78:	601a      	str	r2, [r3, #0]
}
    7e7a:	46c0      	nop			; (mov r8, r8)
    7e7c:	46bd      	mov	sp, r7
    7e7e:	bd80      	pop	{r7, pc}
    7e80:	200037c8 	.word	0x200037c8

00007e84 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
    7e84:	b580      	push	{r7, lr}
    7e86:	b084      	sub	sp, #16
    7e88:	af00      	add	r7, sp, #0
    7e8a:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t *pxTCB;

		if( xTask != NULL )
    7e8c:	687b      	ldr	r3, [r7, #4]
    7e8e:	2b00      	cmp	r3, #0
    7e90:	d005      	beq.n	7e9e <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = ( TCB_t * ) xTask;
    7e92:	687b      	ldr	r3, [r7, #4]
    7e94:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxTaskNumber;
    7e96:	68bb      	ldr	r3, [r7, #8]
    7e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    7e9a:	60fb      	str	r3, [r7, #12]
    7e9c:	e001      	b.n	7ea2 <uxTaskGetTaskNumber+0x1e>
		}
		else
		{
			uxReturn = 0U;
    7e9e:	2300      	movs	r3, #0
    7ea0:	60fb      	str	r3, [r7, #12]
		}

		return uxReturn;
    7ea2:	68fb      	ldr	r3, [r7, #12]
	}
    7ea4:	0018      	movs	r0, r3
    7ea6:	46bd      	mov	sp, r7
    7ea8:	b004      	add	sp, #16
    7eaa:	bd80      	pop	{r7, pc}

00007eac <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
    7eac:	b580      	push	{r7, lr}
    7eae:	b084      	sub	sp, #16
    7eb0:	af00      	add	r7, sp, #0
    7eb2:	6078      	str	r0, [r7, #4]
    7eb4:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;

		if( xTask != NULL )
    7eb6:	687b      	ldr	r3, [r7, #4]
    7eb8:	2b00      	cmp	r3, #0
    7eba:	d004      	beq.n	7ec6 <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = ( TCB_t * ) xTask;
    7ebc:	687b      	ldr	r3, [r7, #4]
    7ebe:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
    7ec0:	68fb      	ldr	r3, [r7, #12]
    7ec2:	683a      	ldr	r2, [r7, #0]
    7ec4:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}
    7ec6:	46c0      	nop			; (mov r8, r8)
    7ec8:	46bd      	mov	sp, r7
    7eca:	b004      	add	sp, #16
    7ecc:	bd80      	pop	{r7, pc}
	...

00007ed0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    7ed0:	b580      	push	{r7, lr}
    7ed2:	b082      	sub	sp, #8
    7ed4:	af00      	add	r7, sp, #0
    7ed6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    7ed8:	4b04      	ldr	r3, [pc, #16]	; (7eec <prvIdleTask+0x1c>)
    7eda:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    7edc:	4b04      	ldr	r3, [pc, #16]	; (7ef0 <prvIdleTask+0x20>)
    7ede:	681b      	ldr	r3, [r3, #0]
    7ee0:	2b01      	cmp	r3, #1
    7ee2:	d9f9      	bls.n	7ed8 <prvIdleTask+0x8>
			{
				taskYIELD();
    7ee4:	4b03      	ldr	r3, [pc, #12]	; (7ef4 <prvIdleTask+0x24>)
    7ee6:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
    7ee8:	e7f6      	b.n	7ed8 <prvIdleTask+0x8>
    7eea:	46c0      	nop			; (mov r8, r8)
    7eec:	00007f85 	.word	0x00007f85
    7ef0:	200036e0 	.word	0x200036e0
    7ef4:	00005401 	.word	0x00005401

00007ef8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    7ef8:	b580      	push	{r7, lr}
    7efa:	b082      	sub	sp, #8
    7efc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    7efe:	2300      	movs	r3, #0
    7f00:	607b      	str	r3, [r7, #4]
    7f02:	e00c      	b.n	7f1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    7f04:	687a      	ldr	r2, [r7, #4]
    7f06:	0013      	movs	r3, r2
    7f08:	009b      	lsls	r3, r3, #2
    7f0a:	189b      	adds	r3, r3, r2
    7f0c:	009b      	lsls	r3, r3, #2
    7f0e:	4a14      	ldr	r2, [pc, #80]	; (7f60 <prvInitialiseTaskLists+0x68>)
    7f10:	189b      	adds	r3, r3, r2
    7f12:	0018      	movs	r0, r3
    7f14:	4b13      	ldr	r3, [pc, #76]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f16:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    7f18:	687b      	ldr	r3, [r7, #4]
    7f1a:	3301      	adds	r3, #1
    7f1c:	607b      	str	r3, [r7, #4]
    7f1e:	687b      	ldr	r3, [r7, #4]
    7f20:	2b04      	cmp	r3, #4
    7f22:	d9ef      	bls.n	7f04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
    7f24:	4b10      	ldr	r3, [pc, #64]	; (7f68 <prvInitialiseTaskLists+0x70>)
    7f26:	0018      	movs	r0, r3
    7f28:	4b0e      	ldr	r3, [pc, #56]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f2a:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
    7f2c:	4b0f      	ldr	r3, [pc, #60]	; (7f6c <prvInitialiseTaskLists+0x74>)
    7f2e:	0018      	movs	r0, r3
    7f30:	4b0c      	ldr	r3, [pc, #48]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f32:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
    7f34:	4b0e      	ldr	r3, [pc, #56]	; (7f70 <prvInitialiseTaskLists+0x78>)
    7f36:	0018      	movs	r0, r3
    7f38:	4b0a      	ldr	r3, [pc, #40]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f3a:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    7f3c:	4b0d      	ldr	r3, [pc, #52]	; (7f74 <prvInitialiseTaskLists+0x7c>)
    7f3e:	0018      	movs	r0, r3
    7f40:	4b08      	ldr	r3, [pc, #32]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f42:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    7f44:	4b0c      	ldr	r3, [pc, #48]	; (7f78 <prvInitialiseTaskLists+0x80>)
    7f46:	0018      	movs	r0, r3
    7f48:	4b06      	ldr	r3, [pc, #24]	; (7f64 <prvInitialiseTaskLists+0x6c>)
    7f4a:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    7f4c:	4b0b      	ldr	r3, [pc, #44]	; (7f7c <prvInitialiseTaskLists+0x84>)
    7f4e:	4a06      	ldr	r2, [pc, #24]	; (7f68 <prvInitialiseTaskLists+0x70>)
    7f50:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    7f52:	4b0b      	ldr	r3, [pc, #44]	; (7f80 <prvInitialiseTaskLists+0x88>)
    7f54:	4a05      	ldr	r2, [pc, #20]	; (7f6c <prvInitialiseTaskLists+0x74>)
    7f56:	601a      	str	r2, [r3, #0]
}
    7f58:	46c0      	nop			; (mov r8, r8)
    7f5a:	46bd      	mov	sp, r7
    7f5c:	b002      	add	sp, #8
    7f5e:	bd80      	pop	{r7, pc}
    7f60:	200036e0 	.word	0x200036e0
    7f64:	0000518d 	.word	0x0000518d
    7f68:	20003744 	.word	0x20003744
    7f6c:	20003758 	.word	0x20003758
    7f70:	20003774 	.word	0x20003774
    7f74:	20003788 	.word	0x20003788
    7f78:	200037a0 	.word	0x200037a0
    7f7c:	2000376c 	.word	0x2000376c
    7f80:	20003770 	.word	0x20003770

00007f84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    7f84:	b580      	push	{r7, lr}
    7f86:	b082      	sub	sp, #8
    7f88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    7f8a:	e01a      	b.n	7fc2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
    7f8c:	4b11      	ldr	r3, [pc, #68]	; (7fd4 <prvCheckTasksWaitingTermination+0x50>)
    7f8e:	4798      	blx	r3
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    7f90:	4b11      	ldr	r3, [pc, #68]	; (7fd8 <prvCheckTasksWaitingTermination+0x54>)
    7f92:	68db      	ldr	r3, [r3, #12]
    7f94:	68db      	ldr	r3, [r3, #12]
    7f96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    7f98:	687b      	ldr	r3, [r7, #4]
    7f9a:	3304      	adds	r3, #4
    7f9c:	0018      	movs	r0, r3
    7f9e:	4b0f      	ldr	r3, [pc, #60]	; (7fdc <prvCheckTasksWaitingTermination+0x58>)
    7fa0:	4798      	blx	r3
				--uxCurrentNumberOfTasks;
    7fa2:	4b0f      	ldr	r3, [pc, #60]	; (7fe0 <prvCheckTasksWaitingTermination+0x5c>)
    7fa4:	681b      	ldr	r3, [r3, #0]
    7fa6:	1e5a      	subs	r2, r3, #1
    7fa8:	4b0d      	ldr	r3, [pc, #52]	; (7fe0 <prvCheckTasksWaitingTermination+0x5c>)
    7faa:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
    7fac:	4b0d      	ldr	r3, [pc, #52]	; (7fe4 <prvCheckTasksWaitingTermination+0x60>)
    7fae:	681b      	ldr	r3, [r3, #0]
    7fb0:	1e5a      	subs	r2, r3, #1
    7fb2:	4b0c      	ldr	r3, [pc, #48]	; (7fe4 <prvCheckTasksWaitingTermination+0x60>)
    7fb4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
    7fb6:	4b0c      	ldr	r3, [pc, #48]	; (7fe8 <prvCheckTasksWaitingTermination+0x64>)
    7fb8:	4798      	blx	r3

			prvDeleteTCB( pxTCB );
    7fba:	687b      	ldr	r3, [r7, #4]
    7fbc:	0018      	movs	r0, r3
    7fbe:	4b0b      	ldr	r3, [pc, #44]	; (7fec <prvCheckTasksWaitingTermination+0x68>)
    7fc0:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    7fc2:	4b08      	ldr	r3, [pc, #32]	; (7fe4 <prvCheckTasksWaitingTermination+0x60>)
    7fc4:	681b      	ldr	r3, [r3, #0]
    7fc6:	2b00      	cmp	r3, #0
    7fc8:	d1e0      	bne.n	7f8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    7fca:	46c0      	nop			; (mov r8, r8)
    7fcc:	46bd      	mov	sp, r7
    7fce:	b002      	add	sp, #8
    7fd0:	bd80      	pop	{r7, pc}
    7fd2:	46c0      	nop			; (mov r8, r8)
    7fd4:	00005419 	.word	0x00005419
    7fd8:	20003788 	.word	0x20003788
    7fdc:	0000528f 	.word	0x0000528f
    7fe0:	200037b4 	.word	0x200037b4
    7fe4:	2000379c 	.word	0x2000379c
    7fe8:	0000543d 	.word	0x0000543d
    7fec:	00007ff1 	.word	0x00007ff1

00007ff0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    7ff0:	b580      	push	{r7, lr}
    7ff2:	b082      	sub	sp, #8
    7ff4:	af00      	add	r7, sp, #0
    7ff6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    7ff8:	687b      	ldr	r3, [r7, #4]
    7ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7ffc:	0018      	movs	r0, r3
    7ffe:	4b05      	ldr	r3, [pc, #20]	; (8014 <prvDeleteTCB+0x24>)
    8000:	4798      	blx	r3
			vPortFree( pxTCB );
    8002:	687b      	ldr	r3, [r7, #4]
    8004:	0018      	movs	r0, r3
    8006:	4b03      	ldr	r3, [pc, #12]	; (8014 <prvDeleteTCB+0x24>)
    8008:	4798      	blx	r3
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    800a:	46c0      	nop			; (mov r8, r8)
    800c:	46bd      	mov	sp, r7
    800e:	b002      	add	sp, #8
    8010:	bd80      	pop	{r7, pc}
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	00005615 	.word	0x00005615

00008018 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    8018:	b580      	push	{r7, lr}
    801a:	b082      	sub	sp, #8
    801c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    801e:	4b0e      	ldr	r3, [pc, #56]	; (8058 <prvResetNextTaskUnblockTime+0x40>)
    8020:	681b      	ldr	r3, [r3, #0]
    8022:	681b      	ldr	r3, [r3, #0]
    8024:	2b00      	cmp	r3, #0
    8026:	d101      	bne.n	802c <prvResetNextTaskUnblockTime+0x14>
    8028:	2301      	movs	r3, #1
    802a:	e000      	b.n	802e <prvResetNextTaskUnblockTime+0x16>
    802c:	2300      	movs	r3, #0
    802e:	2b00      	cmp	r3, #0
    8030:	d004      	beq.n	803c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    8032:	4b0a      	ldr	r3, [pc, #40]	; (805c <prvResetNextTaskUnblockTime+0x44>)
    8034:	2201      	movs	r2, #1
    8036:	4252      	negs	r2, r2
    8038:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    803a:	e008      	b.n	804e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    803c:	4b06      	ldr	r3, [pc, #24]	; (8058 <prvResetNextTaskUnblockTime+0x40>)
    803e:	681b      	ldr	r3, [r3, #0]
    8040:	68db      	ldr	r3, [r3, #12]
    8042:	68db      	ldr	r3, [r3, #12]
    8044:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    8046:	687b      	ldr	r3, [r7, #4]
    8048:	685a      	ldr	r2, [r3, #4]
    804a:	4b04      	ldr	r3, [pc, #16]	; (805c <prvResetNextTaskUnblockTime+0x44>)
    804c:	601a      	str	r2, [r3, #0]
}
    804e:	46c0      	nop			; (mov r8, r8)
    8050:	46bd      	mov	sp, r7
    8052:	b002      	add	sp, #8
    8054:	bd80      	pop	{r7, pc}
    8056:	46c0      	nop			; (mov r8, r8)
    8058:	2000376c 	.word	0x2000376c
    805c:	200037d4 	.word	0x200037d4

00008060 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    8060:	b580      	push	{r7, lr}
    8062:	b082      	sub	sp, #8
    8064:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    8066:	4b04      	ldr	r3, [pc, #16]	; (8078 <xTaskGetCurrentTaskHandle+0x18>)
    8068:	681b      	ldr	r3, [r3, #0]
    806a:	607b      	str	r3, [r7, #4]

		return xReturn;
    806c:	687b      	ldr	r3, [r7, #4]
	}
    806e:	0018      	movs	r0, r3
    8070:	46bd      	mov	sp, r7
    8072:	b002      	add	sp, #8
    8074:	bd80      	pop	{r7, pc}
    8076:	46c0      	nop			; (mov r8, r8)
    8078:	200036dc 	.word	0x200036dc

0000807c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    807c:	b580      	push	{r7, lr}
    807e:	b082      	sub	sp, #8
    8080:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    8082:	4b0a      	ldr	r3, [pc, #40]	; (80ac <xTaskGetSchedulerState+0x30>)
    8084:	681b      	ldr	r3, [r3, #0]
    8086:	2b00      	cmp	r3, #0
    8088:	d102      	bne.n	8090 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    808a:	2301      	movs	r3, #1
    808c:	607b      	str	r3, [r7, #4]
    808e:	e008      	b.n	80a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    8090:	4b07      	ldr	r3, [pc, #28]	; (80b0 <xTaskGetSchedulerState+0x34>)
    8092:	681b      	ldr	r3, [r3, #0]
    8094:	2b00      	cmp	r3, #0
    8096:	d102      	bne.n	809e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
    8098:	2302      	movs	r3, #2
    809a:	607b      	str	r3, [r7, #4]
    809c:	e001      	b.n	80a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    809e:	2300      	movs	r3, #0
    80a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
    80a2:	687b      	ldr	r3, [r7, #4]
	}
    80a4:	0018      	movs	r0, r3
    80a6:	46bd      	mov	sp, r7
    80a8:	b002      	add	sp, #8
    80aa:	bd80      	pop	{r7, pc}
    80ac:	200037c0 	.word	0x200037c0
    80b0:	200037dc 	.word	0x200037dc

000080b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    80b4:	b590      	push	{r4, r7, lr}
    80b6:	b085      	sub	sp, #20
    80b8:	af00      	add	r7, sp, #0
    80ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
    80bc:	687b      	ldr	r3, [r7, #4]
    80be:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    80c0:	2300      	movs	r3, #0
    80c2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
    80c4:	687b      	ldr	r3, [r7, #4]
    80c6:	2b00      	cmp	r3, #0
    80c8:	d100      	bne.n	80cc <xTaskPriorityInherit+0x18>
    80ca:	e09d      	b.n	8208 <xTaskPriorityInherit+0x154>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
    80cc:	68bb      	ldr	r3, [r7, #8]
    80ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    80d0:	4b50      	ldr	r3, [pc, #320]	; (8214 <xTaskPriorityInherit+0x160>)
    80d2:	681b      	ldr	r3, [r3, #0]
    80d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    80d6:	429a      	cmp	r2, r3
    80d8:	d300      	bcc.n	80dc <xTaskPriorityInherit+0x28>
    80da:	e08c      	b.n	81f6 <xTaskPriorityInherit+0x142>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    80dc:	68bb      	ldr	r3, [r7, #8]
    80de:	699b      	ldr	r3, [r3, #24]
    80e0:	2b00      	cmp	r3, #0
    80e2:	db06      	blt.n	80f2 <xTaskPriorityInherit+0x3e>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    80e4:	4b4b      	ldr	r3, [pc, #300]	; (8214 <xTaskPriorityInherit+0x160>)
    80e6:	681b      	ldr	r3, [r3, #0]
    80e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    80ea:	2205      	movs	r2, #5
    80ec:	1ad2      	subs	r2, r2, r3
    80ee:	68bb      	ldr	r3, [r7, #8]
    80f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
    80f2:	68bb      	ldr	r3, [r7, #8]
    80f4:	6959      	ldr	r1, [r3, #20]
    80f6:	68bb      	ldr	r3, [r7, #8]
    80f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    80fa:	0013      	movs	r3, r2
    80fc:	009b      	lsls	r3, r3, #2
    80fe:	189b      	adds	r3, r3, r2
    8100:	009b      	lsls	r3, r3, #2
    8102:	4a45      	ldr	r2, [pc, #276]	; (8218 <xTaskPriorityInherit+0x164>)
    8104:	189b      	adds	r3, r3, r2
    8106:	4299      	cmp	r1, r3
    8108:	d101      	bne.n	810e <xTaskPriorityInherit+0x5a>
    810a:	2301      	movs	r3, #1
    810c:	e000      	b.n	8110 <xTaskPriorityInherit+0x5c>
    810e:	2300      	movs	r3, #0
    8110:	2b00      	cmp	r3, #0
    8112:	d037      	beq.n	8184 <xTaskPriorityInherit+0xd0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    8114:	68bb      	ldr	r3, [r7, #8]
    8116:	3304      	adds	r3, #4
    8118:	0018      	movs	r0, r3
    811a:	4b40      	ldr	r3, [pc, #256]	; (821c <xTaskPriorityInherit+0x168>)
    811c:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    811e:	4b3d      	ldr	r3, [pc, #244]	; (8214 <xTaskPriorityInherit+0x160>)
    8120:	681b      	ldr	r3, [r3, #0]
    8122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8124:	68bb      	ldr	r3, [r7, #8]
    8126:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
    8128:	68bb      	ldr	r3, [r7, #8]
    812a:	0018      	movs	r0, r3
    812c:	4b3c      	ldr	r3, [pc, #240]	; (8220 <xTaskPriorityInherit+0x16c>)
    812e:	4798      	blx	r3
    8130:	0003      	movs	r3, r0
    8132:	001a      	movs	r2, r3
    8134:	4b3b      	ldr	r3, [pc, #236]	; (8224 <xTaskPriorityInherit+0x170>)
    8136:	881b      	ldrh	r3, [r3, #0]
    8138:	4013      	ands	r3, r2
    813a:	b29b      	uxth	r3, r3
    813c:	2b00      	cmp	r3, #0
    813e:	d008      	beq.n	8152 <xTaskPriorityInherit+0x9e>
    8140:	68bb      	ldr	r3, [r7, #8]
    8142:	0018      	movs	r0, r3
    8144:	4b38      	ldr	r3, [pc, #224]	; (8228 <xTaskPriorityInherit+0x174>)
    8146:	4798      	blx	r3
    8148:	0003      	movs	r3, r0
    814a:	b2db      	uxtb	r3, r3
    814c:	0018      	movs	r0, r3
    814e:	4b37      	ldr	r3, [pc, #220]	; (822c <xTaskPriorityInherit+0x178>)
    8150:	4798      	blx	r3
    8152:	68bb      	ldr	r3, [r7, #8]
    8154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8156:	4b36      	ldr	r3, [pc, #216]	; (8230 <xTaskPriorityInherit+0x17c>)
    8158:	681b      	ldr	r3, [r3, #0]
    815a:	429a      	cmp	r2, r3
    815c:	d903      	bls.n	8166 <xTaskPriorityInherit+0xb2>
    815e:	68bb      	ldr	r3, [r7, #8]
    8160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8162:	4b33      	ldr	r3, [pc, #204]	; (8230 <xTaskPriorityInherit+0x17c>)
    8164:	601a      	str	r2, [r3, #0]
    8166:	68bb      	ldr	r3, [r7, #8]
    8168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    816a:	0013      	movs	r3, r2
    816c:	009b      	lsls	r3, r3, #2
    816e:	189b      	adds	r3, r3, r2
    8170:	009b      	lsls	r3, r3, #2
    8172:	4a29      	ldr	r2, [pc, #164]	; (8218 <xTaskPriorityInherit+0x164>)
    8174:	189a      	adds	r2, r3, r2
    8176:	68bb      	ldr	r3, [r7, #8]
    8178:	3304      	adds	r3, #4
    817a:	0019      	movs	r1, r3
    817c:	0010      	movs	r0, r2
    817e:	4b2d      	ldr	r3, [pc, #180]	; (8234 <xTaskPriorityInherit+0x180>)
    8180:	4798      	blx	r3
    8182:	e004      	b.n	818e <xTaskPriorityInherit+0xda>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    8184:	4b23      	ldr	r3, [pc, #140]	; (8214 <xTaskPriorityInherit+0x160>)
    8186:	681b      	ldr	r3, [r3, #0]
    8188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    818a:	68bb      	ldr	r3, [r7, #8]
    818c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
    818e:	68bb      	ldr	r3, [r7, #8]
    8190:	0018      	movs	r0, r3
    8192:	4b23      	ldr	r3, [pc, #140]	; (8220 <xTaskPriorityInherit+0x16c>)
    8194:	4798      	blx	r3
    8196:	0003      	movs	r3, r0
    8198:	001a      	movs	r2, r3
    819a:	4b22      	ldr	r3, [pc, #136]	; (8224 <xTaskPriorityInherit+0x170>)
    819c:	881b      	ldrh	r3, [r3, #0]
    819e:	4013      	ands	r3, r2
    81a0:	b29b      	uxth	r3, r3
    81a2:	2b00      	cmp	r3, #0
    81a4:	d024      	beq.n	81f0 <xTaskPriorityInherit+0x13c>
    81a6:	68bb      	ldr	r3, [r7, #8]
    81a8:	0018      	movs	r0, r3
    81aa:	4b1f      	ldr	r3, [pc, #124]	; (8228 <xTaskPriorityInherit+0x174>)
    81ac:	4798      	blx	r3
    81ae:	0003      	movs	r3, r0
    81b0:	b2db      	uxtb	r3, r3
    81b2:	001c      	movs	r4, r3
    81b4:	68bb      	ldr	r3, [r7, #8]
    81b6:	0018      	movs	r0, r3
    81b8:	4b1b      	ldr	r3, [pc, #108]	; (8228 <xTaskPriorityInherit+0x174>)
    81ba:	4798      	blx	r3
    81bc:	0003      	movs	r3, r0
    81be:	b2db      	uxtb	r3, r3
    81c0:	0019      	movs	r1, r3
    81c2:	2003      	movs	r0, #3
    81c4:	4b1c      	ldr	r3, [pc, #112]	; (8238 <xTaskPriorityInherit+0x184>)
    81c6:	4798      	blx	r3
    81c8:	0003      	movs	r3, r0
    81ca:	0022      	movs	r2, r4
    81cc:	2103      	movs	r1, #3
    81ce:	208e      	movs	r0, #142	; 0x8e
    81d0:	4c1a      	ldr	r4, [pc, #104]	; (823c <xTaskPriorityInherit+0x188>)
    81d2:	47a0      	blx	r4
    81d4:	68bb      	ldr	r3, [r7, #8]
    81d6:	0018      	movs	r0, r3
    81d8:	4b13      	ldr	r3, [pc, #76]	; (8228 <xTaskPriorityInherit+0x174>)
    81da:	4798      	blx	r3
    81dc:	0003      	movs	r3, r0
    81de:	b2d9      	uxtb	r1, r3
    81e0:	4b0c      	ldr	r3, [pc, #48]	; (8214 <xTaskPriorityInherit+0x160>)
    81e2:	681b      	ldr	r3, [r3, #0]
    81e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    81e6:	b2db      	uxtb	r3, r3
    81e8:	001a      	movs	r2, r3
    81ea:	2003      	movs	r0, #3
    81ec:	4b14      	ldr	r3, [pc, #80]	; (8240 <xTaskPriorityInherit+0x18c>)
    81ee:	4798      	blx	r3

				/* Inheritance occurred. */
				xReturn = pdTRUE;
    81f0:	2301      	movs	r3, #1
    81f2:	60fb      	str	r3, [r7, #12]
    81f4:	e008      	b.n	8208 <xTaskPriorityInherit+0x154>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
    81f6:	68bb      	ldr	r3, [r7, #8]
    81f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    81fa:	4b06      	ldr	r3, [pc, #24]	; (8214 <xTaskPriorityInherit+0x160>)
    81fc:	681b      	ldr	r3, [r3, #0]
    81fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8200:	429a      	cmp	r2, r3
    8202:	d201      	bcs.n	8208 <xTaskPriorityInherit+0x154>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
    8204:	2301      	movs	r3, #1
    8206:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    8208:	68fb      	ldr	r3, [r7, #12]
	}
    820a:	0018      	movs	r0, r3
    820c:	46bd      	mov	sp, r7
    820e:	b005      	add	sp, #20
    8210:	bd90      	pop	{r4, r7, pc}
    8212:	46c0      	nop			; (mov r8, r8)
    8214:	200036dc 	.word	0x200036dc
    8218:	200036e0 	.word	0x200036e0
    821c:	0000528f 	.word	0x0000528f
    8220:	000035cd 	.word	0x000035cd
    8224:	20000024 	.word	0x20000024
    8228:	000035ad 	.word	0x000035ad
    822c:	00003bcd 	.word	0x00003bcd
    8230:	200037bc 	.word	0x200037bc
    8234:	000051df 	.word	0x000051df
    8238:	000043d5 	.word	0x000043d5
    823c:	00003f45 	.word	0x00003f45
    8240:	00004331 	.word	0x00004331

00008244 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    8244:	b590      	push	{r4, r7, lr}
    8246:	b085      	sub	sp, #20
    8248:	af00      	add	r7, sp, #0
    824a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    824c:	687b      	ldr	r3, [r7, #4]
    824e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    8250:	2300      	movs	r3, #0
    8252:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    8254:	687b      	ldr	r3, [r7, #4]
    8256:	2b00      	cmp	r3, #0
    8258:	d100      	bne.n	825c <xTaskPriorityDisinherit+0x18>
    825a:	e089      	b.n	8370 <xTaskPriorityDisinherit+0x12c>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
    825c:	4b47      	ldr	r3, [pc, #284]	; (837c <xTaskPriorityDisinherit+0x138>)
    825e:	681b      	ldr	r3, [r3, #0]
    8260:	68ba      	ldr	r2, [r7, #8]
    8262:	429a      	cmp	r2, r3
    8264:	d001      	beq.n	826a <xTaskPriorityDisinherit+0x26>
    8266:	b672      	cpsid	i
    8268:	e7fe      	b.n	8268 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
    826a:	68bb      	ldr	r3, [r7, #8]
    826c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    826e:	2b00      	cmp	r3, #0
    8270:	d101      	bne.n	8276 <xTaskPriorityDisinherit+0x32>
    8272:	b672      	cpsid	i
    8274:	e7fe      	b.n	8274 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
    8276:	68bb      	ldr	r3, [r7, #8]
    8278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    827a:	1e5a      	subs	r2, r3, #1
    827c:	68bb      	ldr	r3, [r7, #8]
    827e:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    8280:	68bb      	ldr	r3, [r7, #8]
    8282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8284:	68bb      	ldr	r3, [r7, #8]
    8286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8288:	429a      	cmp	r2, r3
    828a:	d071      	beq.n	8370 <xTaskPriorityDisinherit+0x12c>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    828c:	68bb      	ldr	r3, [r7, #8]
    828e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    8290:	2b00      	cmp	r3, #0
    8292:	d16d      	bne.n	8370 <xTaskPriorityDisinherit+0x12c>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    8294:	68bb      	ldr	r3, [r7, #8]
    8296:	3304      	adds	r3, #4
    8298:	0018      	movs	r0, r3
    829a:	4b39      	ldr	r3, [pc, #228]	; (8380 <xTaskPriorityDisinherit+0x13c>)
    829c:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
    829e:	68bb      	ldr	r3, [r7, #8]
    82a0:	0018      	movs	r0, r3
    82a2:	4b38      	ldr	r3, [pc, #224]	; (8384 <xTaskPriorityDisinherit+0x140>)
    82a4:	4798      	blx	r3
    82a6:	0003      	movs	r3, r0
    82a8:	001a      	movs	r2, r3
    82aa:	4b37      	ldr	r3, [pc, #220]	; (8388 <xTaskPriorityDisinherit+0x144>)
    82ac:	881b      	ldrh	r3, [r3, #0]
    82ae:	4013      	ands	r3, r2
    82b0:	b29b      	uxth	r3, r3
    82b2:	2b00      	cmp	r3, #0
    82b4:	d023      	beq.n	82fe <xTaskPriorityDisinherit+0xba>
    82b6:	68bb      	ldr	r3, [r7, #8]
    82b8:	0018      	movs	r0, r3
    82ba:	4b34      	ldr	r3, [pc, #208]	; (838c <xTaskPriorityDisinherit+0x148>)
    82bc:	4798      	blx	r3
    82be:	0003      	movs	r3, r0
    82c0:	b2db      	uxtb	r3, r3
    82c2:	001c      	movs	r4, r3
    82c4:	68bb      	ldr	r3, [r7, #8]
    82c6:	0018      	movs	r0, r3
    82c8:	4b30      	ldr	r3, [pc, #192]	; (838c <xTaskPriorityDisinherit+0x148>)
    82ca:	4798      	blx	r3
    82cc:	0003      	movs	r3, r0
    82ce:	b2db      	uxtb	r3, r3
    82d0:	0019      	movs	r1, r3
    82d2:	2003      	movs	r0, #3
    82d4:	4b2e      	ldr	r3, [pc, #184]	; (8390 <xTaskPriorityDisinherit+0x14c>)
    82d6:	4798      	blx	r3
    82d8:	0003      	movs	r3, r0
    82da:	0022      	movs	r2, r4
    82dc:	2103      	movs	r1, #3
    82de:	208f      	movs	r0, #143	; 0x8f
    82e0:	4c2c      	ldr	r4, [pc, #176]	; (8394 <xTaskPriorityDisinherit+0x150>)
    82e2:	47a0      	blx	r4
    82e4:	68bb      	ldr	r3, [r7, #8]
    82e6:	0018      	movs	r0, r3
    82e8:	4b28      	ldr	r3, [pc, #160]	; (838c <xTaskPriorityDisinherit+0x148>)
    82ea:	4798      	blx	r3
    82ec:	0003      	movs	r3, r0
    82ee:	b2d9      	uxtb	r1, r3
    82f0:	68bb      	ldr	r3, [r7, #8]
    82f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    82f4:	b2db      	uxtb	r3, r3
    82f6:	001a      	movs	r2, r3
    82f8:	2003      	movs	r0, #3
    82fa:	4b27      	ldr	r3, [pc, #156]	; (8398 <xTaskPriorityDisinherit+0x154>)
    82fc:	4798      	blx	r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    82fe:	68bb      	ldr	r3, [r7, #8]
    8300:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    8302:	68bb      	ldr	r3, [r7, #8]
    8304:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    8306:	68bb      	ldr	r3, [r7, #8]
    8308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    830a:	2205      	movs	r2, #5
    830c:	1ad2      	subs	r2, r2, r3
    830e:	68bb      	ldr	r3, [r7, #8]
    8310:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    8312:	68bb      	ldr	r3, [r7, #8]
    8314:	0018      	movs	r0, r3
    8316:	4b1b      	ldr	r3, [pc, #108]	; (8384 <xTaskPriorityDisinherit+0x140>)
    8318:	4798      	blx	r3
    831a:	0003      	movs	r3, r0
    831c:	001a      	movs	r2, r3
    831e:	4b1a      	ldr	r3, [pc, #104]	; (8388 <xTaskPriorityDisinherit+0x144>)
    8320:	881b      	ldrh	r3, [r3, #0]
    8322:	4013      	ands	r3, r2
    8324:	b29b      	uxth	r3, r3
    8326:	2b00      	cmp	r3, #0
    8328:	d008      	beq.n	833c <xTaskPriorityDisinherit+0xf8>
    832a:	68bb      	ldr	r3, [r7, #8]
    832c:	0018      	movs	r0, r3
    832e:	4b17      	ldr	r3, [pc, #92]	; (838c <xTaskPriorityDisinherit+0x148>)
    8330:	4798      	blx	r3
    8332:	0003      	movs	r3, r0
    8334:	b2db      	uxtb	r3, r3
    8336:	0018      	movs	r0, r3
    8338:	4b18      	ldr	r3, [pc, #96]	; (839c <xTaskPriorityDisinherit+0x158>)
    833a:	4798      	blx	r3
    833c:	68bb      	ldr	r3, [r7, #8]
    833e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8340:	4b17      	ldr	r3, [pc, #92]	; (83a0 <xTaskPriorityDisinherit+0x15c>)
    8342:	681b      	ldr	r3, [r3, #0]
    8344:	429a      	cmp	r2, r3
    8346:	d903      	bls.n	8350 <xTaskPriorityDisinherit+0x10c>
    8348:	68bb      	ldr	r3, [r7, #8]
    834a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    834c:	4b14      	ldr	r3, [pc, #80]	; (83a0 <xTaskPriorityDisinherit+0x15c>)
    834e:	601a      	str	r2, [r3, #0]
    8350:	68bb      	ldr	r3, [r7, #8]
    8352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    8354:	0013      	movs	r3, r2
    8356:	009b      	lsls	r3, r3, #2
    8358:	189b      	adds	r3, r3, r2
    835a:	009b      	lsls	r3, r3, #2
    835c:	4a11      	ldr	r2, [pc, #68]	; (83a4 <xTaskPriorityDisinherit+0x160>)
    835e:	189a      	adds	r2, r3, r2
    8360:	68bb      	ldr	r3, [r7, #8]
    8362:	3304      	adds	r3, #4
    8364:	0019      	movs	r1, r3
    8366:	0010      	movs	r0, r2
    8368:	4b0f      	ldr	r3, [pc, #60]	; (83a8 <xTaskPriorityDisinherit+0x164>)
    836a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    836c:	2301      	movs	r3, #1
    836e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    8370:	68fb      	ldr	r3, [r7, #12]
	}
    8372:	0018      	movs	r0, r3
    8374:	46bd      	mov	sp, r7
    8376:	b005      	add	sp, #20
    8378:	bd90      	pop	{r4, r7, pc}
    837a:	46c0      	nop			; (mov r8, r8)
    837c:	200036dc 	.word	0x200036dc
    8380:	0000528f 	.word	0x0000528f
    8384:	000035cd 	.word	0x000035cd
    8388:	20000024 	.word	0x20000024
    838c:	000035ad 	.word	0x000035ad
    8390:	000043d5 	.word	0x000043d5
    8394:	00003f45 	.word	0x00003f45
    8398:	00004331 	.word	0x00004331
    839c:	00003bcd 	.word	0x00003bcd
    83a0:	200037bc 	.word	0x200037bc
    83a4:	200036e0 	.word	0x200036e0
    83a8:	000051df 	.word	0x000051df

000083ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
    83ac:	b590      	push	{r4, r7, lr}
    83ae:	b087      	sub	sp, #28
    83b0:	af00      	add	r7, sp, #0
    83b2:	6078      	str	r0, [r7, #4]
    83b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    83b6:	687b      	ldr	r3, [r7, #4]
    83b8:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
    83ba:	2301      	movs	r3, #1
    83bc:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    83be:	687b      	ldr	r3, [r7, #4]
    83c0:	2b00      	cmp	r3, #0
    83c2:	d100      	bne.n	83c6 <vTaskPriorityDisinheritAfterTimeout+0x1a>
    83c4:	e0a4      	b.n	8510 <vTaskPriorityDisinheritAfterTimeout+0x164>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
    83c6:	693b      	ldr	r3, [r7, #16]
    83c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    83ca:	2b00      	cmp	r3, #0
    83cc:	d101      	bne.n	83d2 <vTaskPriorityDisinheritAfterTimeout+0x26>
    83ce:	b672      	cpsid	i
    83d0:	e7fe      	b.n	83d0 <vTaskPriorityDisinheritAfterTimeout+0x24>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
    83d2:	693b      	ldr	r3, [r7, #16]
    83d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    83d6:	683b      	ldr	r3, [r7, #0]
    83d8:	429a      	cmp	r2, r3
    83da:	d202      	bcs.n	83e2 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
    83dc:	683b      	ldr	r3, [r7, #0]
    83de:	617b      	str	r3, [r7, #20]
    83e0:	e002      	b.n	83e8 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
    83e2:	693b      	ldr	r3, [r7, #16]
    83e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    83e6:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
    83e8:	693b      	ldr	r3, [r7, #16]
    83ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    83ec:	697b      	ldr	r3, [r7, #20]
    83ee:	429a      	cmp	r2, r3
    83f0:	d100      	bne.n	83f4 <vTaskPriorityDisinheritAfterTimeout+0x48>
    83f2:	e08d      	b.n	8510 <vTaskPriorityDisinheritAfterTimeout+0x164>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
    83f4:	693b      	ldr	r3, [r7, #16]
    83f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    83f8:	68fb      	ldr	r3, [r7, #12]
    83fa:	429a      	cmp	r2, r3
    83fc:	d000      	beq.n	8400 <vTaskPriorityDisinheritAfterTimeout+0x54>
    83fe:	e087      	b.n	8510 <vTaskPriorityDisinheritAfterTimeout+0x164>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
    8400:	4b45      	ldr	r3, [pc, #276]	; (8518 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
    8402:	681b      	ldr	r3, [r3, #0]
    8404:	693a      	ldr	r2, [r7, #16]
    8406:	429a      	cmp	r2, r3
    8408:	d101      	bne.n	840e <vTaskPriorityDisinheritAfterTimeout+0x62>
    840a:	b672      	cpsid	i
    840c:	e7fe      	b.n	840c <vTaskPriorityDisinheritAfterTimeout+0x60>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
    840e:	693b      	ldr	r3, [r7, #16]
    8410:	0018      	movs	r0, r3
    8412:	4b42      	ldr	r3, [pc, #264]	; (851c <vTaskPriorityDisinheritAfterTimeout+0x170>)
    8414:	4798      	blx	r3
    8416:	0003      	movs	r3, r0
    8418:	001a      	movs	r2, r3
    841a:	4b41      	ldr	r3, [pc, #260]	; (8520 <vTaskPriorityDisinheritAfterTimeout+0x174>)
    841c:	881b      	ldrh	r3, [r3, #0]
    841e:	4013      	ands	r3, r2
    8420:	b29b      	uxth	r3, r3
    8422:	2b00      	cmp	r3, #0
    8424:	d023      	beq.n	846e <vTaskPriorityDisinheritAfterTimeout+0xc2>
    8426:	693b      	ldr	r3, [r7, #16]
    8428:	0018      	movs	r0, r3
    842a:	4b3e      	ldr	r3, [pc, #248]	; (8524 <vTaskPriorityDisinheritAfterTimeout+0x178>)
    842c:	4798      	blx	r3
    842e:	0003      	movs	r3, r0
    8430:	b2db      	uxtb	r3, r3
    8432:	001c      	movs	r4, r3
    8434:	693b      	ldr	r3, [r7, #16]
    8436:	0018      	movs	r0, r3
    8438:	4b3a      	ldr	r3, [pc, #232]	; (8524 <vTaskPriorityDisinheritAfterTimeout+0x178>)
    843a:	4798      	blx	r3
    843c:	0003      	movs	r3, r0
    843e:	b2db      	uxtb	r3, r3
    8440:	0019      	movs	r1, r3
    8442:	2003      	movs	r0, #3
    8444:	4b38      	ldr	r3, [pc, #224]	; (8528 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
    8446:	4798      	blx	r3
    8448:	0003      	movs	r3, r0
    844a:	0022      	movs	r2, r4
    844c:	2103      	movs	r1, #3
    844e:	208f      	movs	r0, #143	; 0x8f
    8450:	4c36      	ldr	r4, [pc, #216]	; (852c <vTaskPriorityDisinheritAfterTimeout+0x180>)
    8452:	47a0      	blx	r4
    8454:	693b      	ldr	r3, [r7, #16]
    8456:	0018      	movs	r0, r3
    8458:	4b32      	ldr	r3, [pc, #200]	; (8524 <vTaskPriorityDisinheritAfterTimeout+0x178>)
    845a:	4798      	blx	r3
    845c:	0003      	movs	r3, r0
    845e:	b2d9      	uxtb	r1, r3
    8460:	693b      	ldr	r3, [r7, #16]
    8462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8464:	b2db      	uxtb	r3, r3
    8466:	001a      	movs	r2, r3
    8468:	2003      	movs	r0, #3
    846a:	4b31      	ldr	r3, [pc, #196]	; (8530 <vTaskPriorityDisinheritAfterTimeout+0x184>)
    846c:	4798      	blx	r3
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
    846e:	693b      	ldr	r3, [r7, #16]
    8470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8472:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
    8474:	693b      	ldr	r3, [r7, #16]
    8476:	697a      	ldr	r2, [r7, #20]
    8478:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    847a:	693b      	ldr	r3, [r7, #16]
    847c:	699b      	ldr	r3, [r3, #24]
    847e:	2b00      	cmp	r3, #0
    8480:	db04      	blt.n	848c <vTaskPriorityDisinheritAfterTimeout+0xe0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    8482:	697b      	ldr	r3, [r7, #20]
    8484:	2205      	movs	r2, #5
    8486:	1ad2      	subs	r2, r2, r3
    8488:	693b      	ldr	r3, [r7, #16]
    848a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    848c:	693b      	ldr	r3, [r7, #16]
    848e:	6959      	ldr	r1, [r3, #20]
    8490:	68ba      	ldr	r2, [r7, #8]
    8492:	0013      	movs	r3, r2
    8494:	009b      	lsls	r3, r3, #2
    8496:	189b      	adds	r3, r3, r2
    8498:	009b      	lsls	r3, r3, #2
    849a:	4a26      	ldr	r2, [pc, #152]	; (8534 <vTaskPriorityDisinheritAfterTimeout+0x188>)
    849c:	189b      	adds	r3, r3, r2
    849e:	4299      	cmp	r1, r3
    84a0:	d101      	bne.n	84a6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
    84a2:	2301      	movs	r3, #1
    84a4:	e000      	b.n	84a8 <vTaskPriorityDisinheritAfterTimeout+0xfc>
    84a6:	2300      	movs	r3, #0
    84a8:	2b00      	cmp	r3, #0
    84aa:	d031      	beq.n	8510 <vTaskPriorityDisinheritAfterTimeout+0x164>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    84ac:	693b      	ldr	r3, [r7, #16]
    84ae:	3304      	adds	r3, #4
    84b0:	0018      	movs	r0, r3
    84b2:	4b21      	ldr	r3, [pc, #132]	; (8538 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
    84b4:	4798      	blx	r3
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
    84b6:	693b      	ldr	r3, [r7, #16]
    84b8:	0018      	movs	r0, r3
    84ba:	4b18      	ldr	r3, [pc, #96]	; (851c <vTaskPriorityDisinheritAfterTimeout+0x170>)
    84bc:	4798      	blx	r3
    84be:	0003      	movs	r3, r0
    84c0:	001a      	movs	r2, r3
    84c2:	4b17      	ldr	r3, [pc, #92]	; (8520 <vTaskPriorityDisinheritAfterTimeout+0x174>)
    84c4:	881b      	ldrh	r3, [r3, #0]
    84c6:	4013      	ands	r3, r2
    84c8:	b29b      	uxth	r3, r3
    84ca:	2b00      	cmp	r3, #0
    84cc:	d008      	beq.n	84e0 <vTaskPriorityDisinheritAfterTimeout+0x134>
    84ce:	693b      	ldr	r3, [r7, #16]
    84d0:	0018      	movs	r0, r3
    84d2:	4b14      	ldr	r3, [pc, #80]	; (8524 <vTaskPriorityDisinheritAfterTimeout+0x178>)
    84d4:	4798      	blx	r3
    84d6:	0003      	movs	r3, r0
    84d8:	b2db      	uxtb	r3, r3
    84da:	0018      	movs	r0, r3
    84dc:	4b17      	ldr	r3, [pc, #92]	; (853c <vTaskPriorityDisinheritAfterTimeout+0x190>)
    84de:	4798      	blx	r3
    84e0:	693b      	ldr	r3, [r7, #16]
    84e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    84e4:	4b16      	ldr	r3, [pc, #88]	; (8540 <vTaskPriorityDisinheritAfterTimeout+0x194>)
    84e6:	681b      	ldr	r3, [r3, #0]
    84e8:	429a      	cmp	r2, r3
    84ea:	d903      	bls.n	84f4 <vTaskPriorityDisinheritAfterTimeout+0x148>
    84ec:	693b      	ldr	r3, [r7, #16]
    84ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    84f0:	4b13      	ldr	r3, [pc, #76]	; (8540 <vTaskPriorityDisinheritAfterTimeout+0x194>)
    84f2:	601a      	str	r2, [r3, #0]
    84f4:	693b      	ldr	r3, [r7, #16]
    84f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    84f8:	0013      	movs	r3, r2
    84fa:	009b      	lsls	r3, r3, #2
    84fc:	189b      	adds	r3, r3, r2
    84fe:	009b      	lsls	r3, r3, #2
    8500:	4a0c      	ldr	r2, [pc, #48]	; (8534 <vTaskPriorityDisinheritAfterTimeout+0x188>)
    8502:	189a      	adds	r2, r3, r2
    8504:	693b      	ldr	r3, [r7, #16]
    8506:	3304      	adds	r3, #4
    8508:	0019      	movs	r1, r3
    850a:	0010      	movs	r0, r2
    850c:	4b0d      	ldr	r3, [pc, #52]	; (8544 <vTaskPriorityDisinheritAfterTimeout+0x198>)
    850e:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    8510:	46c0      	nop			; (mov r8, r8)
    8512:	46bd      	mov	sp, r7
    8514:	b007      	add	sp, #28
    8516:	bd90      	pop	{r4, r7, pc}
    8518:	200036dc 	.word	0x200036dc
    851c:	000035cd 	.word	0x000035cd
    8520:	20000024 	.word	0x20000024
    8524:	000035ad 	.word	0x000035ad
    8528:	000043d5 	.word	0x000043d5
    852c:	00003f45 	.word	0x00003f45
    8530:	00004331 	.word	0x00004331
    8534:	200036e0 	.word	0x200036e0
    8538:	0000528f 	.word	0x0000528f
    853c:	00003bcd 	.word	0x00003bcd
    8540:	200037bc 	.word	0x200037bc
    8544:	000051df 	.word	0x000051df

00008548 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    8548:	b580      	push	{r7, lr}
    854a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    854c:	4b06      	ldr	r3, [pc, #24]	; (8568 <pvTaskIncrementMutexHeldCount+0x20>)
    854e:	681b      	ldr	r3, [r3, #0]
    8550:	2b00      	cmp	r3, #0
    8552:	d004      	beq.n	855e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    8554:	4b04      	ldr	r3, [pc, #16]	; (8568 <pvTaskIncrementMutexHeldCount+0x20>)
    8556:	681b      	ldr	r3, [r3, #0]
    8558:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    855a:	3201      	adds	r2, #1
    855c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
    855e:	4b02      	ldr	r3, [pc, #8]	; (8568 <pvTaskIncrementMutexHeldCount+0x20>)
    8560:	681b      	ldr	r3, [r3, #0]
	}
    8562:	0018      	movs	r0, r3
    8564:	46bd      	mov	sp, r7
    8566:	bd80      	pop	{r7, pc}
    8568:	200036dc 	.word	0x200036dc

0000856c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    856c:	b580      	push	{r7, lr}
    856e:	b084      	sub	sp, #16
    8570:	af00      	add	r7, sp, #0
    8572:	6078      	str	r0, [r7, #4]
    8574:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    8576:	4b21      	ldr	r3, [pc, #132]	; (85fc <prvAddCurrentTaskToDelayedList+0x90>)
    8578:	681b      	ldr	r3, [r3, #0]
    857a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    857c:	4b20      	ldr	r3, [pc, #128]	; (8600 <prvAddCurrentTaskToDelayedList+0x94>)
    857e:	681b      	ldr	r3, [r3, #0]
    8580:	3304      	adds	r3, #4
    8582:	0018      	movs	r0, r3
    8584:	4b1f      	ldr	r3, [pc, #124]	; (8604 <prvAddCurrentTaskToDelayedList+0x98>)
    8586:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    8588:	687b      	ldr	r3, [r7, #4]
    858a:	3301      	adds	r3, #1
    858c:	d10b      	bne.n	85a6 <prvAddCurrentTaskToDelayedList+0x3a>
    858e:	683b      	ldr	r3, [r7, #0]
    8590:	2b00      	cmp	r3, #0
    8592:	d008      	beq.n	85a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    8594:	4b1a      	ldr	r3, [pc, #104]	; (8600 <prvAddCurrentTaskToDelayedList+0x94>)
    8596:	681b      	ldr	r3, [r3, #0]
    8598:	1d1a      	adds	r2, r3, #4
    859a:	4b1b      	ldr	r3, [pc, #108]	; (8608 <prvAddCurrentTaskToDelayedList+0x9c>)
    859c:	0011      	movs	r1, r2
    859e:	0018      	movs	r0, r3
    85a0:	4b1a      	ldr	r3, [pc, #104]	; (860c <prvAddCurrentTaskToDelayedList+0xa0>)
    85a2:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    85a4:	e026      	b.n	85f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
    85a6:	68fa      	ldr	r2, [r7, #12]
    85a8:	687b      	ldr	r3, [r7, #4]
    85aa:	18d3      	adds	r3, r2, r3
    85ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    85ae:	4b14      	ldr	r3, [pc, #80]	; (8600 <prvAddCurrentTaskToDelayedList+0x94>)
    85b0:	681b      	ldr	r3, [r3, #0]
    85b2:	68ba      	ldr	r2, [r7, #8]
    85b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
    85b6:	68ba      	ldr	r2, [r7, #8]
    85b8:	68fb      	ldr	r3, [r7, #12]
    85ba:	429a      	cmp	r2, r3
    85bc:	d209      	bcs.n	85d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    85be:	4b14      	ldr	r3, [pc, #80]	; (8610 <prvAddCurrentTaskToDelayedList+0xa4>)
    85c0:	681a      	ldr	r2, [r3, #0]
    85c2:	4b0f      	ldr	r3, [pc, #60]	; (8600 <prvAddCurrentTaskToDelayedList+0x94>)
    85c4:	681b      	ldr	r3, [r3, #0]
    85c6:	3304      	adds	r3, #4
    85c8:	0019      	movs	r1, r3
    85ca:	0010      	movs	r0, r2
    85cc:	4b11      	ldr	r3, [pc, #68]	; (8614 <prvAddCurrentTaskToDelayedList+0xa8>)
    85ce:	4798      	blx	r3
}
    85d0:	e010      	b.n	85f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    85d2:	4b11      	ldr	r3, [pc, #68]	; (8618 <prvAddCurrentTaskToDelayedList+0xac>)
    85d4:	681a      	ldr	r2, [r3, #0]
    85d6:	4b0a      	ldr	r3, [pc, #40]	; (8600 <prvAddCurrentTaskToDelayedList+0x94>)
    85d8:	681b      	ldr	r3, [r3, #0]
    85da:	3304      	adds	r3, #4
    85dc:	0019      	movs	r1, r3
    85de:	0010      	movs	r0, r2
    85e0:	4b0c      	ldr	r3, [pc, #48]	; (8614 <prvAddCurrentTaskToDelayedList+0xa8>)
    85e2:	4798      	blx	r3
				if( xTimeToWake < xNextTaskUnblockTime )
    85e4:	4b0d      	ldr	r3, [pc, #52]	; (861c <prvAddCurrentTaskToDelayedList+0xb0>)
    85e6:	681b      	ldr	r3, [r3, #0]
    85e8:	68ba      	ldr	r2, [r7, #8]
    85ea:	429a      	cmp	r2, r3
    85ec:	d202      	bcs.n	85f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
    85ee:	4b0b      	ldr	r3, [pc, #44]	; (861c <prvAddCurrentTaskToDelayedList+0xb0>)
    85f0:	68ba      	ldr	r2, [r7, #8]
    85f2:	601a      	str	r2, [r3, #0]
}
    85f4:	46c0      	nop			; (mov r8, r8)
    85f6:	46bd      	mov	sp, r7
    85f8:	b004      	add	sp, #16
    85fa:	bd80      	pop	{r7, pc}
    85fc:	200037b8 	.word	0x200037b8
    8600:	200036dc 	.word	0x200036dc
    8604:	0000528f 	.word	0x0000528f
    8608:	200037a0 	.word	0x200037a0
    860c:	000051df 	.word	0x000051df
    8610:	20003770 	.word	0x20003770
    8614:	00005223 	.word	0x00005223
    8618:	2000376c 	.word	0x2000376c
    861c:	200037d4 	.word	0x200037d4

00008620 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    8620:	b590      	push	{r4, r7, lr}
    8622:	b085      	sub	sp, #20
    8624:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
    8626:	2300      	movs	r3, #0
    8628:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    862a:	4b0e      	ldr	r3, [pc, #56]	; (8664 <xTimerCreateTimerTask+0x44>)
    862c:	4798      	blx	r3

	if( xTimerQueue != NULL )
    862e:	4b0e      	ldr	r3, [pc, #56]	; (8668 <xTimerCreateTimerTask+0x48>)
    8630:	681b      	ldr	r3, [r3, #0]
    8632:	2b00      	cmp	r3, #0
    8634:	d00b      	beq.n	864e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
    8636:	490d      	ldr	r1, [pc, #52]	; (866c <xTimerCreateTimerTask+0x4c>)
    8638:	480d      	ldr	r0, [pc, #52]	; (8670 <xTimerCreateTimerTask+0x50>)
    863a:	4b0e      	ldr	r3, [pc, #56]	; (8674 <xTimerCreateTimerTask+0x54>)
    863c:	9301      	str	r3, [sp, #4]
    863e:	2302      	movs	r3, #2
    8640:	9300      	str	r3, [sp, #0]
    8642:	2300      	movs	r3, #0
    8644:	2280      	movs	r2, #128	; 0x80
    8646:	4c0c      	ldr	r4, [pc, #48]	; (8678 <xTimerCreateTimerTask+0x58>)
    8648:	47a0      	blx	r4
    864a:	0003      	movs	r3, r0
    864c:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    864e:	687b      	ldr	r3, [r7, #4]
    8650:	2b00      	cmp	r3, #0
    8652:	d101      	bne.n	8658 <xTimerCreateTimerTask+0x38>
    8654:	b672      	cpsid	i
    8656:	e7fe      	b.n	8656 <xTimerCreateTimerTask+0x36>
	return xReturn;
    8658:	687b      	ldr	r3, [r7, #4]
}
    865a:	0018      	movs	r0, r3
    865c:	46bd      	mov	sp, r7
    865e:	b003      	add	sp, #12
    8660:	bd90      	pop	{r4, r7, pc}
    8662:	46c0      	nop			; (mov r8, r8)
    8664:	00008b69 	.word	0x00008b69
    8668:	20003810 	.word	0x20003810
    866c:	00010000 	.word	0x00010000
    8670:	000087a1 	.word	0x000087a1
    8674:	20003814 	.word	0x20003814
    8678:	00007075 	.word	0x00007075

0000867c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    867c:	b590      	push	{r4, r7, lr}
    867e:	b089      	sub	sp, #36	; 0x24
    8680:	af00      	add	r7, sp, #0
    8682:	60f8      	str	r0, [r7, #12]
    8684:	60b9      	str	r1, [r7, #8]
    8686:	607a      	str	r2, [r7, #4]
    8688:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
    868a:	2300      	movs	r3, #0
    868c:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
    868e:	68fb      	ldr	r3, [r7, #12]
    8690:	2b00      	cmp	r3, #0
    8692:	d101      	bne.n	8698 <xTimerGenericCommand+0x1c>
    8694:	b672      	cpsid	i
    8696:	e7fe      	b.n	8696 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    8698:	4b1e      	ldr	r3, [pc, #120]	; (8714 <xTimerGenericCommand+0x98>)
    869a:	681b      	ldr	r3, [r3, #0]
    869c:	2b00      	cmp	r3, #0
    869e:	d033      	beq.n	8708 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    86a0:	2310      	movs	r3, #16
    86a2:	18fb      	adds	r3, r7, r3
    86a4:	68ba      	ldr	r2, [r7, #8]
    86a6:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    86a8:	2310      	movs	r3, #16
    86aa:	18fb      	adds	r3, r7, r3
    86ac:	687a      	ldr	r2, [r7, #4]
    86ae:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    86b0:	2310      	movs	r3, #16
    86b2:	18fb      	adds	r3, r7, r3
    86b4:	68fa      	ldr	r2, [r7, #12]
    86b6:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    86b8:	68bb      	ldr	r3, [r7, #8]
    86ba:	2b05      	cmp	r3, #5
    86bc:	dc1a      	bgt.n	86f4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    86be:	4b16      	ldr	r3, [pc, #88]	; (8718 <xTimerGenericCommand+0x9c>)
    86c0:	4798      	blx	r3
    86c2:	0003      	movs	r3, r0
    86c4:	2b02      	cmp	r3, #2
    86c6:	d10a      	bne.n	86de <xTimerGenericCommand+0x62>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    86c8:	4b12      	ldr	r3, [pc, #72]	; (8714 <xTimerGenericCommand+0x98>)
    86ca:	6818      	ldr	r0, [r3, #0]
    86cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    86ce:	2310      	movs	r3, #16
    86d0:	18f9      	adds	r1, r7, r3
    86d2:	2300      	movs	r3, #0
    86d4:	4c11      	ldr	r4, [pc, #68]	; (871c <xTimerGenericCommand+0xa0>)
    86d6:	47a0      	blx	r4
    86d8:	0003      	movs	r3, r0
    86da:	61fb      	str	r3, [r7, #28]
    86dc:	e014      	b.n	8708 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    86de:	4b0d      	ldr	r3, [pc, #52]	; (8714 <xTimerGenericCommand+0x98>)
    86e0:	6818      	ldr	r0, [r3, #0]
    86e2:	2310      	movs	r3, #16
    86e4:	18f9      	adds	r1, r7, r3
    86e6:	2300      	movs	r3, #0
    86e8:	2200      	movs	r2, #0
    86ea:	4c0c      	ldr	r4, [pc, #48]	; (871c <xTimerGenericCommand+0xa0>)
    86ec:	47a0      	blx	r4
    86ee:	0003      	movs	r3, r0
    86f0:	61fb      	str	r3, [r7, #28]
    86f2:	e009      	b.n	8708 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    86f4:	4b07      	ldr	r3, [pc, #28]	; (8714 <xTimerGenericCommand+0x98>)
    86f6:	6818      	ldr	r0, [r3, #0]
    86f8:	683a      	ldr	r2, [r7, #0]
    86fa:	2310      	movs	r3, #16
    86fc:	18f9      	adds	r1, r7, r3
    86fe:	2300      	movs	r3, #0
    8700:	4c07      	ldr	r4, [pc, #28]	; (8720 <xTimerGenericCommand+0xa4>)
    8702:	47a0      	blx	r4
    8704:	0003      	movs	r3, r0
    8706:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    8708:	69fb      	ldr	r3, [r7, #28]
}
    870a:	0018      	movs	r0, r3
    870c:	46bd      	mov	sp, r7
    870e:	b009      	add	sp, #36	; 0x24
    8710:	bd90      	pop	{r4, r7, pc}
    8712:	46c0      	nop			; (mov r8, r8)
    8714:	20003810 	.word	0x20003810
    8718:	0000807d 	.word	0x0000807d
    871c:	000059ad 	.word	0x000059ad
    8720:	00005e0d 	.word	0x00005e0d

00008724 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    8724:	b590      	push	{r4, r7, lr}
    8726:	b087      	sub	sp, #28
    8728:	af02      	add	r7, sp, #8
    872a:	6078      	str	r0, [r7, #4]
    872c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    872e:	4b18      	ldr	r3, [pc, #96]	; (8790 <prvProcessExpiredTimer+0x6c>)
    8730:	681b      	ldr	r3, [r3, #0]
    8732:	68db      	ldr	r3, [r3, #12]
    8734:	68db      	ldr	r3, [r3, #12]
    8736:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    8738:	68fb      	ldr	r3, [r7, #12]
    873a:	3304      	adds	r3, #4
    873c:	0018      	movs	r0, r3
    873e:	4b15      	ldr	r3, [pc, #84]	; (8794 <prvProcessExpiredTimer+0x70>)
    8740:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    8742:	68fb      	ldr	r3, [r7, #12]
    8744:	69db      	ldr	r3, [r3, #28]
    8746:	2b01      	cmp	r3, #1
    8748:	d119      	bne.n	877e <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    874a:	68fb      	ldr	r3, [r7, #12]
    874c:	699a      	ldr	r2, [r3, #24]
    874e:	687b      	ldr	r3, [r7, #4]
    8750:	18d1      	adds	r1, r2, r3
    8752:	687b      	ldr	r3, [r7, #4]
    8754:	683a      	ldr	r2, [r7, #0]
    8756:	68f8      	ldr	r0, [r7, #12]
    8758:	4c0f      	ldr	r4, [pc, #60]	; (8798 <prvProcessExpiredTimer+0x74>)
    875a:	47a0      	blx	r4
    875c:	1e03      	subs	r3, r0, #0
    875e:	d00e      	beq.n	877e <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    8760:	687a      	ldr	r2, [r7, #4]
    8762:	68f8      	ldr	r0, [r7, #12]
    8764:	2300      	movs	r3, #0
    8766:	9300      	str	r3, [sp, #0]
    8768:	2300      	movs	r3, #0
    876a:	2100      	movs	r1, #0
    876c:	4c0b      	ldr	r4, [pc, #44]	; (879c <prvProcessExpiredTimer+0x78>)
    876e:	47a0      	blx	r4
    8770:	0003      	movs	r3, r0
    8772:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
    8774:	68bb      	ldr	r3, [r7, #8]
    8776:	2b00      	cmp	r3, #0
    8778:	d101      	bne.n	877e <prvProcessExpiredTimer+0x5a>
    877a:	b672      	cpsid	i
    877c:	e7fe      	b.n	877c <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    877e:	68fb      	ldr	r3, [r7, #12]
    8780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8782:	68fa      	ldr	r2, [r7, #12]
    8784:	0010      	movs	r0, r2
    8786:	4798      	blx	r3
}
    8788:	46c0      	nop			; (mov r8, r8)
    878a:	46bd      	mov	sp, r7
    878c:	b005      	add	sp, #20
    878e:	bd90      	pop	{r4, r7, pc}
    8790:	20003808 	.word	0x20003808
    8794:	0000528f 	.word	0x0000528f
    8798:	00008909 	.word	0x00008909
    879c:	0000867d 	.word	0x0000867d

000087a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    87a0:	b580      	push	{r7, lr}
    87a2:	b084      	sub	sp, #16
    87a4:	af00      	add	r7, sp, #0
    87a6:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
    87a8:	4b08      	ldr	r3, [pc, #32]	; (87cc <prvTimerTask+0x2c>)
    87aa:	4798      	blx	r3

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    87ac:	2308      	movs	r3, #8
    87ae:	18fb      	adds	r3, r7, r3
    87b0:	0018      	movs	r0, r3
    87b2:	4b07      	ldr	r3, [pc, #28]	; (87d0 <prvTimerTask+0x30>)
    87b4:	4798      	blx	r3
    87b6:	0003      	movs	r3, r0
    87b8:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    87ba:	68ba      	ldr	r2, [r7, #8]
    87bc:	68fb      	ldr	r3, [r7, #12]
    87be:	0011      	movs	r1, r2
    87c0:	0018      	movs	r0, r3
    87c2:	4b04      	ldr	r3, [pc, #16]	; (87d4 <prvTimerTask+0x34>)
    87c4:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    87c6:	4b04      	ldr	r3, [pc, #16]	; (87d8 <prvTimerTask+0x38>)
    87c8:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    87ca:	e7ef      	b.n	87ac <prvTimerTask+0xc>
    87cc:	0000bdcd 	.word	0x0000bdcd
    87d0:	00008881 	.word	0x00008881
    87d4:	000087dd 	.word	0x000087dd
    87d8:	00008991 	.word	0x00008991

000087dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
    87dc:	b580      	push	{r7, lr}
    87de:	b084      	sub	sp, #16
    87e0:	af00      	add	r7, sp, #0
    87e2:	6078      	str	r0, [r7, #4]
    87e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    87e6:	4b1e      	ldr	r3, [pc, #120]	; (8860 <prvProcessTimerOrBlockTask+0x84>)
    87e8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    87ea:	2308      	movs	r3, #8
    87ec:	18fb      	adds	r3, r7, r3
    87ee:	0018      	movs	r0, r3
    87f0:	4b1c      	ldr	r3, [pc, #112]	; (8864 <prvProcessTimerOrBlockTask+0x88>)
    87f2:	4798      	blx	r3
    87f4:	0003      	movs	r3, r0
    87f6:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
    87f8:	68bb      	ldr	r3, [r7, #8]
    87fa:	2b00      	cmp	r3, #0
    87fc:	d129      	bne.n	8852 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    87fe:	683b      	ldr	r3, [r7, #0]
    8800:	2b00      	cmp	r3, #0
    8802:	d10c      	bne.n	881e <prvProcessTimerOrBlockTask+0x42>
    8804:	687a      	ldr	r2, [r7, #4]
    8806:	68fb      	ldr	r3, [r7, #12]
    8808:	429a      	cmp	r2, r3
    880a:	d808      	bhi.n	881e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
    880c:	4b16      	ldr	r3, [pc, #88]	; (8868 <prvProcessTimerOrBlockTask+0x8c>)
    880e:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    8810:	68fa      	ldr	r2, [r7, #12]
    8812:	687b      	ldr	r3, [r7, #4]
    8814:	0011      	movs	r1, r2
    8816:	0018      	movs	r0, r3
    8818:	4b14      	ldr	r3, [pc, #80]	; (886c <prvProcessTimerOrBlockTask+0x90>)
    881a:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    881c:	e01b      	b.n	8856 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
    881e:	683b      	ldr	r3, [r7, #0]
    8820:	2b00      	cmp	r3, #0
    8822:	d006      	beq.n	8832 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    8824:	4b12      	ldr	r3, [pc, #72]	; (8870 <prvProcessTimerOrBlockTask+0x94>)
    8826:	681b      	ldr	r3, [r3, #0]
    8828:	681b      	ldr	r3, [r3, #0]
    882a:	425a      	negs	r2, r3
    882c:	4153      	adcs	r3, r2
    882e:	b2db      	uxtb	r3, r3
    8830:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    8832:	4b10      	ldr	r3, [pc, #64]	; (8874 <prvProcessTimerOrBlockTask+0x98>)
    8834:	6818      	ldr	r0, [r3, #0]
    8836:	687a      	ldr	r2, [r7, #4]
    8838:	68fb      	ldr	r3, [r7, #12]
    883a:	1ad3      	subs	r3, r2, r3
    883c:	683a      	ldr	r2, [r7, #0]
    883e:	0019      	movs	r1, r3
    8840:	4b0d      	ldr	r3, [pc, #52]	; (8878 <prvProcessTimerOrBlockTask+0x9c>)
    8842:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    8844:	4b08      	ldr	r3, [pc, #32]	; (8868 <prvProcessTimerOrBlockTask+0x8c>)
    8846:	4798      	blx	r3
    8848:	1e03      	subs	r3, r0, #0
    884a:	d104      	bne.n	8856 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
    884c:	4b0b      	ldr	r3, [pc, #44]	; (887c <prvProcessTimerOrBlockTask+0xa0>)
    884e:	4798      	blx	r3
}
    8850:	e001      	b.n	8856 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
    8852:	4b05      	ldr	r3, [pc, #20]	; (8868 <prvProcessTimerOrBlockTask+0x8c>)
    8854:	4798      	blx	r3
}
    8856:	46c0      	nop			; (mov r8, r8)
    8858:	46bd      	mov	sp, r7
    885a:	b004      	add	sp, #16
    885c:	bd80      	pop	{r7, pc}
    885e:	46c0      	nop			; (mov r8, r8)
    8860:	000076c9 	.word	0x000076c9
    8864:	000088c1 	.word	0x000088c1
    8868:	000076e1 	.word	0x000076e1
    886c:	00008725 	.word	0x00008725
    8870:	2000380c 	.word	0x2000380c
    8874:	20003810 	.word	0x20003810
    8878:	00006e71 	.word	0x00006e71
    887c:	00005401 	.word	0x00005401

00008880 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    8880:	b580      	push	{r7, lr}
    8882:	b084      	sub	sp, #16
    8884:	af00      	add	r7, sp, #0
    8886:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    8888:	4b0c      	ldr	r3, [pc, #48]	; (88bc <prvGetNextExpireTime+0x3c>)
    888a:	681b      	ldr	r3, [r3, #0]
    888c:	681b      	ldr	r3, [r3, #0]
    888e:	425a      	negs	r2, r3
    8890:	4153      	adcs	r3, r2
    8892:	b2db      	uxtb	r3, r3
    8894:	001a      	movs	r2, r3
    8896:	687b      	ldr	r3, [r7, #4]
    8898:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    889a:	687b      	ldr	r3, [r7, #4]
    889c:	681b      	ldr	r3, [r3, #0]
    889e:	2b00      	cmp	r3, #0
    88a0:	d105      	bne.n	88ae <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    88a2:	4b06      	ldr	r3, [pc, #24]	; (88bc <prvGetNextExpireTime+0x3c>)
    88a4:	681b      	ldr	r3, [r3, #0]
    88a6:	68db      	ldr	r3, [r3, #12]
    88a8:	681b      	ldr	r3, [r3, #0]
    88aa:	60fb      	str	r3, [r7, #12]
    88ac:	e001      	b.n	88b2 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    88ae:	2300      	movs	r3, #0
    88b0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
    88b2:	68fb      	ldr	r3, [r7, #12]
}
    88b4:	0018      	movs	r0, r3
    88b6:	46bd      	mov	sp, r7
    88b8:	b004      	add	sp, #16
    88ba:	bd80      	pop	{r7, pc}
    88bc:	20003808 	.word	0x20003808

000088c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    88c0:	b580      	push	{r7, lr}
    88c2:	b084      	sub	sp, #16
    88c4:	af00      	add	r7, sp, #0
    88c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    88c8:	4b0c      	ldr	r3, [pc, #48]	; (88fc <prvSampleTimeNow+0x3c>)
    88ca:	4798      	blx	r3
    88cc:	0003      	movs	r3, r0
    88ce:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
    88d0:	4b0b      	ldr	r3, [pc, #44]	; (8900 <prvSampleTimeNow+0x40>)
    88d2:	681b      	ldr	r3, [r3, #0]
    88d4:	68fa      	ldr	r2, [r7, #12]
    88d6:	429a      	cmp	r2, r3
    88d8:	d205      	bcs.n	88e6 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
    88da:	4b0a      	ldr	r3, [pc, #40]	; (8904 <prvSampleTimeNow+0x44>)
    88dc:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
    88de:	687b      	ldr	r3, [r7, #4]
    88e0:	2201      	movs	r2, #1
    88e2:	601a      	str	r2, [r3, #0]
    88e4:	e002      	b.n	88ec <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    88e6:	687b      	ldr	r3, [r7, #4]
    88e8:	2200      	movs	r2, #0
    88ea:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
    88ec:	4b04      	ldr	r3, [pc, #16]	; (8900 <prvSampleTimeNow+0x40>)
    88ee:	68fa      	ldr	r2, [r7, #12]
    88f0:	601a      	str	r2, [r3, #0]

	return xTimeNow;
    88f2:	68fb      	ldr	r3, [r7, #12]
}
    88f4:	0018      	movs	r0, r3
    88f6:	46bd      	mov	sp, r7
    88f8:	b004      	add	sp, #16
    88fa:	bd80      	pop	{r7, pc}
    88fc:	00007851 	.word	0x00007851
    8900:	20003818 	.word	0x20003818
    8904:	00008aa9 	.word	0x00008aa9

00008908 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    8908:	b580      	push	{r7, lr}
    890a:	b086      	sub	sp, #24
    890c:	af00      	add	r7, sp, #0
    890e:	60f8      	str	r0, [r7, #12]
    8910:	60b9      	str	r1, [r7, #8]
    8912:	607a      	str	r2, [r7, #4]
    8914:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
    8916:	2300      	movs	r3, #0
    8918:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    891a:	68fb      	ldr	r3, [r7, #12]
    891c:	68ba      	ldr	r2, [r7, #8]
    891e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    8920:	68fb      	ldr	r3, [r7, #12]
    8922:	68fa      	ldr	r2, [r7, #12]
    8924:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
    8926:	68ba      	ldr	r2, [r7, #8]
    8928:	687b      	ldr	r3, [r7, #4]
    892a:	429a      	cmp	r2, r3
    892c:	d812      	bhi.n	8954 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    892e:	687a      	ldr	r2, [r7, #4]
    8930:	683b      	ldr	r3, [r7, #0]
    8932:	1ad2      	subs	r2, r2, r3
    8934:	68fb      	ldr	r3, [r7, #12]
    8936:	699b      	ldr	r3, [r3, #24]
    8938:	429a      	cmp	r2, r3
    893a:	d302      	bcc.n	8942 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    893c:	2301      	movs	r3, #1
    893e:	617b      	str	r3, [r7, #20]
    8940:	e01b      	b.n	897a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    8942:	4b10      	ldr	r3, [pc, #64]	; (8984 <prvInsertTimerInActiveList+0x7c>)
    8944:	681a      	ldr	r2, [r3, #0]
    8946:	68fb      	ldr	r3, [r7, #12]
    8948:	3304      	adds	r3, #4
    894a:	0019      	movs	r1, r3
    894c:	0010      	movs	r0, r2
    894e:	4b0e      	ldr	r3, [pc, #56]	; (8988 <prvInsertTimerInActiveList+0x80>)
    8950:	4798      	blx	r3
    8952:	e012      	b.n	897a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    8954:	687a      	ldr	r2, [r7, #4]
    8956:	683b      	ldr	r3, [r7, #0]
    8958:	429a      	cmp	r2, r3
    895a:	d206      	bcs.n	896a <prvInsertTimerInActiveList+0x62>
    895c:	68ba      	ldr	r2, [r7, #8]
    895e:	683b      	ldr	r3, [r7, #0]
    8960:	429a      	cmp	r2, r3
    8962:	d302      	bcc.n	896a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    8964:	2301      	movs	r3, #1
    8966:	617b      	str	r3, [r7, #20]
    8968:	e007      	b.n	897a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    896a:	4b08      	ldr	r3, [pc, #32]	; (898c <prvInsertTimerInActiveList+0x84>)
    896c:	681a      	ldr	r2, [r3, #0]
    896e:	68fb      	ldr	r3, [r7, #12]
    8970:	3304      	adds	r3, #4
    8972:	0019      	movs	r1, r3
    8974:	0010      	movs	r0, r2
    8976:	4b04      	ldr	r3, [pc, #16]	; (8988 <prvInsertTimerInActiveList+0x80>)
    8978:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
    897a:	697b      	ldr	r3, [r7, #20]
}
    897c:	0018      	movs	r0, r3
    897e:	46bd      	mov	sp, r7
    8980:	b006      	add	sp, #24
    8982:	bd80      	pop	{r7, pc}
    8984:	2000380c 	.word	0x2000380c
    8988:	00005223 	.word	0x00005223
    898c:	20003808 	.word	0x20003808

00008990 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    8990:	b590      	push	{r4, r7, lr}
    8992:	b08b      	sub	sp, #44	; 0x2c
    8994:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    8996:	e068      	b.n	8a6a <prvProcessReceivedCommands+0xda>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    8998:	2308      	movs	r3, #8
    899a:	18fb      	adds	r3, r7, r3
    899c:	681b      	ldr	r3, [r3, #0]
    899e:	2b00      	cmp	r3, #0
    89a0:	db63      	blt.n	8a6a <prvProcessReceivedCommands+0xda>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    89a2:	2308      	movs	r3, #8
    89a4:	18fb      	adds	r3, r7, r3
    89a6:	689b      	ldr	r3, [r3, #8]
    89a8:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    89aa:	69fb      	ldr	r3, [r7, #28]
    89ac:	695b      	ldr	r3, [r3, #20]
    89ae:	2b00      	cmp	r3, #0
    89b0:	d004      	beq.n	89bc <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    89b2:	69fb      	ldr	r3, [r7, #28]
    89b4:	3304      	adds	r3, #4
    89b6:	0018      	movs	r0, r3
    89b8:	4b33      	ldr	r3, [pc, #204]	; (8a88 <prvProcessReceivedCommands+0xf8>)
    89ba:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    89bc:	1d3b      	adds	r3, r7, #4
    89be:	0018      	movs	r0, r3
    89c0:	4b32      	ldr	r3, [pc, #200]	; (8a8c <prvProcessReceivedCommands+0xfc>)
    89c2:	4798      	blx	r3
    89c4:	0003      	movs	r3, r0
    89c6:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
    89c8:	2308      	movs	r3, #8
    89ca:	18fb      	adds	r3, r7, r3
    89cc:	681b      	ldr	r3, [r3, #0]
    89ce:	2b09      	cmp	r3, #9
    89d0:	d84a      	bhi.n	8a68 <prvProcessReceivedCommands+0xd8>
    89d2:	009a      	lsls	r2, r3, #2
    89d4:	4b2e      	ldr	r3, [pc, #184]	; (8a90 <prvProcessReceivedCommands+0x100>)
    89d6:	18d3      	adds	r3, r2, r3
    89d8:	681b      	ldr	r3, [r3, #0]
    89da:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    89dc:	2308      	movs	r3, #8
    89de:	18fb      	adds	r3, r7, r3
    89e0:	685a      	ldr	r2, [r3, #4]
    89e2:	69fb      	ldr	r3, [r7, #28]
    89e4:	699b      	ldr	r3, [r3, #24]
    89e6:	18d1      	adds	r1, r2, r3
    89e8:	2308      	movs	r3, #8
    89ea:	18fb      	adds	r3, r7, r3
    89ec:	685b      	ldr	r3, [r3, #4]
    89ee:	69ba      	ldr	r2, [r7, #24]
    89f0:	69f8      	ldr	r0, [r7, #28]
    89f2:	4c28      	ldr	r4, [pc, #160]	; (8a94 <prvProcessReceivedCommands+0x104>)
    89f4:	47a0      	blx	r4
    89f6:	1e03      	subs	r3, r0, #0
    89f8:	d037      	beq.n	8a6a <prvProcessReceivedCommands+0xda>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    89fa:	69fb      	ldr	r3, [r7, #28]
    89fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    89fe:	69fa      	ldr	r2, [r7, #28]
    8a00:	0010      	movs	r0, r2
    8a02:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    8a04:	69fb      	ldr	r3, [r7, #28]
    8a06:	69db      	ldr	r3, [r3, #28]
    8a08:	2b01      	cmp	r3, #1
    8a0a:	d12e      	bne.n	8a6a <prvProcessReceivedCommands+0xda>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    8a0c:	2308      	movs	r3, #8
    8a0e:	18fb      	adds	r3, r7, r3
    8a10:	685a      	ldr	r2, [r3, #4]
    8a12:	69fb      	ldr	r3, [r7, #28]
    8a14:	699b      	ldr	r3, [r3, #24]
    8a16:	18d2      	adds	r2, r2, r3
    8a18:	69f8      	ldr	r0, [r7, #28]
    8a1a:	2300      	movs	r3, #0
    8a1c:	9300      	str	r3, [sp, #0]
    8a1e:	2300      	movs	r3, #0
    8a20:	2100      	movs	r1, #0
    8a22:	4c1d      	ldr	r4, [pc, #116]	; (8a98 <prvProcessReceivedCommands+0x108>)
    8a24:	47a0      	blx	r4
    8a26:	0003      	movs	r3, r0
    8a28:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
    8a2a:	697b      	ldr	r3, [r7, #20]
    8a2c:	2b00      	cmp	r3, #0
    8a2e:	d11c      	bne.n	8a6a <prvProcessReceivedCommands+0xda>
    8a30:	b672      	cpsid	i
    8a32:	e7fe      	b.n	8a32 <prvProcessReceivedCommands+0xa2>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    8a34:	2308      	movs	r3, #8
    8a36:	18fb      	adds	r3, r7, r3
    8a38:	685a      	ldr	r2, [r3, #4]
    8a3a:	69fb      	ldr	r3, [r7, #28]
    8a3c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    8a3e:	69fb      	ldr	r3, [r7, #28]
    8a40:	699b      	ldr	r3, [r3, #24]
    8a42:	2b00      	cmp	r3, #0
    8a44:	d101      	bne.n	8a4a <prvProcessReceivedCommands+0xba>
    8a46:	b672      	cpsid	i
    8a48:	e7fe      	b.n	8a48 <prvProcessReceivedCommands+0xb8>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    8a4a:	69fb      	ldr	r3, [r7, #28]
    8a4c:	699a      	ldr	r2, [r3, #24]
    8a4e:	69bb      	ldr	r3, [r7, #24]
    8a50:	18d1      	adds	r1, r2, r3
    8a52:	69bb      	ldr	r3, [r7, #24]
    8a54:	69ba      	ldr	r2, [r7, #24]
    8a56:	69f8      	ldr	r0, [r7, #28]
    8a58:	4c0e      	ldr	r4, [pc, #56]	; (8a94 <prvProcessReceivedCommands+0x104>)
    8a5a:	47a0      	blx	r4
					break;
    8a5c:	e005      	b.n	8a6a <prvProcessReceivedCommands+0xda>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
    8a5e:	69fb      	ldr	r3, [r7, #28]
    8a60:	0018      	movs	r0, r3
    8a62:	4b0e      	ldr	r3, [pc, #56]	; (8a9c <prvProcessReceivedCommands+0x10c>)
    8a64:	4798      	blx	r3
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
    8a66:	e000      	b.n	8a6a <prvProcessReceivedCommands+0xda>

				default	:
					/* Don't expect to get here. */
					break;
    8a68:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    8a6a:	4b0d      	ldr	r3, [pc, #52]	; (8aa0 <prvProcessReceivedCommands+0x110>)
    8a6c:	681b      	ldr	r3, [r3, #0]
    8a6e:	2208      	movs	r2, #8
    8a70:	18b9      	adds	r1, r7, r2
    8a72:	2200      	movs	r2, #0
    8a74:	0018      	movs	r0, r3
    8a76:	4b0b      	ldr	r3, [pc, #44]	; (8aa4 <prvProcessReceivedCommands+0x114>)
    8a78:	4798      	blx	r3
    8a7a:	1e03      	subs	r3, r0, #0
    8a7c:	d18c      	bne.n	8998 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
    8a7e:	46c0      	nop			; (mov r8, r8)
    8a80:	46bd      	mov	sp, r7
    8a82:	b009      	add	sp, #36	; 0x24
    8a84:	bd90      	pop	{r4, r7, pc}
    8a86:	46c0      	nop			; (mov r8, r8)
    8a88:	0000528f 	.word	0x0000528f
    8a8c:	000088c1 	.word	0x000088c1
    8a90:	00010008 	.word	0x00010008
    8a94:	00008909 	.word	0x00008909
    8a98:	0000867d 	.word	0x0000867d
    8a9c:	00005615 	.word	0x00005615
    8aa0:	20003810 	.word	0x20003810
    8aa4:	00006265 	.word	0x00006265

00008aa8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    8aa8:	b590      	push	{r4, r7, lr}
    8aaa:	b089      	sub	sp, #36	; 0x24
    8aac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    8aae:	e03e      	b.n	8b2e <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    8ab0:	4b28      	ldr	r3, [pc, #160]	; (8b54 <prvSwitchTimerLists+0xac>)
    8ab2:	681b      	ldr	r3, [r3, #0]
    8ab4:	68db      	ldr	r3, [r3, #12]
    8ab6:	681b      	ldr	r3, [r3, #0]
    8ab8:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    8aba:	4b26      	ldr	r3, [pc, #152]	; (8b54 <prvSwitchTimerLists+0xac>)
    8abc:	681b      	ldr	r3, [r3, #0]
    8abe:	68db      	ldr	r3, [r3, #12]
    8ac0:	68db      	ldr	r3, [r3, #12]
    8ac2:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    8ac4:	693b      	ldr	r3, [r7, #16]
    8ac6:	3304      	adds	r3, #4
    8ac8:	0018      	movs	r0, r3
    8aca:	4b23      	ldr	r3, [pc, #140]	; (8b58 <prvSwitchTimerLists+0xb0>)
    8acc:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    8ace:	693b      	ldr	r3, [r7, #16]
    8ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8ad2:	693a      	ldr	r2, [r7, #16]
    8ad4:	0010      	movs	r0, r2
    8ad6:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    8ad8:	693b      	ldr	r3, [r7, #16]
    8ada:	69db      	ldr	r3, [r3, #28]
    8adc:	2b01      	cmp	r3, #1
    8ade:	d126      	bne.n	8b2e <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    8ae0:	693b      	ldr	r3, [r7, #16]
    8ae2:	699a      	ldr	r2, [r3, #24]
    8ae4:	697b      	ldr	r3, [r7, #20]
    8ae6:	18d3      	adds	r3, r2, r3
    8ae8:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
    8aea:	68fa      	ldr	r2, [r7, #12]
    8aec:	697b      	ldr	r3, [r7, #20]
    8aee:	429a      	cmp	r2, r3
    8af0:	d90e      	bls.n	8b10 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    8af2:	693b      	ldr	r3, [r7, #16]
    8af4:	68fa      	ldr	r2, [r7, #12]
    8af6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    8af8:	693b      	ldr	r3, [r7, #16]
    8afa:	693a      	ldr	r2, [r7, #16]
    8afc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    8afe:	4b15      	ldr	r3, [pc, #84]	; (8b54 <prvSwitchTimerLists+0xac>)
    8b00:	681a      	ldr	r2, [r3, #0]
    8b02:	693b      	ldr	r3, [r7, #16]
    8b04:	3304      	adds	r3, #4
    8b06:	0019      	movs	r1, r3
    8b08:	0010      	movs	r0, r2
    8b0a:	4b14      	ldr	r3, [pc, #80]	; (8b5c <prvSwitchTimerLists+0xb4>)
    8b0c:	4798      	blx	r3
    8b0e:	e00e      	b.n	8b2e <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    8b10:	697a      	ldr	r2, [r7, #20]
    8b12:	6938      	ldr	r0, [r7, #16]
    8b14:	2300      	movs	r3, #0
    8b16:	9300      	str	r3, [sp, #0]
    8b18:	2300      	movs	r3, #0
    8b1a:	2100      	movs	r1, #0
    8b1c:	4c10      	ldr	r4, [pc, #64]	; (8b60 <prvSwitchTimerLists+0xb8>)
    8b1e:	47a0      	blx	r4
    8b20:	0003      	movs	r3, r0
    8b22:	60bb      	str	r3, [r7, #8]
				configASSERT( xResult );
    8b24:	68bb      	ldr	r3, [r7, #8]
    8b26:	2b00      	cmp	r3, #0
    8b28:	d101      	bne.n	8b2e <prvSwitchTimerLists+0x86>
    8b2a:	b672      	cpsid	i
    8b2c:	e7fe      	b.n	8b2c <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    8b2e:	4b09      	ldr	r3, [pc, #36]	; (8b54 <prvSwitchTimerLists+0xac>)
    8b30:	681b      	ldr	r3, [r3, #0]
    8b32:	681b      	ldr	r3, [r3, #0]
    8b34:	2b00      	cmp	r3, #0
    8b36:	d1bb      	bne.n	8ab0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    8b38:	4b06      	ldr	r3, [pc, #24]	; (8b54 <prvSwitchTimerLists+0xac>)
    8b3a:	681b      	ldr	r3, [r3, #0]
    8b3c:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
    8b3e:	4b09      	ldr	r3, [pc, #36]	; (8b64 <prvSwitchTimerLists+0xbc>)
    8b40:	681a      	ldr	r2, [r3, #0]
    8b42:	4b04      	ldr	r3, [pc, #16]	; (8b54 <prvSwitchTimerLists+0xac>)
    8b44:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
    8b46:	4b07      	ldr	r3, [pc, #28]	; (8b64 <prvSwitchTimerLists+0xbc>)
    8b48:	687a      	ldr	r2, [r7, #4]
    8b4a:	601a      	str	r2, [r3, #0]
}
    8b4c:	46c0      	nop			; (mov r8, r8)
    8b4e:	46bd      	mov	sp, r7
    8b50:	b007      	add	sp, #28
    8b52:	bd90      	pop	{r4, r7, pc}
    8b54:	20003808 	.word	0x20003808
    8b58:	0000528f 	.word	0x0000528f
    8b5c:	00005223 	.word	0x00005223
    8b60:	0000867d 	.word	0x0000867d
    8b64:	2000380c 	.word	0x2000380c

00008b68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    8b68:	b580      	push	{r7, lr}
    8b6a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    8b6c:	4b10      	ldr	r3, [pc, #64]	; (8bb0 <prvCheckForValidListAndQueue+0x48>)
    8b6e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    8b70:	4b10      	ldr	r3, [pc, #64]	; (8bb4 <prvCheckForValidListAndQueue+0x4c>)
    8b72:	681b      	ldr	r3, [r3, #0]
    8b74:	2b00      	cmp	r3, #0
    8b76:	d115      	bne.n	8ba4 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
    8b78:	4b0f      	ldr	r3, [pc, #60]	; (8bb8 <prvCheckForValidListAndQueue+0x50>)
    8b7a:	0018      	movs	r0, r3
    8b7c:	4b0f      	ldr	r3, [pc, #60]	; (8bbc <prvCheckForValidListAndQueue+0x54>)
    8b7e:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    8b80:	4b0f      	ldr	r3, [pc, #60]	; (8bc0 <prvCheckForValidListAndQueue+0x58>)
    8b82:	0018      	movs	r0, r3
    8b84:	4b0d      	ldr	r3, [pc, #52]	; (8bbc <prvCheckForValidListAndQueue+0x54>)
    8b86:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    8b88:	4b0e      	ldr	r3, [pc, #56]	; (8bc4 <prvCheckForValidListAndQueue+0x5c>)
    8b8a:	4a0b      	ldr	r2, [pc, #44]	; (8bb8 <prvCheckForValidListAndQueue+0x50>)
    8b8c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    8b8e:	4b0e      	ldr	r3, [pc, #56]	; (8bc8 <prvCheckForValidListAndQueue+0x60>)
    8b90:	4a0b      	ldr	r2, [pc, #44]	; (8bc0 <prvCheckForValidListAndQueue+0x58>)
    8b92:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    8b94:	2200      	movs	r2, #0
    8b96:	210c      	movs	r1, #12
    8b98:	2002      	movs	r0, #2
    8b9a:	4b0c      	ldr	r3, [pc, #48]	; (8bcc <prvCheckForValidListAndQueue+0x64>)
    8b9c:	4798      	blx	r3
    8b9e:	0002      	movs	r2, r0
    8ba0:	4b04      	ldr	r3, [pc, #16]	; (8bb4 <prvCheckForValidListAndQueue+0x4c>)
    8ba2:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    8ba4:	4b0a      	ldr	r3, [pc, #40]	; (8bd0 <prvCheckForValidListAndQueue+0x68>)
    8ba6:	4798      	blx	r3
}
    8ba8:	46c0      	nop			; (mov r8, r8)
    8baa:	46bd      	mov	sp, r7
    8bac:	bd80      	pop	{r7, pc}
    8bae:	46c0      	nop			; (mov r8, r8)
    8bb0:	00005419 	.word	0x00005419
    8bb4:	20003810 	.word	0x20003810
    8bb8:	200037e0 	.word	0x200037e0
    8bbc:	0000518d 	.word	0x0000518d
    8bc0:	200037f4 	.word	0x200037f4
    8bc4:	20003808 	.word	0x20003808
    8bc8:	2000380c 	.word	0x2000380c
    8bcc:	00005705 	.word	0x00005705
    8bd0:	0000543d 	.word	0x0000543d

00008bd4 <advance_pointer>:
 };

 #pragma mark - Private Functions -

 static void advance_pointer(cbuf_handle_t cbuf)
 {
    8bd4:	b580      	push	{r7, lr}
    8bd6:	b082      	sub	sp, #8
    8bd8:	af00      	add	r7, sp, #0
    8bda:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 if(cbuf->full)
    8bdc:	687b      	ldr	r3, [r7, #4]
    8bde:	7c1b      	ldrb	r3, [r3, #16]
    8be0:	2b00      	cmp	r3, #0
    8be2:	d00b      	beq.n	8bfc <advance_pointer+0x28>
	 {
		 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
    8be4:	687b      	ldr	r3, [r7, #4]
    8be6:	689b      	ldr	r3, [r3, #8]
    8be8:	1c5a      	adds	r2, r3, #1
    8bea:	687b      	ldr	r3, [r7, #4]
    8bec:	68d9      	ldr	r1, [r3, #12]
    8bee:	4b10      	ldr	r3, [pc, #64]	; (8c30 <advance_pointer+0x5c>)
    8bf0:	0010      	movs	r0, r2
    8bf2:	4798      	blx	r3
    8bf4:	000b      	movs	r3, r1
    8bf6:	001a      	movs	r2, r3
    8bf8:	687b      	ldr	r3, [r7, #4]
    8bfa:	609a      	str	r2, [r3, #8]
	 }

	 cbuf->head = (cbuf->head + 1) % cbuf->max;
    8bfc:	687b      	ldr	r3, [r7, #4]
    8bfe:	685b      	ldr	r3, [r3, #4]
    8c00:	1c5a      	adds	r2, r3, #1
    8c02:	687b      	ldr	r3, [r7, #4]
    8c04:	68d9      	ldr	r1, [r3, #12]
    8c06:	4b0a      	ldr	r3, [pc, #40]	; (8c30 <advance_pointer+0x5c>)
    8c08:	0010      	movs	r0, r2
    8c0a:	4798      	blx	r3
    8c0c:	000b      	movs	r3, r1
    8c0e:	001a      	movs	r2, r3
    8c10:	687b      	ldr	r3, [r7, #4]
    8c12:	605a      	str	r2, [r3, #4]

	 // We mark full because we will advance tail on the next time around
	 cbuf->full = (cbuf->head == cbuf->tail);
    8c14:	687b      	ldr	r3, [r7, #4]
    8c16:	685a      	ldr	r2, [r3, #4]
    8c18:	687b      	ldr	r3, [r7, #4]
    8c1a:	689b      	ldr	r3, [r3, #8]
    8c1c:	1ad3      	subs	r3, r2, r3
    8c1e:	425a      	negs	r2, r3
    8c20:	4153      	adcs	r3, r2
    8c22:	b2da      	uxtb	r2, r3
    8c24:	687b      	ldr	r3, [r7, #4]
    8c26:	741a      	strb	r2, [r3, #16]
 }
    8c28:	46c0      	nop			; (mov r8, r8)
    8c2a:	46bd      	mov	sp, r7
    8c2c:	b002      	add	sp, #8
    8c2e:	bd80      	pop	{r7, pc}
    8c30:	0000c101 	.word	0x0000c101

00008c34 <retreat_pointer>:

 static void retreat_pointer(cbuf_handle_t cbuf)
 {
    8c34:	b580      	push	{r7, lr}
    8c36:	b082      	sub	sp, #8
    8c38:	af00      	add	r7, sp, #0
    8c3a:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 cbuf->full = false;
    8c3c:	687b      	ldr	r3, [r7, #4]
    8c3e:	2200      	movs	r2, #0
    8c40:	741a      	strb	r2, [r3, #16]
	 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
    8c42:	687b      	ldr	r3, [r7, #4]
    8c44:	689b      	ldr	r3, [r3, #8]
    8c46:	1c5a      	adds	r2, r3, #1
    8c48:	687b      	ldr	r3, [r7, #4]
    8c4a:	68d9      	ldr	r1, [r3, #12]
    8c4c:	4b05      	ldr	r3, [pc, #20]	; (8c64 <retreat_pointer+0x30>)
    8c4e:	0010      	movs	r0, r2
    8c50:	4798      	blx	r3
    8c52:	000b      	movs	r3, r1
    8c54:	001a      	movs	r2, r3
    8c56:	687b      	ldr	r3, [r7, #4]
    8c58:	609a      	str	r2, [r3, #8]
 }
    8c5a:	46c0      	nop			; (mov r8, r8)
    8c5c:	46bd      	mov	sp, r7
    8c5e:	b002      	add	sp, #8
    8c60:	bd80      	pop	{r7, pc}
    8c62:	46c0      	nop			; (mov r8, r8)
    8c64:	0000c101 	.word	0x0000c101

00008c68 <circular_buf_init>:

 #pragma mark - APIs -

 cbuf_handle_t circular_buf_init(uint8_t* buffer, size_t size)
 {
    8c68:	b580      	push	{r7, lr}
    8c6a:	b084      	sub	sp, #16
    8c6c:	af00      	add	r7, sp, #0
    8c6e:	6078      	str	r0, [r7, #4]
    8c70:	6039      	str	r1, [r7, #0]
	// assert(buffer && size);

	 cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
    8c72:	2014      	movs	r0, #20
    8c74:	4b09      	ldr	r3, [pc, #36]	; (8c9c <circular_buf_init+0x34>)
    8c76:	4798      	blx	r3
    8c78:	0003      	movs	r3, r0
    8c7a:	60fb      	str	r3, [r7, #12]
	 //assert(cbuf);

	 cbuf->buffer = buffer;
    8c7c:	68fb      	ldr	r3, [r7, #12]
    8c7e:	687a      	ldr	r2, [r7, #4]
    8c80:	601a      	str	r2, [r3, #0]
	 cbuf->max = size;
    8c82:	68fb      	ldr	r3, [r7, #12]
    8c84:	683a      	ldr	r2, [r7, #0]
    8c86:	60da      	str	r2, [r3, #12]
	 circular_buf_reset(cbuf);
    8c88:	68fb      	ldr	r3, [r7, #12]
    8c8a:	0018      	movs	r0, r3
    8c8c:	4b04      	ldr	r3, [pc, #16]	; (8ca0 <circular_buf_init+0x38>)
    8c8e:	4798      	blx	r3

	// assert(circular_buf_empty(cbuf));

	 return cbuf;
    8c90:	68fb      	ldr	r3, [r7, #12]
 }
    8c92:	0018      	movs	r0, r3
    8c94:	46bd      	mov	sp, r7
    8c96:	b004      	add	sp, #16
    8c98:	bd80      	pop	{r7, pc}
    8c9a:	46c0      	nop			; (mov r8, r8)
    8c9c:	0000dd91 	.word	0x0000dd91
    8ca0:	00008ca5 	.word	0x00008ca5

00008ca4 <circular_buf_reset>:
	// assert(cbuf);
	 free(cbuf);
 }

 void circular_buf_reset(cbuf_handle_t cbuf)
 {
    8ca4:	b580      	push	{r7, lr}
    8ca6:	b082      	sub	sp, #8
    8ca8:	af00      	add	r7, sp, #0
    8caa:	6078      	str	r0, [r7, #4]
	// assert(cbuf);

	 cbuf->head = 0;
    8cac:	687b      	ldr	r3, [r7, #4]
    8cae:	2200      	movs	r2, #0
    8cb0:	605a      	str	r2, [r3, #4]
	 cbuf->tail = 0;
    8cb2:	687b      	ldr	r3, [r7, #4]
    8cb4:	2200      	movs	r2, #0
    8cb6:	609a      	str	r2, [r3, #8]
	 cbuf->full = false;
    8cb8:	687b      	ldr	r3, [r7, #4]
    8cba:	2200      	movs	r2, #0
    8cbc:	741a      	strb	r2, [r3, #16]
 }
    8cbe:	46c0      	nop			; (mov r8, r8)
    8cc0:	46bd      	mov	sp, r7
    8cc2:	b002      	add	sp, #8
    8cc4:	bd80      	pop	{r7, pc}
	...

00008cc8 <circular_buf_put>:

	 return cbuf->max;
 }

 void circular_buf_put(cbuf_handle_t cbuf, uint8_t data)
 {
    8cc8:	b580      	push	{r7, lr}
    8cca:	b082      	sub	sp, #8
    8ccc:	af00      	add	r7, sp, #0
    8cce:	6078      	str	r0, [r7, #4]
    8cd0:	000a      	movs	r2, r1
    8cd2:	1cfb      	adds	r3, r7, #3
    8cd4:	701a      	strb	r2, [r3, #0]
	 //assert(cbuf && cbuf->buffer);

	 cbuf->buffer[cbuf->head] = data;
    8cd6:	687b      	ldr	r3, [r7, #4]
    8cd8:	681a      	ldr	r2, [r3, #0]
    8cda:	687b      	ldr	r3, [r7, #4]
    8cdc:	685b      	ldr	r3, [r3, #4]
    8cde:	18d3      	adds	r3, r2, r3
    8ce0:	1cfa      	adds	r2, r7, #3
    8ce2:	7812      	ldrb	r2, [r2, #0]
    8ce4:	701a      	strb	r2, [r3, #0]

	 advance_pointer(cbuf);
    8ce6:	687b      	ldr	r3, [r7, #4]
    8ce8:	0018      	movs	r0, r3
    8cea:	4b03      	ldr	r3, [pc, #12]	; (8cf8 <circular_buf_put+0x30>)
    8cec:	4798      	blx	r3
 }
    8cee:	46c0      	nop			; (mov r8, r8)
    8cf0:	46bd      	mov	sp, r7
    8cf2:	b002      	add	sp, #8
    8cf4:	bd80      	pop	{r7, pc}
    8cf6:	46c0      	nop			; (mov r8, r8)
    8cf8:	00008bd5 	.word	0x00008bd5

00008cfc <circular_buf_get>:

	 return r;
 }

 int circular_buf_get(cbuf_handle_t cbuf, uint8_t * data)
 {
    8cfc:	b580      	push	{r7, lr}
    8cfe:	b084      	sub	sp, #16
    8d00:	af00      	add	r7, sp, #0
    8d02:	6078      	str	r0, [r7, #4]
    8d04:	6039      	str	r1, [r7, #0]
	 //assert(cbuf && data && cbuf->buffer);
	 
	 int r = -1;
    8d06:	2301      	movs	r3, #1
    8d08:	425b      	negs	r3, r3
    8d0a:	60fb      	str	r3, [r7, #12]

	 if(!circular_buf_empty(cbuf))
    8d0c:	687b      	ldr	r3, [r7, #4]
    8d0e:	0018      	movs	r0, r3
    8d10:	4b0d      	ldr	r3, [pc, #52]	; (8d48 <circular_buf_get+0x4c>)
    8d12:	4798      	blx	r3
    8d14:	0003      	movs	r3, r0
    8d16:	001a      	movs	r2, r3
    8d18:	2301      	movs	r3, #1
    8d1a:	4053      	eors	r3, r2
    8d1c:	b2db      	uxtb	r3, r3
    8d1e:	2b00      	cmp	r3, #0
    8d20:	d00d      	beq.n	8d3e <circular_buf_get+0x42>
	 {
		 *data = cbuf->buffer[cbuf->tail];
    8d22:	687b      	ldr	r3, [r7, #4]
    8d24:	681a      	ldr	r2, [r3, #0]
    8d26:	687b      	ldr	r3, [r7, #4]
    8d28:	689b      	ldr	r3, [r3, #8]
    8d2a:	18d3      	adds	r3, r2, r3
    8d2c:	781a      	ldrb	r2, [r3, #0]
    8d2e:	683b      	ldr	r3, [r7, #0]
    8d30:	701a      	strb	r2, [r3, #0]
		 retreat_pointer(cbuf);
    8d32:	687b      	ldr	r3, [r7, #4]
    8d34:	0018      	movs	r0, r3
    8d36:	4b05      	ldr	r3, [pc, #20]	; (8d4c <circular_buf_get+0x50>)
    8d38:	4798      	blx	r3

		 r = 0;
    8d3a:	2300      	movs	r3, #0
    8d3c:	60fb      	str	r3, [r7, #12]
	 }

	 return r;
    8d3e:	68fb      	ldr	r3, [r7, #12]
 }
    8d40:	0018      	movs	r0, r3
    8d42:	46bd      	mov	sp, r7
    8d44:	b004      	add	sp, #16
    8d46:	bd80      	pop	{r7, pc}
    8d48:	00008d51 	.word	0x00008d51
    8d4c:	00008c35 	.word	0x00008c35

00008d50 <circular_buf_empty>:

 bool circular_buf_empty(cbuf_handle_t cbuf)
 {
    8d50:	b580      	push	{r7, lr}
    8d52:	b082      	sub	sp, #8
    8d54:	af00      	add	r7, sp, #0
    8d56:	6078      	str	r0, [r7, #4]
	 //assert(cbuf);

	 return (!cbuf->full && (cbuf->head == cbuf->tail));
    8d58:	687b      	ldr	r3, [r7, #4]
    8d5a:	7c1b      	ldrb	r3, [r3, #16]
    8d5c:	2201      	movs	r2, #1
    8d5e:	4053      	eors	r3, r2
    8d60:	b2db      	uxtb	r3, r3
    8d62:	2b00      	cmp	r3, #0
    8d64:	d007      	beq.n	8d76 <circular_buf_empty+0x26>
    8d66:	687b      	ldr	r3, [r7, #4]
    8d68:	685a      	ldr	r2, [r3, #4]
    8d6a:	687b      	ldr	r3, [r7, #4]
    8d6c:	689b      	ldr	r3, [r3, #8]
    8d6e:	429a      	cmp	r2, r3
    8d70:	d101      	bne.n	8d76 <circular_buf_empty+0x26>
    8d72:	2301      	movs	r3, #1
    8d74:	e000      	b.n	8d78 <circular_buf_empty+0x28>
    8d76:	2300      	movs	r3, #0
    8d78:	1c1a      	adds	r2, r3, #0
    8d7a:	2301      	movs	r3, #1
    8d7c:	4013      	ands	r3, r2
    8d7e:	b2db      	uxtb	r3, r3
 }
    8d80:	0018      	movs	r0, r3
    8d82:	46bd      	mov	sp, r7
    8d84:	b002      	add	sp, #8
    8d86:	bd80      	pop	{r7, pc}

00008d88 <system_interrupt_enable>:
{
    8d88:	b580      	push	{r7, lr}
    8d8a:	b082      	sub	sp, #8
    8d8c:	af00      	add	r7, sp, #0
    8d8e:	0002      	movs	r2, r0
    8d90:	1dfb      	adds	r3, r7, #7
    8d92:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8d94:	4b06      	ldr	r3, [pc, #24]	; (8db0 <system_interrupt_enable+0x28>)
    8d96:	1dfa      	adds	r2, r7, #7
    8d98:	7812      	ldrb	r2, [r2, #0]
    8d9a:	0011      	movs	r1, r2
    8d9c:	221f      	movs	r2, #31
    8d9e:	400a      	ands	r2, r1
    8da0:	2101      	movs	r1, #1
    8da2:	4091      	lsls	r1, r2
    8da4:	000a      	movs	r2, r1
    8da6:	601a      	str	r2, [r3, #0]
}
    8da8:	46c0      	nop			; (mov r8, r8)
    8daa:	46bd      	mov	sp, r7
    8dac:	b002      	add	sp, #8
    8dae:	bd80      	pop	{r7, pc}
    8db0:	e000e100 	.word	0xe000e100

00008db4 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    8db4:	b580      	push	{r7, lr}
    8db6:	b084      	sub	sp, #16
    8db8:	af00      	add	r7, sp, #0
    8dba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    8dbc:	687b      	ldr	r3, [r7, #4]
    8dbe:	681b      	ldr	r3, [r3, #0]
    8dc0:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    8dc2:	68fb      	ldr	r3, [r7, #12]
    8dc4:	69db      	ldr	r3, [r3, #28]
    8dc6:	1e5a      	subs	r2, r3, #1
    8dc8:	4193      	sbcs	r3, r2
    8dca:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    8dcc:	0018      	movs	r0, r3
    8dce:	46bd      	mov	sp, r7
    8dd0:	b004      	add	sp, #16
    8dd2:	bd80      	pop	{r7, pc}

00008dd4 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    8dd4:	b580      	push	{r7, lr}
    8dd6:	b082      	sub	sp, #8
    8dd8:	af00      	add	r7, sp, #0
    8dda:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    8ddc:	46c0      	nop			; (mov r8, r8)
    8dde:	687b      	ldr	r3, [r7, #4]
    8de0:	0018      	movs	r0, r3
    8de2:	4b04      	ldr	r3, [pc, #16]	; (8df4 <_usart_wait_for_sync+0x20>)
    8de4:	4798      	blx	r3
    8de6:	1e03      	subs	r3, r0, #0
    8de8:	d1f9      	bne.n	8dde <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    8dea:	46c0      	nop			; (mov r8, r8)
    8dec:	46bd      	mov	sp, r7
    8dee:	b002      	add	sp, #8
    8df0:	bd80      	pop	{r7, pc}
    8df2:	46c0      	nop			; (mov r8, r8)
    8df4:	00008db5 	.word	0x00008db5

00008df8 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    8df8:	b580      	push	{r7, lr}
    8dfa:	b082      	sub	sp, #8
    8dfc:	af00      	add	r7, sp, #0
    8dfe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    8e00:	687b      	ldr	r3, [r7, #4]
    8e02:	2280      	movs	r2, #128	; 0x80
    8e04:	05d2      	lsls	r2, r2, #23
    8e06:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    8e08:	687b      	ldr	r3, [r7, #4]
    8e0a:	2200      	movs	r2, #0
    8e0c:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    8e0e:	687b      	ldr	r3, [r7, #4]
    8e10:	22ff      	movs	r2, #255	; 0xff
    8e12:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    8e14:	687b      	ldr	r3, [r7, #4]
    8e16:	2200      	movs	r2, #0
    8e18:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    8e1a:	687b      	ldr	r3, [r7, #4]
    8e1c:	2200      	movs	r2, #0
    8e1e:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    8e20:	687b      	ldr	r3, [r7, #4]
    8e22:	2296      	movs	r2, #150	; 0x96
    8e24:	0192      	lsls	r2, r2, #6
    8e26:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    8e28:	687b      	ldr	r3, [r7, #4]
    8e2a:	2224      	movs	r2, #36	; 0x24
    8e2c:	2101      	movs	r1, #1
    8e2e:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    8e30:	687b      	ldr	r3, [r7, #4]
    8e32:	2225      	movs	r2, #37	; 0x25
    8e34:	2101      	movs	r1, #1
    8e36:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    8e38:	687b      	ldr	r3, [r7, #4]
    8e3a:	2226      	movs	r2, #38	; 0x26
    8e3c:	2100      	movs	r1, #0
    8e3e:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    8e40:	687b      	ldr	r3, [r7, #4]
    8e42:	2227      	movs	r2, #39	; 0x27
    8e44:	2100      	movs	r1, #0
    8e46:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    8e48:	687b      	ldr	r3, [r7, #4]
    8e4a:	2200      	movs	r2, #0
    8e4c:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    8e4e:	687b      	ldr	r3, [r7, #4]
    8e50:	2288      	movs	r2, #136	; 0x88
    8e52:	0352      	lsls	r2, r2, #13
    8e54:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    8e56:	687b      	ldr	r3, [r7, #4]
    8e58:	222c      	movs	r2, #44	; 0x2c
    8e5a:	2100      	movs	r1, #0
    8e5c:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    8e5e:	687b      	ldr	r3, [r7, #4]
    8e60:	222d      	movs	r2, #45	; 0x2d
    8e62:	2100      	movs	r1, #0
    8e64:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    8e66:	687b      	ldr	r3, [r7, #4]
    8e68:	2200      	movs	r2, #0
    8e6a:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    8e6c:	687b      	ldr	r3, [r7, #4]
    8e6e:	2200      	movs	r2, #0
    8e70:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    8e72:	687b      	ldr	r3, [r7, #4]
    8e74:	2200      	movs	r2, #0
    8e76:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    8e78:	687b      	ldr	r3, [r7, #4]
    8e7a:	2200      	movs	r2, #0
    8e7c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    8e7e:	687b      	ldr	r3, [r7, #4]
    8e80:	2200      	movs	r2, #0
    8e82:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    8e84:	687b      	ldr	r3, [r7, #4]
    8e86:	2200      	movs	r2, #0
    8e88:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    8e8a:	687b      	ldr	r3, [r7, #4]
    8e8c:	2200      	movs	r2, #0
    8e8e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    8e90:	687b      	ldr	r3, [r7, #4]
    8e92:	2200      	movs	r2, #0
    8e94:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    8e96:	687b      	ldr	r3, [r7, #4]
    8e98:	2200      	movs	r2, #0
    8e9a:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    8e9c:	687b      	ldr	r3, [r7, #4]
    8e9e:	2200      	movs	r2, #0
    8ea0:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    8ea2:	687b      	ldr	r3, [r7, #4]
    8ea4:	2213      	movs	r2, #19
    8ea6:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    8ea8:	687b      	ldr	r3, [r7, #4]
    8eaa:	2200      	movs	r2, #0
    8eac:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    8eae:	46c0      	nop			; (mov r8, r8)
    8eb0:	46bd      	mov	sp, r7
    8eb2:	b002      	add	sp, #8
    8eb4:	bd80      	pop	{r7, pc}
	...

00008eb8 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    8eb8:	b580      	push	{r7, lr}
    8eba:	b084      	sub	sp, #16
    8ebc:	af00      	add	r7, sp, #0
    8ebe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    8ec0:	687b      	ldr	r3, [r7, #4]
    8ec2:	681b      	ldr	r3, [r3, #0]
    8ec4:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    8ec6:	687b      	ldr	r3, [r7, #4]
    8ec8:	681b      	ldr	r3, [r3, #0]
    8eca:	0018      	movs	r0, r3
    8ecc:	4b09      	ldr	r3, [pc, #36]	; (8ef4 <usart_enable+0x3c>)
    8ece:	4798      	blx	r3
    8ed0:	0003      	movs	r3, r0
    8ed2:	0018      	movs	r0, r3
    8ed4:	4b08      	ldr	r3, [pc, #32]	; (8ef8 <usart_enable+0x40>)
    8ed6:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    8ed8:	687b      	ldr	r3, [r7, #4]
    8eda:	0018      	movs	r0, r3
    8edc:	4b07      	ldr	r3, [pc, #28]	; (8efc <usart_enable+0x44>)
    8ede:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    8ee0:	68fb      	ldr	r3, [r7, #12]
    8ee2:	681b      	ldr	r3, [r3, #0]
    8ee4:	2202      	movs	r2, #2
    8ee6:	431a      	orrs	r2, r3
    8ee8:	68fb      	ldr	r3, [r7, #12]
    8eea:	601a      	str	r2, [r3, #0]
}
    8eec:	46c0      	nop			; (mov r8, r8)
    8eee:	46bd      	mov	sp, r7
    8ef0:	b004      	add	sp, #16
    8ef2:	bd80      	pop	{r7, pc}
    8ef4:	00009f19 	.word	0x00009f19
    8ef8:	00008d89 	.word	0x00008d89
    8efc:	00008dd5 	.word	0x00008dd5

00008f00 <usart_enable_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 */
static inline void usart_enable_callback(
		struct usart_module *const module,
		enum usart_callback callback_type)
{
    8f00:	b580      	push	{r7, lr}
    8f02:	b082      	sub	sp, #8
    8f04:	af00      	add	r7, sp, #0
    8f06:	6078      	str	r0, [r7, #4]
    8f08:	000a      	movs	r2, r1
    8f0a:	1cfb      	adds	r3, r7, #3
    8f0c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    8f0e:	687b      	ldr	r3, [r7, #4]
    8f10:	2231      	movs	r2, #49	; 0x31
    8f12:	5c9b      	ldrb	r3, [r3, r2]
    8f14:	b25a      	sxtb	r2, r3
    8f16:	1cfb      	adds	r3, r7, #3
    8f18:	781b      	ldrb	r3, [r3, #0]
    8f1a:	2101      	movs	r1, #1
    8f1c:	4099      	lsls	r1, r3
    8f1e:	000b      	movs	r3, r1
    8f20:	b25b      	sxtb	r3, r3
    8f22:	4313      	orrs	r3, r2
    8f24:	b25b      	sxtb	r3, r3
    8f26:	b2d9      	uxtb	r1, r3
    8f28:	687b      	ldr	r3, [r7, #4]
    8f2a:	2231      	movs	r2, #49	; 0x31
    8f2c:	5499      	strb	r1, [r3, r2]

}
    8f2e:	46c0      	nop			; (mov r8, r8)
    8f30:	46bd      	mov	sp, r7
    8f32:	b002      	add	sp, #8
    8f34:	bd80      	pop	{r7, pc}
	...

00008f38 <InitializeSerialConsole>:
*				asynchronous reads and writes. 
* @note			Call from main once to initialize Hardware.
*****************************************************************************/

void InitializeSerialConsole(void)
{
    8f38:	b580      	push	{r7, lr}
    8f3a:	af00      	add	r7, sp, #0

	//Initialize circular buffers for RX and TX
	cbufRx = circular_buf_init((uint8_t*)rxCharacterBuffer, RX_BUFFER_SIZE);
    8f3c:	2380      	movs	r3, #128	; 0x80
    8f3e:	009a      	lsls	r2, r3, #2
    8f40:	4b0f      	ldr	r3, [pc, #60]	; (8f80 <InitializeSerialConsole+0x48>)
    8f42:	0011      	movs	r1, r2
    8f44:	0018      	movs	r0, r3
    8f46:	4b0f      	ldr	r3, [pc, #60]	; (8f84 <InitializeSerialConsole+0x4c>)
    8f48:	4798      	blx	r3
    8f4a:	0002      	movs	r2, r0
    8f4c:	4b0e      	ldr	r3, [pc, #56]	; (8f88 <InitializeSerialConsole+0x50>)
    8f4e:	601a      	str	r2, [r3, #0]
	cbufTx = circular_buf_init((uint8_t*)txCharacterBuffer, RX_BUFFER_SIZE);
    8f50:	2380      	movs	r3, #128	; 0x80
    8f52:	009a      	lsls	r2, r3, #2
    8f54:	4b0d      	ldr	r3, [pc, #52]	; (8f8c <InitializeSerialConsole+0x54>)
    8f56:	0011      	movs	r1, r2
    8f58:	0018      	movs	r0, r3
    8f5a:	4b0a      	ldr	r3, [pc, #40]	; (8f84 <InitializeSerialConsole+0x4c>)
    8f5c:	4798      	blx	r3
    8f5e:	0002      	movs	r2, r0
    8f60:	4b0b      	ldr	r3, [pc, #44]	; (8f90 <InitializeSerialConsole+0x58>)
    8f62:	601a      	str	r2, [r3, #0]

	//Configure USART and Callbacks
	configure_usart();
    8f64:	4b0b      	ldr	r3, [pc, #44]	; (8f94 <InitializeSerialConsole+0x5c>)
    8f66:	4798      	blx	r3
	configure_usart_callbacks();
    8f68:	4b0b      	ldr	r3, [pc, #44]	; (8f98 <InitializeSerialConsole+0x60>)
    8f6a:	4798      	blx	r3
	
	
	usart_read_buffer_job(&usart_instance, (uint8_t*) &latestRx, 1);	//Kicks off constant reading of characters
    8f6c:	490b      	ldr	r1, [pc, #44]	; (8f9c <InitializeSerialConsole+0x64>)
    8f6e:	4b0c      	ldr	r3, [pc, #48]	; (8fa0 <InitializeSerialConsole+0x68>)
    8f70:	2201      	movs	r2, #1
    8f72:	0018      	movs	r0, r3
    8f74:	4b0b      	ldr	r3, [pc, #44]	; (8fa4 <InitializeSerialConsole+0x6c>)
    8f76:	4798      	blx	r3

	//Add any other calls you need to do to initialize your Serial Console
}
    8f78:	46c0      	nop			; (mov r8, r8)
    8f7a:	46bd      	mov	sp, r7
    8f7c:	bd80      	pop	{r7, pc}
    8f7e:	46c0      	nop			; (mov r8, r8)
    8f80:	20004c1c 	.word	0x20004c1c
    8f84:	00008c69 	.word	0x00008c69
    8f88:	20004a14 	.word	0x20004a14
    8f8c:	20004a1c 	.word	0x20004a1c
    8f90:	20004e20 	.word	0x20004e20
    8f94:	000090ed 	.word	0x000090ed
    8f98:	00009165 	.word	0x00009165
    8f9c:	20004a18 	.word	0x20004a18
    8fa0:	200049e0 	.word	0x200049e0
    8fa4:	0000a80d 	.word	0x0000a80d

00008fa8 <SerialConsoleWriteString>:
* @brief		Writes a string to be written to the uart. Copies the string to a ring buffer that is used to hold the text send to the uart
* @details		Uses the ringbuffer 'cbufTx', which in turn uses the array 'txCharacterBuffer'. Modified to be thread safe.
* @note			Use to send a string of characters to the user via UART
*****************************************************************************/
void SerialConsoleWriteString(char * string)
{
    8fa8:	b580      	push	{r7, lr}
    8faa:	b084      	sub	sp, #16
    8fac:	af00      	add	r7, sp, #0
    8fae:	6078      	str	r0, [r7, #4]
vTaskSuspendAll();
    8fb0:	4b1a      	ldr	r3, [pc, #104]	; (901c <SerialConsoleWriteString+0x74>)
    8fb2:	4798      	blx	r3
	if(string != NULL)
    8fb4:	687b      	ldr	r3, [r7, #4]
    8fb6:	2b00      	cmp	r3, #0
    8fb8:	d02a      	beq.n	9010 <SerialConsoleWriteString+0x68>
	{
		for (size_t iter = 0; iter < strlen(string); iter++)
    8fba:	2300      	movs	r3, #0
    8fbc:	60fb      	str	r3, [r7, #12]
    8fbe:	e00b      	b.n	8fd8 <SerialConsoleWriteString+0x30>
		{
			circular_buf_put(cbufTx, string[iter]);
    8fc0:	4b17      	ldr	r3, [pc, #92]	; (9020 <SerialConsoleWriteString+0x78>)
    8fc2:	6818      	ldr	r0, [r3, #0]
    8fc4:	687a      	ldr	r2, [r7, #4]
    8fc6:	68fb      	ldr	r3, [r7, #12]
    8fc8:	18d3      	adds	r3, r2, r3
    8fca:	781b      	ldrb	r3, [r3, #0]
    8fcc:	0019      	movs	r1, r3
    8fce:	4b15      	ldr	r3, [pc, #84]	; (9024 <SerialConsoleWriteString+0x7c>)
    8fd0:	4798      	blx	r3
		for (size_t iter = 0; iter < strlen(string); iter++)
    8fd2:	68fb      	ldr	r3, [r7, #12]
    8fd4:	3301      	adds	r3, #1
    8fd6:	60fb      	str	r3, [r7, #12]
    8fd8:	687b      	ldr	r3, [r7, #4]
    8fda:	0018      	movs	r0, r3
    8fdc:	4b12      	ldr	r3, [pc, #72]	; (9028 <SerialConsoleWriteString+0x80>)
    8fde:	4798      	blx	r3
    8fe0:	0002      	movs	r2, r0
    8fe2:	68fb      	ldr	r3, [r7, #12]
    8fe4:	429a      	cmp	r2, r3
    8fe6:	d8eb      	bhi.n	8fc0 <SerialConsoleWriteString+0x18>
		}

		if(usart_get_job_status(&usart_instance, USART_TRANSCEIVER_TX) == STATUS_OK)
    8fe8:	4b10      	ldr	r3, [pc, #64]	; (902c <SerialConsoleWriteString+0x84>)
    8fea:	2101      	movs	r1, #1
    8fec:	0018      	movs	r0, r3
    8fee:	4b10      	ldr	r3, [pc, #64]	; (9030 <SerialConsoleWriteString+0x88>)
    8ff0:	4798      	blx	r3
    8ff2:	1e03      	subs	r3, r0, #0
    8ff4:	d10c      	bne.n	9010 <SerialConsoleWriteString+0x68>
		{
			circular_buf_get(cbufTx, (uint8_t*) &latestTx); //Perform only if the SERCOM TX is free (not busy)
    8ff6:	4b0a      	ldr	r3, [pc, #40]	; (9020 <SerialConsoleWriteString+0x78>)
    8ff8:	681b      	ldr	r3, [r3, #0]
    8ffa:	4a0e      	ldr	r2, [pc, #56]	; (9034 <SerialConsoleWriteString+0x8c>)
    8ffc:	0011      	movs	r1, r2
    8ffe:	0018      	movs	r0, r3
    9000:	4b0d      	ldr	r3, [pc, #52]	; (9038 <SerialConsoleWriteString+0x90>)
    9002:	4798      	blx	r3
			usart_write_buffer_job(&usart_instance, (uint8_t*) &latestTx, 1);
    9004:	490b      	ldr	r1, [pc, #44]	; (9034 <SerialConsoleWriteString+0x8c>)
    9006:	4b09      	ldr	r3, [pc, #36]	; (902c <SerialConsoleWriteString+0x84>)
    9008:	2201      	movs	r2, #1
    900a:	0018      	movs	r0, r3
    900c:	4b0b      	ldr	r3, [pc, #44]	; (903c <SerialConsoleWriteString+0x94>)
    900e:	4798      	blx	r3
		}
	}
xTaskResumeAll();
    9010:	4b0b      	ldr	r3, [pc, #44]	; (9040 <SerialConsoleWriteString+0x98>)
    9012:	4798      	blx	r3
}
    9014:	46c0      	nop			; (mov r8, r8)
    9016:	46bd      	mov	sp, r7
    9018:	b004      	add	sp, #16
    901a:	bd80      	pop	{r7, pc}
    901c:	000076c9 	.word	0x000076c9
    9020:	20004e20 	.word	0x20004e20
    9024:	00008cc9 	.word	0x00008cc9
    9028:	0000e021 	.word	0x0000e021
    902c:	200049e0 	.word	0x200049e0
    9030:	0000a855 	.word	0x0000a855
    9034:	20004e1c 	.word	0x20004e1c
    9038:	00008cfd 	.word	0x00008cfd
    903c:	0000a7c5 	.word	0x0000a7c5
    9040:	000076e1 	.word	0x000076e1

00009044 <SerialConsoleReadCharacter>:
* @param[in]	Pointer to a character. This function will return the character from the RX buffer into this pointer
* @return		Returns -1 if there are no characters in the buffer
* @note			Use to receive characters from the RX buffer (FIFO)
*****************************************************************************/
int SerialConsoleReadCharacter(uint8_t *rxChar)
{
    9044:	b580      	push	{r7, lr}
    9046:	b084      	sub	sp, #16
    9048:	af00      	add	r7, sp, #0
    904a:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
    904c:	4b08      	ldr	r3, [pc, #32]	; (9070 <SerialConsoleReadCharacter+0x2c>)
    904e:	4798      	blx	r3
	int a = circular_buf_get(cbufRx, (uint8_t*) rxChar);
    9050:	4b08      	ldr	r3, [pc, #32]	; (9074 <SerialConsoleReadCharacter+0x30>)
    9052:	681b      	ldr	r3, [r3, #0]
    9054:	687a      	ldr	r2, [r7, #4]
    9056:	0011      	movs	r1, r2
    9058:	0018      	movs	r0, r3
    905a:	4b07      	ldr	r3, [pc, #28]	; (9078 <SerialConsoleReadCharacter+0x34>)
    905c:	4798      	blx	r3
    905e:	0003      	movs	r3, r0
    9060:	60fb      	str	r3, [r7, #12]
	xTaskResumeAll();
    9062:	4b06      	ldr	r3, [pc, #24]	; (907c <SerialConsoleReadCharacter+0x38>)
    9064:	4798      	blx	r3
	return a;
    9066:	68fb      	ldr	r3, [r7, #12]

}
    9068:	0018      	movs	r0, r3
    906a:	46bd      	mov	sp, r7
    906c:	b004      	add	sp, #16
    906e:	bd80      	pop	{r7, pc}
    9070:	000076c9 	.word	0x000076c9
    9074:	20004a14 	.word	0x20004a14
    9078:	00008cfd 	.word	0x00008cfd
    907c:	000076e1 	.word	0x000076e1

00009080 <getLogLevel>:
* @return		Returns the current debug level of the system.
* @note
*****************************************************************************/

enum eDebugLogLevels getLogLevel(void)
{
    9080:	b580      	push	{r7, lr}
    9082:	af00      	add	r7, sp, #0
return currentDebugLevel;
    9084:	4b02      	ldr	r3, [pc, #8]	; (9090 <getLogLevel+0x10>)
    9086:	781b      	ldrb	r3, [r3, #0]
}
    9088:	0018      	movs	r0, r3
    908a:	46bd      	mov	sp, r7
    908c:	bd80      	pop	{r7, pc}
    908e:	46c0      	nop			; (mov r8, r8)
    9090:	2000381c 	.word	0x2000381c

00009094 <LogMessage>:
* @fn			LogMessage (Students to fill out this)
* @brief
* @note
*****************************************************************************/
void LogMessage(enum eDebugLogLevels level, const char *format, ...)
{
    9094:	b40e      	push	{r1, r2, r3}
    9096:	b590      	push	{r4, r7, lr}
    9098:	b084      	sub	sp, #16
    909a:	af00      	add	r7, sp, #0
    909c:	0002      	movs	r2, r0
    909e:	1dfb      	adds	r3, r7, #7
    90a0:	701a      	strb	r2, [r3, #0]

if(getLogLevel() <= level){
    90a2:	4b0e      	ldr	r3, [pc, #56]	; (90dc <LogMessage+0x48>)
    90a4:	4798      	blx	r3
    90a6:	0003      	movs	r3, r0
    90a8:	001a      	movs	r2, r3
    90aa:	1dfb      	adds	r3, r7, #7
    90ac:	781b      	ldrb	r3, [r3, #0]
    90ae:	4293      	cmp	r3, r2
    90b0:	d30c      	bcc.n	90cc <LogMessage+0x38>
	va_list ap;
	va_start(ap, format);
    90b2:	2320      	movs	r3, #32
    90b4:	18fb      	adds	r3, r7, r3
    90b6:	60fb      	str	r3, [r7, #12]
	vsnprintf(debugBuffer, 127, format, ap);
    90b8:	68fb      	ldr	r3, [r7, #12]
    90ba:	69fa      	ldr	r2, [r7, #28]
    90bc:	4808      	ldr	r0, [pc, #32]	; (90e0 <LogMessage+0x4c>)
    90be:	217f      	movs	r1, #127	; 0x7f
    90c0:	4c08      	ldr	r4, [pc, #32]	; (90e4 <LogMessage+0x50>)
    90c2:	47a0      	blx	r4
	SerialConsoleWriteString(debugBuffer);
    90c4:	4b06      	ldr	r3, [pc, #24]	; (90e0 <LogMessage+0x4c>)
    90c6:	0018      	movs	r0, r3
    90c8:	4b07      	ldr	r3, [pc, #28]	; (90e8 <LogMessage+0x54>)
    90ca:	4798      	blx	r3
	va_end(ap);
}
};
    90cc:	46c0      	nop			; (mov r8, r8)
    90ce:	46bd      	mov	sp, r7
    90d0:	b004      	add	sp, #16
    90d2:	bc90      	pop	{r4, r7}
    90d4:	bc08      	pop	{r3}
    90d6:	b003      	add	sp, #12
    90d8:	4718      	bx	r3
    90da:	46c0      	nop			; (mov r8, r8)
    90dc:	00009081 	.word	0x00009081
    90e0:	20004960 	.word	0x20004960
    90e4:	0000e0d1 	.word	0x0000e0d1
    90e8:	00008fa9 	.word	0x00008fa9

000090ec <configure_usart>:
* @fn			static void configure_usart(void)
* @brief		Code to configure the SERCOM "EDBG_CDC_MODULE" to be a UART channel running at 115200 8N1
* @note			
*****************************************************************************/
static void configure_usart(void)
{
    90ec:	b580      	push	{r7, lr}
    90ee:	b090      	sub	sp, #64	; 0x40
    90f0:	af00      	add	r7, sp, #0
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    90f2:	003b      	movs	r3, r7
    90f4:	0018      	movs	r0, r3
    90f6:	4b14      	ldr	r3, [pc, #80]	; (9148 <configure_usart+0x5c>)
    90f8:	4798      	blx	r3

	config_usart.baudrate    = 115200;
    90fa:	003b      	movs	r3, r7
    90fc:	22e1      	movs	r2, #225	; 0xe1
    90fe:	0252      	lsls	r2, r2, #9
    9100:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    9102:	003b      	movs	r3, r7
    9104:	22c4      	movs	r2, #196	; 0xc4
    9106:	0392      	lsls	r2, r2, #14
    9108:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    910a:	003b      	movs	r3, r7
    910c:	2201      	movs	r2, #1
    910e:	4252      	negs	r2, r2
    9110:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    9112:	003b      	movs	r3, r7
    9114:	2201      	movs	r2, #1
    9116:	4252      	negs	r2, r2
    9118:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    911a:	003b      	movs	r3, r7
    911c:	4a0b      	ldr	r2, [pc, #44]	; (914c <configure_usart+0x60>)
    911e:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    9120:	003b      	movs	r3, r7
    9122:	4a0b      	ldr	r2, [pc, #44]	; (9150 <configure_usart+0x64>)
    9124:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&usart_instance,
    9126:	46c0      	nop			; (mov r8, r8)
    9128:	003a      	movs	r2, r7
    912a:	490a      	ldr	r1, [pc, #40]	; (9154 <configure_usart+0x68>)
    912c:	4b0a      	ldr	r3, [pc, #40]	; (9158 <configure_usart+0x6c>)
    912e:	0018      	movs	r0, r3
    9130:	4b0a      	ldr	r3, [pc, #40]	; (915c <configure_usart+0x70>)
    9132:	4798      	blx	r3
    9134:	1e03      	subs	r3, r0, #0
    9136:	d1f7      	bne.n	9128 <configure_usart+0x3c>
					  &config_usart) != STATUS_OK) 
	{

	}
	
	usart_enable(&usart_instance);
    9138:	4b07      	ldr	r3, [pc, #28]	; (9158 <configure_usart+0x6c>)
    913a:	0018      	movs	r0, r3
    913c:	4b08      	ldr	r3, [pc, #32]	; (9160 <configure_usart+0x74>)
    913e:	4798      	blx	r3
}
    9140:	46c0      	nop			; (mov r8, r8)
    9142:	46bd      	mov	sp, r7
    9144:	b010      	add	sp, #64	; 0x40
    9146:	bd80      	pop	{r7, pc}
    9148:	00008df9 	.word	0x00008df9
    914c:	002a0003 	.word	0x002a0003
    9150:	002b0003 	.word	0x002b0003
    9154:	42001800 	.word	0x42001800
    9158:	200049e0 	.word	0x200049e0
    915c:	0000a3c9 	.word	0x0000a3c9
    9160:	00008eb9 	.word	0x00008eb9

00009164 <configure_usart_callbacks>:
* @fn			static void configure_usart_callbacks(void)
* @brief		Code to register callbacks
* @note
*****************************************************************************/
static void configure_usart_callbacks(void)
{
    9164:	b580      	push	{r7, lr}
    9166:	af00      	add	r7, sp, #0
	usart_register_callback(&usart_instance,
    9168:	490c      	ldr	r1, [pc, #48]	; (919c <configure_usart_callbacks+0x38>)
    916a:	4b0d      	ldr	r3, [pc, #52]	; (91a0 <configure_usart_callbacks+0x3c>)
    916c:	2200      	movs	r2, #0
    916e:	0018      	movs	r0, r3
    9170:	4b0c      	ldr	r3, [pc, #48]	; (91a4 <configure_usart_callbacks+0x40>)
    9172:	4798      	blx	r3
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&usart_instance,
    9174:	490c      	ldr	r1, [pc, #48]	; (91a8 <configure_usart_callbacks+0x44>)
    9176:	4b0a      	ldr	r3, [pc, #40]	; (91a0 <configure_usart_callbacks+0x3c>)
    9178:	2201      	movs	r2, #1
    917a:	0018      	movs	r0, r3
    917c:	4b09      	ldr	r3, [pc, #36]	; (91a4 <configure_usart_callbacks+0x40>)
    917e:	4798      	blx	r3
	usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    9180:	4b07      	ldr	r3, [pc, #28]	; (91a0 <configure_usart_callbacks+0x3c>)
    9182:	2100      	movs	r1, #0
    9184:	0018      	movs	r0, r3
    9186:	4b09      	ldr	r3, [pc, #36]	; (91ac <configure_usart_callbacks+0x48>)
    9188:	4798      	blx	r3
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    918a:	4b05      	ldr	r3, [pc, #20]	; (91a0 <configure_usart_callbacks+0x3c>)
    918c:	2101      	movs	r1, #1
    918e:	0018      	movs	r0, r3
    9190:	4b06      	ldr	r3, [pc, #24]	; (91ac <configure_usart_callbacks+0x48>)
    9192:	4798      	blx	r3
}
    9194:	46c0      	nop			; (mov r8, r8)
    9196:	46bd      	mov	sp, r7
    9198:	bd80      	pop	{r7, pc}
    919a:	46c0      	nop			; (mov r8, r8)
    919c:	000091f9 	.word	0x000091f9
    91a0:	200049e0 	.word	0x200049e0
    91a4:	0000a77d 	.word	0x0000a77d
    91a8:	000091b1 	.word	0x000091b1
    91ac:	00008f01 	.word	0x00008f01

000091b0 <usart_read_callback>:
* @fn			void usart_read_callback(struct usart_module *const usart_module)
* @brief		Callback called when the system finishes receives all the bytes requested from a UART read job
* @note
*****************************************************************************/
void usart_read_callback(struct usart_module *const usart_module)
{
    91b0:	b580      	push	{r7, lr}
    91b2:	b082      	sub	sp, #8
    91b4:	af00      	add	r7, sp, #0
    91b6:	6078      	str	r0, [r7, #4]

	circular_buf_put(cbufRx, (uint8_t) latestRx); //Add the latest read character into the RX circular Buffer
    91b8:	4b09      	ldr	r3, [pc, #36]	; (91e0 <usart_read_callback+0x30>)
    91ba:	681a      	ldr	r2, [r3, #0]
    91bc:	4b09      	ldr	r3, [pc, #36]	; (91e4 <usart_read_callback+0x34>)
    91be:	781b      	ldrb	r3, [r3, #0]
    91c0:	0019      	movs	r1, r3
    91c2:	0010      	movs	r0, r2
    91c4:	4b08      	ldr	r3, [pc, #32]	; (91e8 <usart_read_callback+0x38>)
    91c6:	4798      	blx	r3
	usart_read_buffer_job(&usart_instance, (uint8_t*) &latestRx, 1);	//Order the MCU to keep reading
    91c8:	4906      	ldr	r1, [pc, #24]	; (91e4 <usart_read_callback+0x34>)
    91ca:	4b08      	ldr	r3, [pc, #32]	; (91ec <usart_read_callback+0x3c>)
    91cc:	2201      	movs	r2, #1
    91ce:	0018      	movs	r0, r3
    91d0:	4b07      	ldr	r3, [pc, #28]	; (91f0 <usart_read_callback+0x40>)
    91d2:	4798      	blx	r3
	CliCharReadySemaphoreGiveFromISR(); //Give binary semaphore
    91d4:	4b07      	ldr	r3, [pc, #28]	; (91f4 <usart_read_callback+0x44>)
    91d6:	4798      	blx	r3
	
}
    91d8:	46c0      	nop			; (mov r8, r8)
    91da:	46bd      	mov	sp, r7
    91dc:	b002      	add	sp, #8
    91de:	bd80      	pop	{r7, pc}
    91e0:	20004a14 	.word	0x20004a14
    91e4:	20004a18 	.word	0x20004a18
    91e8:	00008cc9 	.word	0x00008cc9
    91ec:	200049e0 	.word	0x200049e0
    91f0:	0000a80d 	.word	0x0000a80d
    91f4:	00000c09 	.word	0x00000c09

000091f8 <usart_write_callback>:
* @fn			void usart_write_callback(struct usart_module *const usart_module)
* @brief		Callback called when the system finishes sending all the bytes requested from a UART read job
* @note
*****************************************************************************/
void usart_write_callback(struct usart_module *const usart_module)
{
    91f8:	b580      	push	{r7, lr}
    91fa:	b082      	sub	sp, #8
    91fc:	af00      	add	r7, sp, #0
    91fe:	6078      	str	r0, [r7, #4]
	if(circular_buf_get(cbufTx, (uint8_t*) &latestTx) != -1) //Only continue if there are more characters to send
    9200:	4b09      	ldr	r3, [pc, #36]	; (9228 <usart_write_callback+0x30>)
    9202:	681b      	ldr	r3, [r3, #0]
    9204:	4a09      	ldr	r2, [pc, #36]	; (922c <usart_write_callback+0x34>)
    9206:	0011      	movs	r1, r2
    9208:	0018      	movs	r0, r3
    920a:	4b09      	ldr	r3, [pc, #36]	; (9230 <usart_write_callback+0x38>)
    920c:	4798      	blx	r3
    920e:	0003      	movs	r3, r0
    9210:	3301      	adds	r3, #1
    9212:	d005      	beq.n	9220 <usart_write_callback+0x28>
	{
		usart_write_buffer_job(&usart_instance, (uint8_t*) &latestTx, 1);
    9214:	4905      	ldr	r1, [pc, #20]	; (922c <usart_write_callback+0x34>)
    9216:	4b07      	ldr	r3, [pc, #28]	; (9234 <usart_write_callback+0x3c>)
    9218:	2201      	movs	r2, #1
    921a:	0018      	movs	r0, r3
    921c:	4b06      	ldr	r3, [pc, #24]	; (9238 <usart_write_callback+0x40>)
    921e:	4798      	blx	r3
	}
	
}
    9220:	46c0      	nop			; (mov r8, r8)
    9222:	46bd      	mov	sp, r7
    9224:	b002      	add	sp, #8
    9226:	bd80      	pop	{r7, pc}
    9228:	20004e20 	.word	0x20004e20
    922c:	20004e1c 	.word	0x20004e1c
    9230:	00008cfd 	.word	0x00008cfd
    9234:	200049e0 	.word	0x200049e0
    9238:	0000a7c5 	.word	0x0000a7c5

0000923c <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    923c:	b580      	push	{r7, lr}
    923e:	b082      	sub	sp, #8
    9240:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    9242:	4b10      	ldr	r3, [pc, #64]	; (9284 <cpu_irq_enter_critical+0x48>)
    9244:	681b      	ldr	r3, [r3, #0]
    9246:	2b00      	cmp	r3, #0
    9248:	d112      	bne.n	9270 <cpu_irq_enter_critical+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    924a:	f3ef 8310 	mrs	r3, PRIMASK
    924e:	607b      	str	r3, [r7, #4]
  return(result);
    9250:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    9252:	2b00      	cmp	r3, #0
    9254:	d109      	bne.n	926a <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    9256:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    9258:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    925c:	4b0a      	ldr	r3, [pc, #40]	; (9288 <cpu_irq_enter_critical+0x4c>)
    925e:	2200      	movs	r2, #0
    9260:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    9262:	4b0a      	ldr	r3, [pc, #40]	; (928c <cpu_irq_enter_critical+0x50>)
    9264:	2201      	movs	r2, #1
    9266:	701a      	strb	r2, [r3, #0]
    9268:	e002      	b.n	9270 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    926a:	4b08      	ldr	r3, [pc, #32]	; (928c <cpu_irq_enter_critical+0x50>)
    926c:	2200      	movs	r2, #0
    926e:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9270:	4b04      	ldr	r3, [pc, #16]	; (9284 <cpu_irq_enter_critical+0x48>)
    9272:	681b      	ldr	r3, [r3, #0]
    9274:	1c5a      	adds	r2, r3, #1
    9276:	4b03      	ldr	r3, [pc, #12]	; (9284 <cpu_irq_enter_critical+0x48>)
    9278:	601a      	str	r2, [r3, #0]
}
    927a:	46c0      	nop			; (mov r8, r8)
    927c:	46bd      	mov	sp, r7
    927e:	b002      	add	sp, #8
    9280:	bd80      	pop	{r7, pc}
    9282:	46c0      	nop			; (mov r8, r8)
    9284:	20003820 	.word	0x20003820
    9288:	2000002c 	.word	0x2000002c
    928c:	20003824 	.word	0x20003824

00009290 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    9290:	b580      	push	{r7, lr}
    9292:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9294:	4b0b      	ldr	r3, [pc, #44]	; (92c4 <cpu_irq_leave_critical+0x34>)
    9296:	681b      	ldr	r3, [r3, #0]
    9298:	1e5a      	subs	r2, r3, #1
    929a:	4b0a      	ldr	r3, [pc, #40]	; (92c4 <cpu_irq_leave_critical+0x34>)
    929c:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    929e:	4b09      	ldr	r3, [pc, #36]	; (92c4 <cpu_irq_leave_critical+0x34>)
    92a0:	681b      	ldr	r3, [r3, #0]
    92a2:	2b00      	cmp	r3, #0
    92a4:	d10a      	bne.n	92bc <cpu_irq_leave_critical+0x2c>
    92a6:	4b08      	ldr	r3, [pc, #32]	; (92c8 <cpu_irq_leave_critical+0x38>)
    92a8:	781b      	ldrb	r3, [r3, #0]
    92aa:	b2db      	uxtb	r3, r3
    92ac:	2b00      	cmp	r3, #0
    92ae:	d005      	beq.n	92bc <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    92b0:	4b06      	ldr	r3, [pc, #24]	; (92cc <cpu_irq_leave_critical+0x3c>)
    92b2:	2201      	movs	r2, #1
    92b4:	701a      	strb	r2, [r3, #0]
    92b6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    92ba:	b662      	cpsie	i
	}
}
    92bc:	46c0      	nop			; (mov r8, r8)
    92be:	46bd      	mov	sp, r7
    92c0:	bd80      	pop	{r7, pc}
    92c2:	46c0      	nop			; (mov r8, r8)
    92c4:	20003820 	.word	0x20003820
    92c8:	20003824 	.word	0x20003824
    92cc:	2000002c 	.word	0x2000002c

000092d0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    92d0:	b580      	push	{r7, lr}
    92d2:	b084      	sub	sp, #16
    92d4:	af00      	add	r7, sp, #0
    92d6:	0002      	movs	r2, r0
    92d8:	1dfb      	adds	r3, r7, #7
    92da:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    92dc:	230f      	movs	r3, #15
    92de:	18fb      	adds	r3, r7, r3
    92e0:	1dfa      	adds	r2, r7, #7
    92e2:	7812      	ldrb	r2, [r2, #0]
    92e4:	09d2      	lsrs	r2, r2, #7
    92e6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    92e8:	230e      	movs	r3, #14
    92ea:	18fb      	adds	r3, r7, r3
    92ec:	1dfa      	adds	r2, r7, #7
    92ee:	7812      	ldrb	r2, [r2, #0]
    92f0:	0952      	lsrs	r2, r2, #5
    92f2:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    92f4:	4b0d      	ldr	r3, [pc, #52]	; (932c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    92f6:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    92f8:	230f      	movs	r3, #15
    92fa:	18fb      	adds	r3, r7, r3
    92fc:	781b      	ldrb	r3, [r3, #0]
    92fe:	2b00      	cmp	r3, #0
    9300:	d10f      	bne.n	9322 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    9302:	230f      	movs	r3, #15
    9304:	18fb      	adds	r3, r7, r3
    9306:	781b      	ldrb	r3, [r3, #0]
    9308:	009b      	lsls	r3, r3, #2
    930a:	2210      	movs	r2, #16
    930c:	4694      	mov	ip, r2
    930e:	44bc      	add	ip, r7
    9310:	4463      	add	r3, ip
    9312:	3b08      	subs	r3, #8
    9314:	681a      	ldr	r2, [r3, #0]
    9316:	230e      	movs	r3, #14
    9318:	18fb      	adds	r3, r7, r3
    931a:	781b      	ldrb	r3, [r3, #0]
    931c:	01db      	lsls	r3, r3, #7
    931e:	18d3      	adds	r3, r2, r3
    9320:	e000      	b.n	9324 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    9322:	2300      	movs	r3, #0
	}
}
    9324:	0018      	movs	r0, r3
    9326:	46bd      	mov	sp, r7
    9328:	b004      	add	sp, #16
    932a:	bd80      	pop	{r7, pc}
    932c:	41004400 	.word	0x41004400

00009330 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    9330:	b580      	push	{r7, lr}
    9332:	b082      	sub	sp, #8
    9334:	af00      	add	r7, sp, #0
    9336:	0002      	movs	r2, r0
    9338:	1dfb      	adds	r3, r7, #7
    933a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    933c:	1dfb      	adds	r3, r7, #7
    933e:	781b      	ldrb	r3, [r3, #0]
    9340:	0018      	movs	r0, r3
    9342:	4b03      	ldr	r3, [pc, #12]	; (9350 <port_get_group_from_gpio_pin+0x20>)
    9344:	4798      	blx	r3
    9346:	0003      	movs	r3, r0
}
    9348:	0018      	movs	r0, r3
    934a:	46bd      	mov	sp, r7
    934c:	b002      	add	sp, #8
    934e:	bd80      	pop	{r7, pc}
    9350:	000092d1 	.word	0x000092d1

00009354 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    9354:	b580      	push	{r7, lr}
    9356:	b082      	sub	sp, #8
    9358:	af00      	add	r7, sp, #0
    935a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    935c:	687b      	ldr	r3, [r7, #4]
    935e:	2200      	movs	r2, #0
    9360:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    9362:	687b      	ldr	r3, [r7, #4]
    9364:	2201      	movs	r2, #1
    9366:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    9368:	687b      	ldr	r3, [r7, #4]
    936a:	2200      	movs	r2, #0
    936c:	709a      	strb	r2, [r3, #2]
}
    936e:	46c0      	nop			; (mov r8, r8)
    9370:	46bd      	mov	sp, r7
    9372:	b002      	add	sp, #8
    9374:	bd80      	pop	{r7, pc}
	...

00009378 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    9378:	b580      	push	{r7, lr}
    937a:	b084      	sub	sp, #16
    937c:	af00      	add	r7, sp, #0
    937e:	0002      	movs	r2, r0
    9380:	1dfb      	adds	r3, r7, #7
    9382:	701a      	strb	r2, [r3, #0]
    9384:	1dbb      	adds	r3, r7, #6
    9386:	1c0a      	adds	r2, r1, #0
    9388:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    938a:	1dfb      	adds	r3, r7, #7
    938c:	781b      	ldrb	r3, [r3, #0]
    938e:	0018      	movs	r0, r3
    9390:	4b0d      	ldr	r3, [pc, #52]	; (93c8 <port_pin_set_output_level+0x50>)
    9392:	4798      	blx	r3
    9394:	0003      	movs	r3, r0
    9396:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9398:	1dfb      	adds	r3, r7, #7
    939a:	781b      	ldrb	r3, [r3, #0]
    939c:	221f      	movs	r2, #31
    939e:	4013      	ands	r3, r2
    93a0:	2201      	movs	r2, #1
    93a2:	409a      	lsls	r2, r3
    93a4:	0013      	movs	r3, r2
    93a6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    93a8:	1dbb      	adds	r3, r7, #6
    93aa:	781b      	ldrb	r3, [r3, #0]
    93ac:	2b00      	cmp	r3, #0
    93ae:	d003      	beq.n	93b8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    93b0:	68fb      	ldr	r3, [r7, #12]
    93b2:	68ba      	ldr	r2, [r7, #8]
    93b4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    93b6:	e002      	b.n	93be <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    93b8:	68fb      	ldr	r3, [r7, #12]
    93ba:	68ba      	ldr	r2, [r7, #8]
    93bc:	615a      	str	r2, [r3, #20]
}
    93be:	46c0      	nop			; (mov r8, r8)
    93c0:	46bd      	mov	sp, r7
    93c2:	b004      	add	sp, #16
    93c4:	bd80      	pop	{r7, pc}
    93c6:	46c0      	nop			; (mov r8, r8)
    93c8:	00009331 	.word	0x00009331

000093cc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    93cc:	b580      	push	{r7, lr}
    93ce:	b082      	sub	sp, #8
    93d0:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    93d2:	1d3b      	adds	r3, r7, #4
    93d4:	0018      	movs	r0, r3
    93d6:	4b0e      	ldr	r3, [pc, #56]	; (9410 <system_board_init+0x44>)
    93d8:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    93da:	1d3b      	adds	r3, r7, #4
    93dc:	2201      	movs	r2, #1
    93de:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    93e0:	1d3b      	adds	r3, r7, #4
    93e2:	0019      	movs	r1, r3
    93e4:	2017      	movs	r0, #23
    93e6:	4b0b      	ldr	r3, [pc, #44]	; (9414 <system_board_init+0x48>)
    93e8:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
    93ea:	2101      	movs	r1, #1
    93ec:	2017      	movs	r0, #23
    93ee:	4b0a      	ldr	r3, [pc, #40]	; (9418 <system_board_init+0x4c>)
    93f0:	4798      	blx	r3
	
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    93f2:	1d3b      	adds	r3, r7, #4
    93f4:	2200      	movs	r2, #0
    93f6:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    93f8:	1d3b      	adds	r3, r7, #4
    93fa:	2201      	movs	r2, #1
    93fc:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    93fe:	1d3b      	adds	r3, r7, #4
    9400:	0019      	movs	r1, r3
    9402:	2037      	movs	r0, #55	; 0x37
    9404:	4b03      	ldr	r3, [pc, #12]	; (9414 <system_board_init+0x48>)
    9406:	4798      	blx	r3
}
    9408:	46c0      	nop			; (mov r8, r8)
    940a:	46bd      	mov	sp, r7
    940c:	b002      	add	sp, #8
    940e:	bd80      	pop	{r7, pc}
    9410:	00009355 	.word	0x00009355
    9414:	000097a9 	.word	0x000097a9
    9418:	00009379 	.word	0x00009379

0000941c <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    941c:	b580      	push	{r7, lr}
    941e:	b084      	sub	sp, #16
    9420:	af00      	add	r7, sp, #0
    9422:	0002      	movs	r2, r0
    9424:	1dfb      	adds	r3, r7, #7
    9426:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    9428:	230f      	movs	r3, #15
    942a:	18fb      	adds	r3, r7, r3
    942c:	1dfa      	adds	r2, r7, #7
    942e:	7812      	ldrb	r2, [r2, #0]
    9430:	0952      	lsrs	r2, r2, #5
    9432:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    9434:	230f      	movs	r3, #15
    9436:	18fb      	adds	r3, r7, r3
    9438:	781b      	ldrb	r3, [r3, #0]
    943a:	2b00      	cmp	r3, #0
    943c:	d10c      	bne.n	9458 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    943e:	4b09      	ldr	r3, [pc, #36]	; (9464 <_extint_get_eic_from_channel+0x48>)
    9440:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    9442:	230f      	movs	r3, #15
    9444:	18fb      	adds	r3, r7, r3
    9446:	781b      	ldrb	r3, [r3, #0]
    9448:	009b      	lsls	r3, r3, #2
    944a:	2210      	movs	r2, #16
    944c:	4694      	mov	ip, r2
    944e:	44bc      	add	ip, r7
    9450:	4463      	add	r3, ip
    9452:	3b08      	subs	r3, #8
    9454:	681b      	ldr	r3, [r3, #0]
    9456:	e000      	b.n	945a <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    9458:	2300      	movs	r3, #0
	}
}
    945a:	0018      	movs	r0, r3
    945c:	46bd      	mov	sp, r7
    945e:	b004      	add	sp, #16
    9460:	bd80      	pop	{r7, pc}
    9462:	46c0      	nop			; (mov r8, r8)
    9464:	40001800 	.word	0x40001800

00009468 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    9468:	b580      	push	{r7, lr}
    946a:	b084      	sub	sp, #16
    946c:	af00      	add	r7, sp, #0
    946e:	0002      	movs	r2, r0
    9470:	1dfb      	adds	r3, r7, #7
    9472:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    9474:	1dfb      	adds	r3, r7, #7
    9476:	781b      	ldrb	r3, [r3, #0]
    9478:	0018      	movs	r0, r3
    947a:	4b0b      	ldr	r3, [pc, #44]	; (94a8 <extint_chan_is_detected+0x40>)
    947c:	4798      	blx	r3
    947e:	0003      	movs	r3, r0
    9480:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    9482:	1dfb      	adds	r3, r7, #7
    9484:	781b      	ldrb	r3, [r3, #0]
    9486:	221f      	movs	r2, #31
    9488:	4013      	ands	r3, r2
    948a:	2201      	movs	r2, #1
    948c:	409a      	lsls	r2, r3
    948e:	0013      	movs	r3, r2
    9490:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    9492:	68fb      	ldr	r3, [r7, #12]
    9494:	691b      	ldr	r3, [r3, #16]
    9496:	68ba      	ldr	r2, [r7, #8]
    9498:	4013      	ands	r3, r2
    949a:	1e5a      	subs	r2, r3, #1
    949c:	4193      	sbcs	r3, r2
    949e:	b2db      	uxtb	r3, r3
}
    94a0:	0018      	movs	r0, r3
    94a2:	46bd      	mov	sp, r7
    94a4:	b004      	add	sp, #16
    94a6:	bd80      	pop	{r7, pc}
    94a8:	0000941d 	.word	0x0000941d

000094ac <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    94ac:	b580      	push	{r7, lr}
    94ae:	b084      	sub	sp, #16
    94b0:	af00      	add	r7, sp, #0
    94b2:	0002      	movs	r2, r0
    94b4:	1dfb      	adds	r3, r7, #7
    94b6:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    94b8:	1dfb      	adds	r3, r7, #7
    94ba:	781b      	ldrb	r3, [r3, #0]
    94bc:	0018      	movs	r0, r3
    94be:	4b09      	ldr	r3, [pc, #36]	; (94e4 <extint_chan_clear_detected+0x38>)
    94c0:	4798      	blx	r3
    94c2:	0003      	movs	r3, r0
    94c4:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    94c6:	1dfb      	adds	r3, r7, #7
    94c8:	781b      	ldrb	r3, [r3, #0]
    94ca:	221f      	movs	r2, #31
    94cc:	4013      	ands	r3, r2
    94ce:	2201      	movs	r2, #1
    94d0:	409a      	lsls	r2, r3
    94d2:	0013      	movs	r3, r2
    94d4:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    94d6:	68fb      	ldr	r3, [r7, #12]
    94d8:	68ba      	ldr	r2, [r7, #8]
    94da:	611a      	str	r2, [r3, #16]
}
    94dc:	46c0      	nop			; (mov r8, r8)
    94de:	46bd      	mov	sp, r7
    94e0:	b004      	add	sp, #16
    94e2:	bd80      	pop	{r7, pc}
    94e4:	0000941d 	.word	0x0000941d

000094e8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    94e8:	b580      	push	{r7, lr}
    94ea:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    94ec:	4b15      	ldr	r3, [pc, #84]	; (9544 <EIC_Handler+0x5c>)
    94ee:	2200      	movs	r2, #0
    94f0:	701a      	strb	r2, [r3, #0]
    94f2:	e020      	b.n	9536 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    94f4:	4b13      	ldr	r3, [pc, #76]	; (9544 <EIC_Handler+0x5c>)
    94f6:	781b      	ldrb	r3, [r3, #0]
    94f8:	0018      	movs	r0, r3
    94fa:	4b13      	ldr	r3, [pc, #76]	; (9548 <EIC_Handler+0x60>)
    94fc:	4798      	blx	r3
    94fe:	1e03      	subs	r3, r0, #0
    9500:	d013      	beq.n	952a <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    9502:	4b10      	ldr	r3, [pc, #64]	; (9544 <EIC_Handler+0x5c>)
    9504:	781b      	ldrb	r3, [r3, #0]
    9506:	0018      	movs	r0, r3
    9508:	4b10      	ldr	r3, [pc, #64]	; (954c <EIC_Handler+0x64>)
    950a:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    950c:	4b0d      	ldr	r3, [pc, #52]	; (9544 <EIC_Handler+0x5c>)
    950e:	781b      	ldrb	r3, [r3, #0]
    9510:	001a      	movs	r2, r3
    9512:	4b0f      	ldr	r3, [pc, #60]	; (9550 <EIC_Handler+0x68>)
    9514:	0092      	lsls	r2, r2, #2
    9516:	58d3      	ldr	r3, [r2, r3]
    9518:	2b00      	cmp	r3, #0
    951a:	d006      	beq.n	952a <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    951c:	4b09      	ldr	r3, [pc, #36]	; (9544 <EIC_Handler+0x5c>)
    951e:	781b      	ldrb	r3, [r3, #0]
    9520:	001a      	movs	r2, r3
    9522:	4b0b      	ldr	r3, [pc, #44]	; (9550 <EIC_Handler+0x68>)
    9524:	0092      	lsls	r2, r2, #2
    9526:	58d3      	ldr	r3, [r2, r3]
    9528:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    952a:	4b06      	ldr	r3, [pc, #24]	; (9544 <EIC_Handler+0x5c>)
    952c:	781b      	ldrb	r3, [r3, #0]
    952e:	3301      	adds	r3, #1
    9530:	b2da      	uxtb	r2, r3
    9532:	4b04      	ldr	r3, [pc, #16]	; (9544 <EIC_Handler+0x5c>)
    9534:	701a      	strb	r2, [r3, #0]
    9536:	4b03      	ldr	r3, [pc, #12]	; (9544 <EIC_Handler+0x5c>)
    9538:	781b      	ldrb	r3, [r3, #0]
    953a:	2b0f      	cmp	r3, #15
    953c:	d9da      	bls.n	94f4 <EIC_Handler+0xc>
			}
		}
	}
}
    953e:	46c0      	nop			; (mov r8, r8)
    9540:	46bd      	mov	sp, r7
    9542:	bd80      	pop	{r7, pc}
    9544:	20004e24 	.word	0x20004e24
    9548:	00009469 	.word	0x00009469
    954c:	000094ad 	.word	0x000094ad
    9550:	20004e28 	.word	0x20004e28

00009554 <system_gclk_chan_get_config_defaults>:
{
    9554:	b580      	push	{r7, lr}
    9556:	b082      	sub	sp, #8
    9558:	af00      	add	r7, sp, #0
    955a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    955c:	687b      	ldr	r3, [r7, #4]
    955e:	2200      	movs	r2, #0
    9560:	701a      	strb	r2, [r3, #0]
}
    9562:	46c0      	nop			; (mov r8, r8)
    9564:	46bd      	mov	sp, r7
    9566:	b002      	add	sp, #8
    9568:	bd80      	pop	{r7, pc}
	...

0000956c <system_apb_clock_set_mask>:
{
    956c:	b580      	push	{r7, lr}
    956e:	b082      	sub	sp, #8
    9570:	af00      	add	r7, sp, #0
    9572:	0002      	movs	r2, r0
    9574:	6039      	str	r1, [r7, #0]
    9576:	1dfb      	adds	r3, r7, #7
    9578:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    957a:	1dfb      	adds	r3, r7, #7
    957c:	781b      	ldrb	r3, [r3, #0]
    957e:	2b01      	cmp	r3, #1
    9580:	d00a      	beq.n	9598 <system_apb_clock_set_mask+0x2c>
    9582:	2b02      	cmp	r3, #2
    9584:	d00f      	beq.n	95a6 <system_apb_clock_set_mask+0x3a>
    9586:	2b00      	cmp	r3, #0
    9588:	d114      	bne.n	95b4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    958a:	4b0e      	ldr	r3, [pc, #56]	; (95c4 <system_apb_clock_set_mask+0x58>)
    958c:	4a0d      	ldr	r2, [pc, #52]	; (95c4 <system_apb_clock_set_mask+0x58>)
    958e:	6991      	ldr	r1, [r2, #24]
    9590:	683a      	ldr	r2, [r7, #0]
    9592:	430a      	orrs	r2, r1
    9594:	619a      	str	r2, [r3, #24]
			break;
    9596:	e00f      	b.n	95b8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    9598:	4b0a      	ldr	r3, [pc, #40]	; (95c4 <system_apb_clock_set_mask+0x58>)
    959a:	4a0a      	ldr	r2, [pc, #40]	; (95c4 <system_apb_clock_set_mask+0x58>)
    959c:	69d1      	ldr	r1, [r2, #28]
    959e:	683a      	ldr	r2, [r7, #0]
    95a0:	430a      	orrs	r2, r1
    95a2:	61da      	str	r2, [r3, #28]
			break;
    95a4:	e008      	b.n	95b8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    95a6:	4b07      	ldr	r3, [pc, #28]	; (95c4 <system_apb_clock_set_mask+0x58>)
    95a8:	4a06      	ldr	r2, [pc, #24]	; (95c4 <system_apb_clock_set_mask+0x58>)
    95aa:	6a11      	ldr	r1, [r2, #32]
    95ac:	683a      	ldr	r2, [r7, #0]
    95ae:	430a      	orrs	r2, r1
    95b0:	621a      	str	r2, [r3, #32]
			break;
    95b2:	e001      	b.n	95b8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    95b4:	2317      	movs	r3, #23
    95b6:	e000      	b.n	95ba <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    95b8:	2300      	movs	r3, #0
}
    95ba:	0018      	movs	r0, r3
    95bc:	46bd      	mov	sp, r7
    95be:	b002      	add	sp, #8
    95c0:	bd80      	pop	{r7, pc}
    95c2:	46c0      	nop			; (mov r8, r8)
    95c4:	40000400 	.word	0x40000400

000095c8 <system_interrupt_enable>:
{
    95c8:	b580      	push	{r7, lr}
    95ca:	b082      	sub	sp, #8
    95cc:	af00      	add	r7, sp, #0
    95ce:	0002      	movs	r2, r0
    95d0:	1dfb      	adds	r3, r7, #7
    95d2:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    95d4:	4b06      	ldr	r3, [pc, #24]	; (95f0 <system_interrupt_enable+0x28>)
    95d6:	1dfa      	adds	r2, r7, #7
    95d8:	7812      	ldrb	r2, [r2, #0]
    95da:	0011      	movs	r1, r2
    95dc:	221f      	movs	r2, #31
    95de:	400a      	ands	r2, r1
    95e0:	2101      	movs	r1, #1
    95e2:	4091      	lsls	r1, r2
    95e4:	000a      	movs	r2, r1
    95e6:	601a      	str	r2, [r3, #0]
}
    95e8:	46c0      	nop			; (mov r8, r8)
    95ea:	46bd      	mov	sp, r7
    95ec:	b002      	add	sp, #8
    95ee:	bd80      	pop	{r7, pc}
    95f0:	e000e100 	.word	0xe000e100

000095f4 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    95f4:	b580      	push	{r7, lr}
    95f6:	b082      	sub	sp, #8
    95f8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    95fa:	4b0f      	ldr	r3, [pc, #60]	; (9638 <extint_is_syncing+0x44>)
    95fc:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    95fe:	2300      	movs	r3, #0
    9600:	607b      	str	r3, [r7, #4]
    9602:	e011      	b.n	9628 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    9604:	687b      	ldr	r3, [r7, #4]
    9606:	009b      	lsls	r3, r3, #2
    9608:	2208      	movs	r2, #8
    960a:	4694      	mov	ip, r2
    960c:	44bc      	add	ip, r7
    960e:	4463      	add	r3, ip
    9610:	3b08      	subs	r3, #8
    9612:	681b      	ldr	r3, [r3, #0]
    9614:	785b      	ldrb	r3, [r3, #1]
    9616:	b2db      	uxtb	r3, r3
    9618:	b25b      	sxtb	r3, r3
    961a:	2b00      	cmp	r3, #0
    961c:	da01      	bge.n	9622 <extint_is_syncing+0x2e>
			return true;
    961e:	2301      	movs	r3, #1
    9620:	e006      	b.n	9630 <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9622:	687b      	ldr	r3, [r7, #4]
    9624:	3301      	adds	r3, #1
    9626:	607b      	str	r3, [r7, #4]
    9628:	687b      	ldr	r3, [r7, #4]
    962a:	2b00      	cmp	r3, #0
    962c:	d0ea      	beq.n	9604 <extint_is_syncing+0x10>
		}
	}
	return false;
    962e:	2300      	movs	r3, #0
}
    9630:	0018      	movs	r0, r3
    9632:	46bd      	mov	sp, r7
    9634:	b002      	add	sp, #8
    9636:	bd80      	pop	{r7, pc}
    9638:	40001800 	.word	0x40001800

0000963c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    963c:	b580      	push	{r7, lr}
    963e:	b084      	sub	sp, #16
    9640:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    9642:	4b2d      	ldr	r3, [pc, #180]	; (96f8 <_system_extint_init+0xbc>)
    9644:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    9646:	2140      	movs	r1, #64	; 0x40
    9648:	2000      	movs	r0, #0
    964a:	4b2c      	ldr	r3, [pc, #176]	; (96fc <_system_extint_init+0xc0>)
    964c:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    964e:	003b      	movs	r3, r7
    9650:	0018      	movs	r0, r3
    9652:	4b2b      	ldr	r3, [pc, #172]	; (9700 <_system_extint_init+0xc4>)
    9654:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    9656:	003b      	movs	r3, r7
    9658:	2200      	movs	r2, #0
    965a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    965c:	003b      	movs	r3, r7
    965e:	0019      	movs	r1, r3
    9660:	2005      	movs	r0, #5
    9662:	4b28      	ldr	r3, [pc, #160]	; (9704 <_system_extint_init+0xc8>)
    9664:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    9666:	2005      	movs	r0, #5
    9668:	4b27      	ldr	r3, [pc, #156]	; (9708 <_system_extint_init+0xcc>)
    966a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    966c:	2300      	movs	r3, #0
    966e:	60fb      	str	r3, [r7, #12]
    9670:	e018      	b.n	96a4 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    9672:	68fb      	ldr	r3, [r7, #12]
    9674:	009b      	lsls	r3, r3, #2
    9676:	2210      	movs	r2, #16
    9678:	4694      	mov	ip, r2
    967a:	44bc      	add	ip, r7
    967c:	4463      	add	r3, ip
    967e:	3b0c      	subs	r3, #12
    9680:	681a      	ldr	r2, [r3, #0]
    9682:	68fb      	ldr	r3, [r7, #12]
    9684:	009b      	lsls	r3, r3, #2
    9686:	2110      	movs	r1, #16
    9688:	468c      	mov	ip, r1
    968a:	44bc      	add	ip, r7
    968c:	4463      	add	r3, ip
    968e:	3b0c      	subs	r3, #12
    9690:	681b      	ldr	r3, [r3, #0]
    9692:	781b      	ldrb	r3, [r3, #0]
    9694:	b2db      	uxtb	r3, r3
    9696:	2101      	movs	r1, #1
    9698:	430b      	orrs	r3, r1
    969a:	b2db      	uxtb	r3, r3
    969c:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    969e:	68fb      	ldr	r3, [r7, #12]
    96a0:	3301      	adds	r3, #1
    96a2:	60fb      	str	r3, [r7, #12]
    96a4:	68fb      	ldr	r3, [r7, #12]
    96a6:	2b00      	cmp	r3, #0
    96a8:	d0e3      	beq.n	9672 <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
    96aa:	46c0      	nop			; (mov r8, r8)
    96ac:	4b17      	ldr	r3, [pc, #92]	; (970c <_system_extint_init+0xd0>)
    96ae:	4798      	blx	r3
    96b0:	1e03      	subs	r3, r0, #0
    96b2:	d1fb      	bne.n	96ac <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    96b4:	230b      	movs	r3, #11
    96b6:	18fb      	adds	r3, r7, r3
    96b8:	2200      	movs	r2, #0
    96ba:	701a      	strb	r2, [r3, #0]
    96bc:	e00d      	b.n	96da <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    96be:	230b      	movs	r3, #11
    96c0:	18fb      	adds	r3, r7, r3
    96c2:	781a      	ldrb	r2, [r3, #0]
    96c4:	4b12      	ldr	r3, [pc, #72]	; (9710 <_system_extint_init+0xd4>)
    96c6:	0092      	lsls	r2, r2, #2
    96c8:	2100      	movs	r1, #0
    96ca:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    96cc:	230b      	movs	r3, #11
    96ce:	18fb      	adds	r3, r7, r3
    96d0:	781a      	ldrb	r2, [r3, #0]
    96d2:	230b      	movs	r3, #11
    96d4:	18fb      	adds	r3, r7, r3
    96d6:	3201      	adds	r2, #1
    96d8:	701a      	strb	r2, [r3, #0]
    96da:	230b      	movs	r3, #11
    96dc:	18fb      	adds	r3, r7, r3
    96de:	781b      	ldrb	r3, [r3, #0]
    96e0:	2b0f      	cmp	r3, #15
    96e2:	d9ec      	bls.n	96be <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    96e4:	2004      	movs	r0, #4
    96e6:	4b0b      	ldr	r3, [pc, #44]	; (9714 <_system_extint_init+0xd8>)
    96e8:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    96ea:	4b0b      	ldr	r3, [pc, #44]	; (9718 <_system_extint_init+0xdc>)
    96ec:	4798      	blx	r3
}
    96ee:	46c0      	nop			; (mov r8, r8)
    96f0:	46bd      	mov	sp, r7
    96f2:	b004      	add	sp, #16
    96f4:	bd80      	pop	{r7, pc}
    96f6:	46c0      	nop			; (mov r8, r8)
    96f8:	40001800 	.word	0x40001800
    96fc:	0000956d 	.word	0x0000956d
    9700:	00009555 	.word	0x00009555
    9704:	0000b725 	.word	0x0000b725
    9708:	0000b769 	.word	0x0000b769
    970c:	000095f5 	.word	0x000095f5
    9710:	20004e28 	.word	0x20004e28
    9714:	000095c9 	.word	0x000095c9
    9718:	0000971d 	.word	0x0000971d

0000971c <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    971c:	b580      	push	{r7, lr}
    971e:	b082      	sub	sp, #8
    9720:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    9722:	4b15      	ldr	r3, [pc, #84]	; (9778 <_extint_enable+0x5c>)
    9724:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9726:	2300      	movs	r3, #0
    9728:	607b      	str	r3, [r7, #4]
    972a:	e018      	b.n	975e <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    972c:	687b      	ldr	r3, [r7, #4]
    972e:	009b      	lsls	r3, r3, #2
    9730:	2208      	movs	r2, #8
    9732:	4694      	mov	ip, r2
    9734:	44bc      	add	ip, r7
    9736:	4463      	add	r3, ip
    9738:	3b08      	subs	r3, #8
    973a:	681a      	ldr	r2, [r3, #0]
    973c:	687b      	ldr	r3, [r7, #4]
    973e:	009b      	lsls	r3, r3, #2
    9740:	2108      	movs	r1, #8
    9742:	468c      	mov	ip, r1
    9744:	44bc      	add	ip, r7
    9746:	4463      	add	r3, ip
    9748:	3b08      	subs	r3, #8
    974a:	681b      	ldr	r3, [r3, #0]
    974c:	781b      	ldrb	r3, [r3, #0]
    974e:	b2db      	uxtb	r3, r3
    9750:	2102      	movs	r1, #2
    9752:	430b      	orrs	r3, r1
    9754:	b2db      	uxtb	r3, r3
    9756:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9758:	687b      	ldr	r3, [r7, #4]
    975a:	3301      	adds	r3, #1
    975c:	607b      	str	r3, [r7, #4]
    975e:	687b      	ldr	r3, [r7, #4]
    9760:	2b00      	cmp	r3, #0
    9762:	d0e3      	beq.n	972c <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
    9764:	46c0      	nop			; (mov r8, r8)
    9766:	4b05      	ldr	r3, [pc, #20]	; (977c <_extint_enable+0x60>)
    9768:	4798      	blx	r3
    976a:	1e03      	subs	r3, r0, #0
    976c:	d1fb      	bne.n	9766 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    976e:	46c0      	nop			; (mov r8, r8)
    9770:	46bd      	mov	sp, r7
    9772:	b002      	add	sp, #8
    9774:	bd80      	pop	{r7, pc}
    9776:	46c0      	nop			; (mov r8, r8)
    9778:	40001800 	.word	0x40001800
    977c:	000095f5 	.word	0x000095f5

00009780 <system_pinmux_get_config_defaults>:
{
    9780:	b580      	push	{r7, lr}
    9782:	b082      	sub	sp, #8
    9784:	af00      	add	r7, sp, #0
    9786:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9788:	687b      	ldr	r3, [r7, #4]
    978a:	2280      	movs	r2, #128	; 0x80
    978c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    978e:	687b      	ldr	r3, [r7, #4]
    9790:	2200      	movs	r2, #0
    9792:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9794:	687b      	ldr	r3, [r7, #4]
    9796:	2201      	movs	r2, #1
    9798:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    979a:	687b      	ldr	r3, [r7, #4]
    979c:	2200      	movs	r2, #0
    979e:	70da      	strb	r2, [r3, #3]
}
    97a0:	46c0      	nop			; (mov r8, r8)
    97a2:	46bd      	mov	sp, r7
    97a4:	b002      	add	sp, #8
    97a6:	bd80      	pop	{r7, pc}

000097a8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    97a8:	b580      	push	{r7, lr}
    97aa:	b084      	sub	sp, #16
    97ac:	af00      	add	r7, sp, #0
    97ae:	0002      	movs	r2, r0
    97b0:	6039      	str	r1, [r7, #0]
    97b2:	1dfb      	adds	r3, r7, #7
    97b4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    97b6:	230c      	movs	r3, #12
    97b8:	18fb      	adds	r3, r7, r3
    97ba:	0018      	movs	r0, r3
    97bc:	4b10      	ldr	r3, [pc, #64]	; (9800 <port_pin_set_config+0x58>)
    97be:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    97c0:	230c      	movs	r3, #12
    97c2:	18fb      	adds	r3, r7, r3
    97c4:	2280      	movs	r2, #128	; 0x80
    97c6:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    97c8:	683b      	ldr	r3, [r7, #0]
    97ca:	781a      	ldrb	r2, [r3, #0]
    97cc:	230c      	movs	r3, #12
    97ce:	18fb      	adds	r3, r7, r3
    97d0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    97d2:	683b      	ldr	r3, [r7, #0]
    97d4:	785a      	ldrb	r2, [r3, #1]
    97d6:	230c      	movs	r3, #12
    97d8:	18fb      	adds	r3, r7, r3
    97da:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    97dc:	683b      	ldr	r3, [r7, #0]
    97de:	789a      	ldrb	r2, [r3, #2]
    97e0:	230c      	movs	r3, #12
    97e2:	18fb      	adds	r3, r7, r3
    97e4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    97e6:	230c      	movs	r3, #12
    97e8:	18fa      	adds	r2, r7, r3
    97ea:	1dfb      	adds	r3, r7, #7
    97ec:	781b      	ldrb	r3, [r3, #0]
    97ee:	0011      	movs	r1, r2
    97f0:	0018      	movs	r0, r3
    97f2:	4b04      	ldr	r3, [pc, #16]	; (9804 <port_pin_set_config+0x5c>)
    97f4:	4798      	blx	r3
}
    97f6:	46c0      	nop			; (mov r8, r8)
    97f8:	46bd      	mov	sp, r7
    97fa:	b004      	add	sp, #16
    97fc:	bd80      	pop	{r7, pc}
    97fe:	46c0      	nop			; (mov r8, r8)
    9800:	00009781 	.word	0x00009781
    9804:	0000ba85 	.word	0x0000ba85

00009808 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    9808:	b580      	push	{r7, lr}
    980a:	b086      	sub	sp, #24
    980c:	af00      	add	r7, sp, #0
    980e:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    9810:	4b28      	ldr	r3, [pc, #160]	; (98b4 <_rtc_interrupt_handler+0xac>)
    9812:	687a      	ldr	r2, [r7, #4]
    9814:	0092      	lsls	r2, r2, #2
    9816:	58d3      	ldr	r3, [r2, r3]
    9818:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    981a:	697b      	ldr	r3, [r7, #20]
    981c:	681b      	ldr	r3, [r3, #0]
    981e:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    9820:	230e      	movs	r3, #14
    9822:	18fb      	adds	r3, r7, r3
    9824:	697a      	ldr	r2, [r7, #20]
    9826:	8a52      	ldrh	r2, [r2, #18]
    9828:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    982a:	697b      	ldr	r3, [r7, #20]
    982c:	8a1b      	ldrh	r3, [r3, #16]
    982e:	b29a      	uxth	r2, r3
    9830:	230e      	movs	r3, #14
    9832:	18fb      	adds	r3, r7, r3
    9834:	210e      	movs	r1, #14
    9836:	1879      	adds	r1, r7, r1
    9838:	8809      	ldrh	r1, [r1, #0]
    983a:	400a      	ands	r2, r1
    983c:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    983e:	693b      	ldr	r3, [r7, #16]
    9840:	7a1b      	ldrb	r3, [r3, #8]
    9842:	b2da      	uxtb	r2, r3
    9844:	230c      	movs	r3, #12
    9846:	18fb      	adds	r3, r7, r3
    9848:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    984a:	693b      	ldr	r3, [r7, #16]
    984c:	79db      	ldrb	r3, [r3, #7]
    984e:	b2db      	uxtb	r3, r3
    9850:	b29a      	uxth	r2, r3
    9852:	230c      	movs	r3, #12
    9854:	18fb      	adds	r3, r7, r3
    9856:	210c      	movs	r1, #12
    9858:	1879      	adds	r1, r7, r1
    985a:	8809      	ldrh	r1, [r1, #0]
    985c:	400a      	ands	r2, r1
    985e:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    9860:	230c      	movs	r3, #12
    9862:	18fb      	adds	r3, r7, r3
    9864:	881b      	ldrh	r3, [r3, #0]
    9866:	2280      	movs	r2, #128	; 0x80
    9868:	4013      	ands	r3, r2
    986a:	d00c      	beq.n	9886 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    986c:	230e      	movs	r3, #14
    986e:	18fb      	adds	r3, r7, r3
    9870:	881b      	ldrh	r3, [r3, #0]
    9872:	2202      	movs	r2, #2
    9874:	4013      	ands	r3, r2
    9876:	d002      	beq.n	987e <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    9878:	697b      	ldr	r3, [r7, #20]
    987a:	68db      	ldr	r3, [r3, #12]
    987c:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    987e:	693b      	ldr	r3, [r7, #16]
    9880:	2280      	movs	r2, #128	; 0x80
    9882:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    9884:	e011      	b.n	98aa <_rtc_interrupt_handler+0xa2>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    9886:	230c      	movs	r3, #12
    9888:	18fb      	adds	r3, r7, r3
    988a:	881b      	ldrh	r3, [r3, #0]
    988c:	2201      	movs	r2, #1
    988e:	4013      	ands	r3, r2
    9890:	d00b      	beq.n	98aa <_rtc_interrupt_handler+0xa2>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    9892:	230e      	movs	r3, #14
    9894:	18fb      	adds	r3, r7, r3
    9896:	881b      	ldrh	r3, [r3, #0]
    9898:	2201      	movs	r2, #1
    989a:	4013      	ands	r3, r2
    989c:	d002      	beq.n	98a4 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    989e:	697b      	ldr	r3, [r7, #20]
    98a0:	689b      	ldr	r3, [r3, #8]
    98a2:	4798      	blx	r3
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    98a4:	693b      	ldr	r3, [r7, #16]
    98a6:	2201      	movs	r2, #1
    98a8:	721a      	strb	r2, [r3, #8]
}
    98aa:	46c0      	nop			; (mov r8, r8)
    98ac:	46bd      	mov	sp, r7
    98ae:	b006      	add	sp, #24
    98b0:	bd80      	pop	{r7, pc}
    98b2:	46c0      	nop			; (mov r8, r8)
    98b4:	20004e68 	.word	0x20004e68

000098b8 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    98b8:	b580      	push	{r7, lr}
    98ba:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    98bc:	2000      	movs	r0, #0
    98be:	4b02      	ldr	r3, [pc, #8]	; (98c8 <RTC_Handler+0x10>)
    98c0:	4798      	blx	r3
}
    98c2:	46c0      	nop			; (mov r8, r8)
    98c4:	46bd      	mov	sp, r7
    98c6:	bd80      	pop	{r7, pc}
    98c8:	00009809 	.word	0x00009809

000098cc <system_gclk_chan_get_config_defaults>:
{
    98cc:	b580      	push	{r7, lr}
    98ce:	b082      	sub	sp, #8
    98d0:	af00      	add	r7, sp, #0
    98d2:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    98d4:	687b      	ldr	r3, [r7, #4]
    98d6:	2200      	movs	r2, #0
    98d8:	701a      	strb	r2, [r3, #0]
}
    98da:	46c0      	nop			; (mov r8, r8)
    98dc:	46bd      	mov	sp, r7
    98de:	b002      	add	sp, #8
    98e0:	bd80      	pop	{r7, pc}

000098e2 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    98e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    98e4:	b08d      	sub	sp, #52	; 0x34
    98e6:	af00      	add	r7, sp, #0
    98e8:	60b8      	str	r0, [r7, #8]
    98ea:	60f9      	str	r1, [r7, #12]
    98ec:	603a      	str	r2, [r7, #0]
    98ee:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    98f0:	2300      	movs	r3, #0
    98f2:	2400      	movs	r4, #0
    98f4:	623b      	str	r3, [r7, #32]
    98f6:	627c      	str	r4, [r7, #36]	; 0x24
    98f8:	2300      	movs	r3, #0
    98fa:	2400      	movs	r4, #0
    98fc:	61bb      	str	r3, [r7, #24]
    98fe:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    9900:	233f      	movs	r3, #63	; 0x3f
    9902:	62fb      	str	r3, [r7, #44]	; 0x2c
    9904:	e053      	b.n	99ae <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    9906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9908:	3b20      	subs	r3, #32
    990a:	2b00      	cmp	r3, #0
    990c:	db04      	blt.n	9918 <long_division+0x36>
    990e:	2201      	movs	r2, #1
    9910:	409a      	lsls	r2, r3
    9912:	0013      	movs	r3, r2
    9914:	617b      	str	r3, [r7, #20]
    9916:	e00b      	b.n	9930 <long_division+0x4e>
    9918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    991a:	2220      	movs	r2, #32
    991c:	1ad3      	subs	r3, r2, r3
    991e:	2201      	movs	r2, #1
    9920:	40da      	lsrs	r2, r3
    9922:	0013      	movs	r3, r2
    9924:	2100      	movs	r1, #0
    9926:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    9928:	4091      	lsls	r1, r2
    992a:	000a      	movs	r2, r1
    992c:	4313      	orrs	r3, r2
    992e:	617b      	str	r3, [r7, #20]
    9930:	2201      	movs	r2, #1
    9932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9934:	409a      	lsls	r2, r3
    9936:	0013      	movs	r3, r2
    9938:	613b      	str	r3, [r7, #16]

		r = r << 1;
    993a:	69bb      	ldr	r3, [r7, #24]
    993c:	69fc      	ldr	r4, [r7, #28]
    993e:	18db      	adds	r3, r3, r3
    9940:	4164      	adcs	r4, r4
    9942:	61bb      	str	r3, [r7, #24]
    9944:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    9946:	68bb      	ldr	r3, [r7, #8]
    9948:	693a      	ldr	r2, [r7, #16]
    994a:	401a      	ands	r2, r3
    994c:	0015      	movs	r5, r2
    994e:	68fb      	ldr	r3, [r7, #12]
    9950:	697a      	ldr	r2, [r7, #20]
    9952:	401a      	ands	r2, r3
    9954:	0016      	movs	r6, r2
    9956:	002b      	movs	r3, r5
    9958:	4333      	orrs	r3, r6
    995a:	d007      	beq.n	996c <long_division+0x8a>
			r |= 0x01;
    995c:	69bb      	ldr	r3, [r7, #24]
    995e:	2201      	movs	r2, #1
    9960:	4313      	orrs	r3, r2
    9962:	61bb      	str	r3, [r7, #24]
    9964:	69fb      	ldr	r3, [r7, #28]
    9966:	2200      	movs	r2, #0
    9968:	4313      	orrs	r3, r2
    996a:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    996c:	687a      	ldr	r2, [r7, #4]
    996e:	69fb      	ldr	r3, [r7, #28]
    9970:	429a      	cmp	r2, r3
    9972:	d819      	bhi.n	99a8 <long_division+0xc6>
    9974:	687a      	ldr	r2, [r7, #4]
    9976:	69fb      	ldr	r3, [r7, #28]
    9978:	429a      	cmp	r2, r3
    997a:	d103      	bne.n	9984 <long_division+0xa2>
    997c:	683a      	ldr	r2, [r7, #0]
    997e:	69bb      	ldr	r3, [r7, #24]
    9980:	429a      	cmp	r2, r3
    9982:	d811      	bhi.n	99a8 <long_division+0xc6>
			r = r - d;
    9984:	69b9      	ldr	r1, [r7, #24]
    9986:	69fa      	ldr	r2, [r7, #28]
    9988:	683b      	ldr	r3, [r7, #0]
    998a:	687c      	ldr	r4, [r7, #4]
    998c:	1ac9      	subs	r1, r1, r3
    998e:	41a2      	sbcs	r2, r4
    9990:	000b      	movs	r3, r1
    9992:	0014      	movs	r4, r2
    9994:	61bb      	str	r3, [r7, #24]
    9996:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    9998:	6a3a      	ldr	r2, [r7, #32]
    999a:	693b      	ldr	r3, [r7, #16]
    999c:	4313      	orrs	r3, r2
    999e:	623b      	str	r3, [r7, #32]
    99a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    99a2:	697b      	ldr	r3, [r7, #20]
    99a4:	4313      	orrs	r3, r2
    99a6:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    99a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    99aa:	3b01      	subs	r3, #1
    99ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    99ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    99b0:	2b00      	cmp	r3, #0
    99b2:	daa8      	bge.n	9906 <long_division+0x24>
		}
	}

	return q;
    99b4:	6a3b      	ldr	r3, [r7, #32]
    99b6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    99b8:	0018      	movs	r0, r3
    99ba:	0021      	movs	r1, r4
    99bc:	46bd      	mov	sp, r7
    99be:	b00d      	add	sp, #52	; 0x34
    99c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

000099c2 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    99c2:	b580      	push	{r7, lr}
    99c4:	b086      	sub	sp, #24
    99c6:	af00      	add	r7, sp, #0
    99c8:	60f8      	str	r0, [r7, #12]
    99ca:	60b9      	str	r1, [r7, #8]
    99cc:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    99ce:	2316      	movs	r3, #22
    99d0:	18fb      	adds	r3, r7, r3
    99d2:	2200      	movs	r2, #0
    99d4:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    99d6:	68bb      	ldr	r3, [r7, #8]
    99d8:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    99da:	68bb      	ldr	r3, [r7, #8]
    99dc:	085a      	lsrs	r2, r3, #1
    99de:	68fb      	ldr	r3, [r7, #12]
    99e0:	429a      	cmp	r2, r3
    99e2:	d201      	bcs.n	99e8 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    99e4:	2340      	movs	r3, #64	; 0x40
    99e6:	e026      	b.n	9a36 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    99e8:	68bb      	ldr	r3, [r7, #8]
    99ea:	085b      	lsrs	r3, r3, #1
    99ec:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    99ee:	e00a      	b.n	9a06 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    99f0:	693a      	ldr	r2, [r7, #16]
    99f2:	68fb      	ldr	r3, [r7, #12]
    99f4:	1ad3      	subs	r3, r2, r3
    99f6:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    99f8:	2316      	movs	r3, #22
    99fa:	18fb      	adds	r3, r7, r3
    99fc:	881a      	ldrh	r2, [r3, #0]
    99fe:	2316      	movs	r3, #22
    9a00:	18fb      	adds	r3, r7, r3
    9a02:	3201      	adds	r2, #1
    9a04:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    9a06:	693a      	ldr	r2, [r7, #16]
    9a08:	68fb      	ldr	r3, [r7, #12]
    9a0a:	429a      	cmp	r2, r3
    9a0c:	d2f0      	bcs.n	99f0 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    9a0e:	2316      	movs	r3, #22
    9a10:	18fb      	adds	r3, r7, r3
    9a12:	2216      	movs	r2, #22
    9a14:	18ba      	adds	r2, r7, r2
    9a16:	8812      	ldrh	r2, [r2, #0]
    9a18:	3a01      	subs	r2, #1
    9a1a:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    9a1c:	2316      	movs	r3, #22
    9a1e:	18fb      	adds	r3, r7, r3
    9a20:	881b      	ldrh	r3, [r3, #0]
    9a22:	2bff      	cmp	r3, #255	; 0xff
    9a24:	d901      	bls.n	9a2a <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9a26:	2340      	movs	r3, #64	; 0x40
    9a28:	e005      	b.n	9a36 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    9a2a:	687b      	ldr	r3, [r7, #4]
    9a2c:	2216      	movs	r2, #22
    9a2e:	18ba      	adds	r2, r7, r2
    9a30:	8812      	ldrh	r2, [r2, #0]
    9a32:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    9a34:	2300      	movs	r3, #0
	}
}
    9a36:	0018      	movs	r0, r3
    9a38:	46bd      	mov	sp, r7
    9a3a:	b006      	add	sp, #24
    9a3c:	bd80      	pop	{r7, pc}
	...

00009a40 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    9a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a42:	b0a1      	sub	sp, #132	; 0x84
    9a44:	af00      	add	r7, sp, #0
    9a46:	64f8      	str	r0, [r7, #76]	; 0x4c
    9a48:	64b9      	str	r1, [r7, #72]	; 0x48
    9a4a:	647a      	str	r2, [r7, #68]	; 0x44
    9a4c:	2243      	movs	r2, #67	; 0x43
    9a4e:	18ba      	adds	r2, r7, r2
    9a50:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    9a52:	2300      	movs	r3, #0
    9a54:	2400      	movs	r4, #0
    9a56:	673b      	str	r3, [r7, #112]	; 0x70
    9a58:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
    9a5a:	2300      	movs	r3, #0
    9a5c:	2400      	movs	r4, #0
    9a5e:	66bb      	str	r3, [r7, #104]	; 0x68
    9a60:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
    9a62:	2300      	movs	r3, #0
    9a64:	2400      	movs	r4, #0
    9a66:	67bb      	str	r3, [r7, #120]	; 0x78
    9a68:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    9a6a:	2300      	movs	r3, #0
    9a6c:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    9a6e:	2358      	movs	r3, #88	; 0x58
    9a70:	2240      	movs	r2, #64	; 0x40
    9a72:	4694      	mov	ip, r2
    9a74:	44bc      	add	ip, r7
    9a76:	4463      	add	r3, ip
    9a78:	781a      	ldrb	r2, [r3, #0]
    9a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9a7c:	435a      	muls	r2, r3
    9a7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9a80:	429a      	cmp	r2, r3
    9a82:	d901      	bls.n	9a88 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9a84:	2340      	movs	r3, #64	; 0x40
    9a86:	e0b3      	b.n	9bf0 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    9a88:	2343      	movs	r3, #67	; 0x43
    9a8a:	18fb      	adds	r3, r7, r3
    9a8c:	781b      	ldrb	r3, [r3, #0]
    9a8e:	2b00      	cmp	r3, #0
    9a90:	d13d      	bne.n	9b0e <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    9a92:	2358      	movs	r3, #88	; 0x58
    9a94:	2240      	movs	r2, #64	; 0x40
    9a96:	4694      	mov	ip, r2
    9a98:	44bc      	add	ip, r7
    9a9a:	4463      	add	r3, ip
    9a9c:	781b      	ldrb	r3, [r3, #0]
    9a9e:	b2db      	uxtb	r3, r3
    9aa0:	613b      	str	r3, [r7, #16]
    9aa2:	2300      	movs	r3, #0
    9aa4:	617b      	str	r3, [r7, #20]
    9aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9aa8:	60bb      	str	r3, [r7, #8]
    9aaa:	2300      	movs	r3, #0
    9aac:	60fb      	str	r3, [r7, #12]
    9aae:	4c52      	ldr	r4, [pc, #328]	; (9bf8 <_sercom_get_async_baud_val+0x1b8>)
    9ab0:	68ba      	ldr	r2, [r7, #8]
    9ab2:	68fb      	ldr	r3, [r7, #12]
    9ab4:	6938      	ldr	r0, [r7, #16]
    9ab6:	6979      	ldr	r1, [r7, #20]
    9ab8:	47a0      	blx	r4
    9aba:	0003      	movs	r3, r0
    9abc:	000c      	movs	r4, r1
    9abe:	001b      	movs	r3, r3
    9ac0:	65fb      	str	r3, [r7, #92]	; 0x5c
    9ac2:	2300      	movs	r3, #0
    9ac4:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
    9ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9ac8:	603b      	str	r3, [r7, #0]
    9aca:	2300      	movs	r3, #0
    9acc:	607b      	str	r3, [r7, #4]
    9ace:	6db8      	ldr	r0, [r7, #88]	; 0x58
    9ad0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    9ad2:	683a      	ldr	r2, [r7, #0]
    9ad4:	687b      	ldr	r3, [r7, #4]
    9ad6:	4c49      	ldr	r4, [pc, #292]	; (9bfc <_sercom_get_async_baud_val+0x1bc>)
    9ad8:	47a0      	blx	r4
    9ada:	0003      	movs	r3, r0
    9adc:	000c      	movs	r4, r1
    9ade:	673b      	str	r3, [r7, #112]	; 0x70
    9ae0:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
    9ae2:	2100      	movs	r1, #0
    9ae4:	2201      	movs	r2, #1
    9ae6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    9ae8:	6f7c      	ldr	r4, [r7, #116]	; 0x74
    9aea:	1ac9      	subs	r1, r1, r3
    9aec:	41a2      	sbcs	r2, r4
    9aee:	000b      	movs	r3, r1
    9af0:	0014      	movs	r4, r2
    9af2:	66bb      	str	r3, [r7, #104]	; 0x68
    9af4:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
    9af6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    9af8:	0c1b      	lsrs	r3, r3, #16
    9afa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    9afc:	0416      	lsls	r6, r2, #16
    9afe:	431e      	orrs	r6, r3
    9b00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    9b02:	041d      	lsls	r5, r3, #16
    9b04:	0033      	movs	r3, r6
    9b06:	67bb      	str	r3, [r7, #120]	; 0x78
    9b08:	2300      	movs	r3, #0
    9b0a:	67fb      	str	r3, [r7, #124]	; 0x7c
    9b0c:	e06a      	b.n	9be4 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    9b0e:	2343      	movs	r3, #67	; 0x43
    9b10:	18fb      	adds	r3, r7, r3
    9b12:	781b      	ldrb	r3, [r3, #0]
    9b14:	2b01      	cmp	r3, #1
    9b16:	d165      	bne.n	9be4 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
    9b18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9b1a:	633b      	str	r3, [r7, #48]	; 0x30
    9b1c:	2300      	movs	r3, #0
    9b1e:	637b      	str	r3, [r7, #52]	; 0x34
    9b20:	2358      	movs	r3, #88	; 0x58
    9b22:	2240      	movs	r2, #64	; 0x40
    9b24:	4694      	mov	ip, r2
    9b26:	44bc      	add	ip, r7
    9b28:	4463      	add	r3, ip
    9b2a:	781b      	ldrb	r3, [r3, #0]
    9b2c:	b2db      	uxtb	r3, r3
    9b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    9b30:	2300      	movs	r3, #0
    9b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    9b34:	4c30      	ldr	r4, [pc, #192]	; (9bf8 <_sercom_get_async_baud_val+0x1b8>)
    9b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
    9b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9b3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
    9b3c:	6b79      	ldr	r1, [r7, #52]	; 0x34
    9b3e:	47a0      	blx	r4
    9b40:	0003      	movs	r3, r0
    9b42:	000c      	movs	r4, r1
    9b44:	65bb      	str	r3, [r7, #88]	; 0x58
    9b46:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
    9b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9b4a:	623b      	str	r3, [r7, #32]
    9b4c:	2300      	movs	r3, #0
    9b4e:	627b      	str	r3, [r7, #36]	; 0x24
    9b50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    9b52:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    9b54:	001a      	movs	r2, r3
    9b56:	0023      	movs	r3, r4
    9b58:	6a38      	ldr	r0, [r7, #32]
    9b5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
    9b5c:	4c27      	ldr	r4, [pc, #156]	; (9bfc <_sercom_get_async_baud_val+0x1bc>)
    9b5e:	47a0      	blx	r4
    9b60:	0003      	movs	r3, r0
    9b62:	000c      	movs	r4, r1
    9b64:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
    9b66:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    9b68:	2380      	movs	r3, #128	; 0x80
    9b6a:	019b      	lsls	r3, r3, #6
    9b6c:	429a      	cmp	r2, r3
    9b6e:	d901      	bls.n	9b74 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9b70:	2340      	movs	r3, #64	; 0x40
    9b72:	e03d      	b.n	9bf0 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    9b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    9b76:	61bb      	str	r3, [r7, #24]
    9b78:	2300      	movs	r3, #0
    9b7a:	61fb      	str	r3, [r7, #28]
    9b7c:	69b9      	ldr	r1, [r7, #24]
    9b7e:	69fa      	ldr	r2, [r7, #28]
    9b80:	000b      	movs	r3, r1
    9b82:	0f5b      	lsrs	r3, r3, #29
    9b84:	0010      	movs	r0, r2
    9b86:	00c0      	lsls	r0, r0, #3
    9b88:	63f8      	str	r0, [r7, #60]	; 0x3c
    9b8a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    9b8c:	4318      	orrs	r0, r3
    9b8e:	63f8      	str	r0, [r7, #60]	; 0x3c
    9b90:	000b      	movs	r3, r1
    9b92:	00db      	lsls	r3, r3, #3
    9b94:	63bb      	str	r3, [r7, #56]	; 0x38
    9b96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    9b98:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    9b9a:	001a      	movs	r2, r3
    9b9c:	0023      	movs	r3, r4
    9b9e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    9ba0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    9ba2:	4c16      	ldr	r4, [pc, #88]	; (9bfc <_sercom_get_async_baud_val+0x1bc>)
    9ba4:	47a0      	blx	r4
    9ba6:	0003      	movs	r3, r0
    9ba8:	000c      	movs	r4, r1
    9baa:	65bb      	str	r3, [r7, #88]	; 0x58
    9bac:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    9bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    9bb0:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    9bb2:	b2d9      	uxtb	r1, r3
    9bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    9bb6:	b2db      	uxtb	r3, r3
    9bb8:	00db      	lsls	r3, r3, #3
    9bba:	b2da      	uxtb	r2, r3
    9bbc:	2317      	movs	r3, #23
    9bbe:	2040      	movs	r0, #64	; 0x40
    9bc0:	4684      	mov	ip, r0
    9bc2:	44bc      	add	ip, r7
    9bc4:	4463      	add	r3, ip
    9bc6:	1a8a      	subs	r2, r1, r2
    9bc8:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    9bca:	2317      	movs	r3, #23
    9bcc:	2240      	movs	r2, #64	; 0x40
    9bce:	4694      	mov	ip, r2
    9bd0:	44bc      	add	ip, r7
    9bd2:	4463      	add	r3, ip
    9bd4:	781b      	ldrb	r3, [r3, #0]
    9bd6:	035b      	lsls	r3, r3, #13
    9bd8:	001a      	movs	r2, r3
    9bda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    9bdc:	4313      	orrs	r3, r2
    9bde:	67bb      	str	r3, [r7, #120]	; 0x78
    9be0:	2300      	movs	r3, #0
    9be2:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    9be4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9be6:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    9be8:	b29a      	uxth	r2, r3
    9bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    9bec:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    9bee:	2300      	movs	r3, #0
}
    9bf0:	0018      	movs	r0, r3
    9bf2:	46bd      	mov	sp, r7
    9bf4:	b021      	add	sp, #132	; 0x84
    9bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9bf8:	0000c10d 	.word	0x0000c10d
    9bfc:	000098e3 	.word	0x000098e3

00009c00 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    9c00:	b580      	push	{r7, lr}
    9c02:	b084      	sub	sp, #16
    9c04:	af00      	add	r7, sp, #0
    9c06:	0002      	movs	r2, r0
    9c08:	1dfb      	adds	r3, r7, #7
    9c0a:	701a      	strb	r2, [r3, #0]
    9c0c:	1dbb      	adds	r3, r7, #6
    9c0e:	1c0a      	adds	r2, r1, #0
    9c10:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    9c12:	4b1a      	ldr	r3, [pc, #104]	; (9c7c <sercom_set_gclk_generator+0x7c>)
    9c14:	781b      	ldrb	r3, [r3, #0]
    9c16:	2201      	movs	r2, #1
    9c18:	4053      	eors	r3, r2
    9c1a:	b2db      	uxtb	r3, r3
    9c1c:	2b00      	cmp	r3, #0
    9c1e:	d103      	bne.n	9c28 <sercom_set_gclk_generator+0x28>
    9c20:	1dbb      	adds	r3, r7, #6
    9c22:	781b      	ldrb	r3, [r3, #0]
    9c24:	2b00      	cmp	r3, #0
    9c26:	d01b      	beq.n	9c60 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    9c28:	230c      	movs	r3, #12
    9c2a:	18fb      	adds	r3, r7, r3
    9c2c:	0018      	movs	r0, r3
    9c2e:	4b14      	ldr	r3, [pc, #80]	; (9c80 <sercom_set_gclk_generator+0x80>)
    9c30:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    9c32:	230c      	movs	r3, #12
    9c34:	18fb      	adds	r3, r7, r3
    9c36:	1dfa      	adds	r2, r7, #7
    9c38:	7812      	ldrb	r2, [r2, #0]
    9c3a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    9c3c:	230c      	movs	r3, #12
    9c3e:	18fb      	adds	r3, r7, r3
    9c40:	0019      	movs	r1, r3
    9c42:	2013      	movs	r0, #19
    9c44:	4b0f      	ldr	r3, [pc, #60]	; (9c84 <sercom_set_gclk_generator+0x84>)
    9c46:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    9c48:	2013      	movs	r0, #19
    9c4a:	4b0f      	ldr	r3, [pc, #60]	; (9c88 <sercom_set_gclk_generator+0x88>)
    9c4c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    9c4e:	4b0b      	ldr	r3, [pc, #44]	; (9c7c <sercom_set_gclk_generator+0x7c>)
    9c50:	1dfa      	adds	r2, r7, #7
    9c52:	7812      	ldrb	r2, [r2, #0]
    9c54:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    9c56:	4b09      	ldr	r3, [pc, #36]	; (9c7c <sercom_set_gclk_generator+0x7c>)
    9c58:	2201      	movs	r2, #1
    9c5a:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    9c5c:	2300      	movs	r3, #0
    9c5e:	e008      	b.n	9c72 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    9c60:	4b06      	ldr	r3, [pc, #24]	; (9c7c <sercom_set_gclk_generator+0x7c>)
    9c62:	785b      	ldrb	r3, [r3, #1]
    9c64:	1dfa      	adds	r2, r7, #7
    9c66:	7812      	ldrb	r2, [r2, #0]
    9c68:	429a      	cmp	r2, r3
    9c6a:	d101      	bne.n	9c70 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    9c6c:	2300      	movs	r3, #0
    9c6e:	e000      	b.n	9c72 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    9c70:	231d      	movs	r3, #29
}
    9c72:	0018      	movs	r0, r3
    9c74:	46bd      	mov	sp, r7
    9c76:	b004      	add	sp, #16
    9c78:	bd80      	pop	{r7, pc}
    9c7a:	46c0      	nop			; (mov r8, r8)
    9c7c:	20003828 	.word	0x20003828
    9c80:	000098cd 	.word	0x000098cd
    9c84:	0000b725 	.word	0x0000b725
    9c88:	0000b769 	.word	0x0000b769

00009c8c <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    9c8c:	b580      	push	{r7, lr}
    9c8e:	b082      	sub	sp, #8
    9c90:	af00      	add	r7, sp, #0
    9c92:	6078      	str	r0, [r7, #4]
    9c94:	000a      	movs	r2, r1
    9c96:	1cfb      	adds	r3, r7, #3
    9c98:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    9c9a:	687b      	ldr	r3, [r7, #4]
    9c9c:	4a4d      	ldr	r2, [pc, #308]	; (9dd4 <_sercom_get_default_pad+0x148>)
    9c9e:	4293      	cmp	r3, r2
    9ca0:	d03f      	beq.n	9d22 <_sercom_get_default_pad+0x96>
    9ca2:	4a4c      	ldr	r2, [pc, #304]	; (9dd4 <_sercom_get_default_pad+0x148>)
    9ca4:	4293      	cmp	r3, r2
    9ca6:	d806      	bhi.n	9cb6 <_sercom_get_default_pad+0x2a>
    9ca8:	4a4b      	ldr	r2, [pc, #300]	; (9dd8 <_sercom_get_default_pad+0x14c>)
    9caa:	4293      	cmp	r3, r2
    9cac:	d00f      	beq.n	9cce <_sercom_get_default_pad+0x42>
    9cae:	4a4b      	ldr	r2, [pc, #300]	; (9ddc <_sercom_get_default_pad+0x150>)
    9cb0:	4293      	cmp	r3, r2
    9cb2:	d021      	beq.n	9cf8 <_sercom_get_default_pad+0x6c>
    9cb4:	e089      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9cb6:	4a4a      	ldr	r2, [pc, #296]	; (9de0 <_sercom_get_default_pad+0x154>)
    9cb8:	4293      	cmp	r3, r2
    9cba:	d100      	bne.n	9cbe <_sercom_get_default_pad+0x32>
    9cbc:	e05b      	b.n	9d76 <_sercom_get_default_pad+0xea>
    9cbe:	4a49      	ldr	r2, [pc, #292]	; (9de4 <_sercom_get_default_pad+0x158>)
    9cc0:	4293      	cmp	r3, r2
    9cc2:	d100      	bne.n	9cc6 <_sercom_get_default_pad+0x3a>
    9cc4:	e06c      	b.n	9da0 <_sercom_get_default_pad+0x114>
    9cc6:	4a48      	ldr	r2, [pc, #288]	; (9de8 <_sercom_get_default_pad+0x15c>)
    9cc8:	4293      	cmp	r3, r2
    9cca:	d03f      	beq.n	9d4c <_sercom_get_default_pad+0xc0>
    9ccc:	e07d      	b.n	9dca <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    9cce:	1cfb      	adds	r3, r7, #3
    9cd0:	781b      	ldrb	r3, [r3, #0]
    9cd2:	2b01      	cmp	r3, #1
    9cd4:	d00a      	beq.n	9cec <_sercom_get_default_pad+0x60>
    9cd6:	dc02      	bgt.n	9cde <_sercom_get_default_pad+0x52>
    9cd8:	2b00      	cmp	r3, #0
    9cda:	d005      	beq.n	9ce8 <_sercom_get_default_pad+0x5c>
    9cdc:	e075      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9cde:	2b02      	cmp	r3, #2
    9ce0:	d006      	beq.n	9cf0 <_sercom_get_default_pad+0x64>
    9ce2:	2b03      	cmp	r3, #3
    9ce4:	d006      	beq.n	9cf4 <_sercom_get_default_pad+0x68>
    9ce6:	e070      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9ce8:	4b40      	ldr	r3, [pc, #256]	; (9dec <_sercom_get_default_pad+0x160>)
    9cea:	e06f      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9cec:	4b40      	ldr	r3, [pc, #256]	; (9df0 <_sercom_get_default_pad+0x164>)
    9cee:	e06d      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9cf0:	4b40      	ldr	r3, [pc, #256]	; (9df4 <_sercom_get_default_pad+0x168>)
    9cf2:	e06b      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9cf4:	4b40      	ldr	r3, [pc, #256]	; (9df8 <_sercom_get_default_pad+0x16c>)
    9cf6:	e069      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9cf8:	1cfb      	adds	r3, r7, #3
    9cfa:	781b      	ldrb	r3, [r3, #0]
    9cfc:	2b01      	cmp	r3, #1
    9cfe:	d00a      	beq.n	9d16 <_sercom_get_default_pad+0x8a>
    9d00:	dc02      	bgt.n	9d08 <_sercom_get_default_pad+0x7c>
    9d02:	2b00      	cmp	r3, #0
    9d04:	d005      	beq.n	9d12 <_sercom_get_default_pad+0x86>
    9d06:	e060      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d08:	2b02      	cmp	r3, #2
    9d0a:	d006      	beq.n	9d1a <_sercom_get_default_pad+0x8e>
    9d0c:	2b03      	cmp	r3, #3
    9d0e:	d006      	beq.n	9d1e <_sercom_get_default_pad+0x92>
    9d10:	e05b      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d12:	2303      	movs	r3, #3
    9d14:	e05a      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d16:	4b39      	ldr	r3, [pc, #228]	; (9dfc <_sercom_get_default_pad+0x170>)
    9d18:	e058      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d1a:	4b39      	ldr	r3, [pc, #228]	; (9e00 <_sercom_get_default_pad+0x174>)
    9d1c:	e056      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d1e:	4b39      	ldr	r3, [pc, #228]	; (9e04 <_sercom_get_default_pad+0x178>)
    9d20:	e054      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d22:	1cfb      	adds	r3, r7, #3
    9d24:	781b      	ldrb	r3, [r3, #0]
    9d26:	2b01      	cmp	r3, #1
    9d28:	d00a      	beq.n	9d40 <_sercom_get_default_pad+0xb4>
    9d2a:	dc02      	bgt.n	9d32 <_sercom_get_default_pad+0xa6>
    9d2c:	2b00      	cmp	r3, #0
    9d2e:	d005      	beq.n	9d3c <_sercom_get_default_pad+0xb0>
    9d30:	e04b      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d32:	2b02      	cmp	r3, #2
    9d34:	d006      	beq.n	9d44 <_sercom_get_default_pad+0xb8>
    9d36:	2b03      	cmp	r3, #3
    9d38:	d006      	beq.n	9d48 <_sercom_get_default_pad+0xbc>
    9d3a:	e046      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d3c:	4b32      	ldr	r3, [pc, #200]	; (9e08 <_sercom_get_default_pad+0x17c>)
    9d3e:	e045      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d40:	4b32      	ldr	r3, [pc, #200]	; (9e0c <_sercom_get_default_pad+0x180>)
    9d42:	e043      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d44:	4b32      	ldr	r3, [pc, #200]	; (9e10 <_sercom_get_default_pad+0x184>)
    9d46:	e041      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d48:	4b32      	ldr	r3, [pc, #200]	; (9e14 <_sercom_get_default_pad+0x188>)
    9d4a:	e03f      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d4c:	1cfb      	adds	r3, r7, #3
    9d4e:	781b      	ldrb	r3, [r3, #0]
    9d50:	2b01      	cmp	r3, #1
    9d52:	d00a      	beq.n	9d6a <_sercom_get_default_pad+0xde>
    9d54:	dc02      	bgt.n	9d5c <_sercom_get_default_pad+0xd0>
    9d56:	2b00      	cmp	r3, #0
    9d58:	d005      	beq.n	9d66 <_sercom_get_default_pad+0xda>
    9d5a:	e036      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d5c:	2b02      	cmp	r3, #2
    9d5e:	d006      	beq.n	9d6e <_sercom_get_default_pad+0xe2>
    9d60:	2b03      	cmp	r3, #3
    9d62:	d006      	beq.n	9d72 <_sercom_get_default_pad+0xe6>
    9d64:	e031      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d66:	4b2c      	ldr	r3, [pc, #176]	; (9e18 <_sercom_get_default_pad+0x18c>)
    9d68:	e030      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d6a:	4b2c      	ldr	r3, [pc, #176]	; (9e1c <_sercom_get_default_pad+0x190>)
    9d6c:	e02e      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d6e:	4b2c      	ldr	r3, [pc, #176]	; (9e20 <_sercom_get_default_pad+0x194>)
    9d70:	e02c      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d72:	4b2c      	ldr	r3, [pc, #176]	; (9e24 <_sercom_get_default_pad+0x198>)
    9d74:	e02a      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d76:	1cfb      	adds	r3, r7, #3
    9d78:	781b      	ldrb	r3, [r3, #0]
    9d7a:	2b01      	cmp	r3, #1
    9d7c:	d00a      	beq.n	9d94 <_sercom_get_default_pad+0x108>
    9d7e:	dc02      	bgt.n	9d86 <_sercom_get_default_pad+0xfa>
    9d80:	2b00      	cmp	r3, #0
    9d82:	d005      	beq.n	9d90 <_sercom_get_default_pad+0x104>
    9d84:	e021      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d86:	2b02      	cmp	r3, #2
    9d88:	d006      	beq.n	9d98 <_sercom_get_default_pad+0x10c>
    9d8a:	2b03      	cmp	r3, #3
    9d8c:	d006      	beq.n	9d9c <_sercom_get_default_pad+0x110>
    9d8e:	e01c      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9d90:	4b25      	ldr	r3, [pc, #148]	; (9e28 <_sercom_get_default_pad+0x19c>)
    9d92:	e01b      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d94:	4b25      	ldr	r3, [pc, #148]	; (9e2c <_sercom_get_default_pad+0x1a0>)
    9d96:	e019      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d98:	4b25      	ldr	r3, [pc, #148]	; (9e30 <_sercom_get_default_pad+0x1a4>)
    9d9a:	e017      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9d9c:	4b25      	ldr	r3, [pc, #148]	; (9e34 <_sercom_get_default_pad+0x1a8>)
    9d9e:	e015      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9da0:	1cfb      	adds	r3, r7, #3
    9da2:	781b      	ldrb	r3, [r3, #0]
    9da4:	2b01      	cmp	r3, #1
    9da6:	d00a      	beq.n	9dbe <_sercom_get_default_pad+0x132>
    9da8:	dc02      	bgt.n	9db0 <_sercom_get_default_pad+0x124>
    9daa:	2b00      	cmp	r3, #0
    9dac:	d005      	beq.n	9dba <_sercom_get_default_pad+0x12e>
    9dae:	e00c      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9db0:	2b02      	cmp	r3, #2
    9db2:	d006      	beq.n	9dc2 <_sercom_get_default_pad+0x136>
    9db4:	2b03      	cmp	r3, #3
    9db6:	d006      	beq.n	9dc6 <_sercom_get_default_pad+0x13a>
    9db8:	e007      	b.n	9dca <_sercom_get_default_pad+0x13e>
    9dba:	4b1f      	ldr	r3, [pc, #124]	; (9e38 <_sercom_get_default_pad+0x1ac>)
    9dbc:	e006      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9dbe:	4b1f      	ldr	r3, [pc, #124]	; (9e3c <_sercom_get_default_pad+0x1b0>)
    9dc0:	e004      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9dc2:	4b1f      	ldr	r3, [pc, #124]	; (9e40 <_sercom_get_default_pad+0x1b4>)
    9dc4:	e002      	b.n	9dcc <_sercom_get_default_pad+0x140>
    9dc6:	4b1f      	ldr	r3, [pc, #124]	; (9e44 <_sercom_get_default_pad+0x1b8>)
    9dc8:	e000      	b.n	9dcc <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    9dca:	2300      	movs	r3, #0
}
    9dcc:	0018      	movs	r0, r3
    9dce:	46bd      	mov	sp, r7
    9dd0:	b002      	add	sp, #8
    9dd2:	bd80      	pop	{r7, pc}
    9dd4:	42001000 	.word	0x42001000
    9dd8:	42000800 	.word	0x42000800
    9ddc:	42000c00 	.word	0x42000c00
    9de0:	42001800 	.word	0x42001800
    9de4:	42001c00 	.word	0x42001c00
    9de8:	42001400 	.word	0x42001400
    9dec:	00040003 	.word	0x00040003
    9df0:	00050003 	.word	0x00050003
    9df4:	00060003 	.word	0x00060003
    9df8:	00070003 	.word	0x00070003
    9dfc:	00010003 	.word	0x00010003
    9e00:	001e0003 	.word	0x001e0003
    9e04:	001f0003 	.word	0x001f0003
    9e08:	00080003 	.word	0x00080003
    9e0c:	00090003 	.word	0x00090003
    9e10:	000a0003 	.word	0x000a0003
    9e14:	000b0003 	.word	0x000b0003
    9e18:	00100003 	.word	0x00100003
    9e1c:	00110003 	.word	0x00110003
    9e20:	00120003 	.word	0x00120003
    9e24:	00130003 	.word	0x00130003
    9e28:	000c0003 	.word	0x000c0003
    9e2c:	000d0003 	.word	0x000d0003
    9e30:	000e0003 	.word	0x000e0003
    9e34:	000f0003 	.word	0x000f0003
    9e38:	00160003 	.word	0x00160003
    9e3c:	00170003 	.word	0x00170003
    9e40:	00180003 	.word	0x00180003
    9e44:	00190003 	.word	0x00190003

00009e48 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    9e48:	b590      	push	{r4, r7, lr}
    9e4a:	b08b      	sub	sp, #44	; 0x2c
    9e4c:	af00      	add	r7, sp, #0
    9e4e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    9e50:	230c      	movs	r3, #12
    9e52:	18fb      	adds	r3, r7, r3
    9e54:	4a0f      	ldr	r2, [pc, #60]	; (9e94 <_sercom_get_sercom_inst_index+0x4c>)
    9e56:	ca13      	ldmia	r2!, {r0, r1, r4}
    9e58:	c313      	stmia	r3!, {r0, r1, r4}
    9e5a:	ca13      	ldmia	r2!, {r0, r1, r4}
    9e5c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9e5e:	2300      	movs	r3, #0
    9e60:	627b      	str	r3, [r7, #36]	; 0x24
    9e62:	e00e      	b.n	9e82 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    9e64:	230c      	movs	r3, #12
    9e66:	18fb      	adds	r3, r7, r3
    9e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    9e6a:	0092      	lsls	r2, r2, #2
    9e6c:	58d3      	ldr	r3, [r2, r3]
    9e6e:	001a      	movs	r2, r3
    9e70:	687b      	ldr	r3, [r7, #4]
    9e72:	429a      	cmp	r2, r3
    9e74:	d102      	bne.n	9e7c <_sercom_get_sercom_inst_index+0x34>
			return i;
    9e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9e78:	b2db      	uxtb	r3, r3
    9e7a:	e006      	b.n	9e8a <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9e7e:	3301      	adds	r3, #1
    9e80:	627b      	str	r3, [r7, #36]	; 0x24
    9e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9e84:	2b05      	cmp	r3, #5
    9e86:	d9ed      	bls.n	9e64 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    9e88:	2300      	movs	r3, #0
}
    9e8a:	0018      	movs	r0, r3
    9e8c:	46bd      	mov	sp, r7
    9e8e:	b00b      	add	sp, #44	; 0x2c
    9e90:	bd90      	pop	{r4, r7, pc}
    9e92:	46c0      	nop			; (mov r8, r8)
    9e94:	00010030 	.word	0x00010030

00009e98 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    9e98:	b580      	push	{r7, lr}
    9e9a:	b082      	sub	sp, #8
    9e9c:	af00      	add	r7, sp, #0
    9e9e:	0002      	movs	r2, r0
    9ea0:	1dfb      	adds	r3, r7, #7
    9ea2:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    9ea4:	46c0      	nop			; (mov r8, r8)
    9ea6:	46bd      	mov	sp, r7
    9ea8:	b002      	add	sp, #8
    9eaa:	bd80      	pop	{r7, pc}

00009eac <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    9eac:	b580      	push	{r7, lr}
    9eae:	b084      	sub	sp, #16
    9eb0:	af00      	add	r7, sp, #0
    9eb2:	0002      	movs	r2, r0
    9eb4:	6039      	str	r1, [r7, #0]
    9eb6:	1dfb      	adds	r3, r7, #7
    9eb8:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    9eba:	4b13      	ldr	r3, [pc, #76]	; (9f08 <_sercom_set_handler+0x5c>)
    9ebc:	781b      	ldrb	r3, [r3, #0]
    9ebe:	2201      	movs	r2, #1
    9ec0:	4053      	eors	r3, r2
    9ec2:	b2db      	uxtb	r3, r3
    9ec4:	2b00      	cmp	r3, #0
    9ec6:	d015      	beq.n	9ef4 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9ec8:	2300      	movs	r3, #0
    9eca:	60fb      	str	r3, [r7, #12]
    9ecc:	e00c      	b.n	9ee8 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    9ece:	4b0f      	ldr	r3, [pc, #60]	; (9f0c <_sercom_set_handler+0x60>)
    9ed0:	68fa      	ldr	r2, [r7, #12]
    9ed2:	0092      	lsls	r2, r2, #2
    9ed4:	490e      	ldr	r1, [pc, #56]	; (9f10 <_sercom_set_handler+0x64>)
    9ed6:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    9ed8:	4b0e      	ldr	r3, [pc, #56]	; (9f14 <_sercom_set_handler+0x68>)
    9eda:	68fa      	ldr	r2, [r7, #12]
    9edc:	0092      	lsls	r2, r2, #2
    9ede:	2100      	movs	r1, #0
    9ee0:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9ee2:	68fb      	ldr	r3, [r7, #12]
    9ee4:	3301      	adds	r3, #1
    9ee6:	60fb      	str	r3, [r7, #12]
    9ee8:	68fb      	ldr	r3, [r7, #12]
    9eea:	2b05      	cmp	r3, #5
    9eec:	d9ef      	bls.n	9ece <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    9eee:	4b06      	ldr	r3, [pc, #24]	; (9f08 <_sercom_set_handler+0x5c>)
    9ef0:	2201      	movs	r2, #1
    9ef2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    9ef4:	1dfb      	adds	r3, r7, #7
    9ef6:	781a      	ldrb	r2, [r3, #0]
    9ef8:	4b04      	ldr	r3, [pc, #16]	; (9f0c <_sercom_set_handler+0x60>)
    9efa:	0092      	lsls	r2, r2, #2
    9efc:	6839      	ldr	r1, [r7, #0]
    9efe:	50d1      	str	r1, [r2, r3]
}
    9f00:	46c0      	nop			; (mov r8, r8)
    9f02:	46bd      	mov	sp, r7
    9f04:	b004      	add	sp, #16
    9f06:	bd80      	pop	{r7, pc}
    9f08:	2000382a 	.word	0x2000382a
    9f0c:	2000382c 	.word	0x2000382c
    9f10:	00009e99 	.word	0x00009e99
    9f14:	20004e6c 	.word	0x20004e6c

00009f18 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    9f18:	b590      	push	{r4, r7, lr}
    9f1a:	b085      	sub	sp, #20
    9f1c:	af00      	add	r7, sp, #0
    9f1e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    9f20:	2308      	movs	r3, #8
    9f22:	18fb      	adds	r3, r7, r3
    9f24:	4a0b      	ldr	r2, [pc, #44]	; (9f54 <_sercom_get_interrupt_vector+0x3c>)
    9f26:	6811      	ldr	r1, [r2, #0]
    9f28:	6019      	str	r1, [r3, #0]
    9f2a:	8892      	ldrh	r2, [r2, #4]
    9f2c:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    9f2e:	230f      	movs	r3, #15
    9f30:	18fc      	adds	r4, r7, r3
    9f32:	687b      	ldr	r3, [r7, #4]
    9f34:	0018      	movs	r0, r3
    9f36:	4b08      	ldr	r3, [pc, #32]	; (9f58 <_sercom_get_interrupt_vector+0x40>)
    9f38:	4798      	blx	r3
    9f3a:	0003      	movs	r3, r0
    9f3c:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    9f3e:	230f      	movs	r3, #15
    9f40:	18fb      	adds	r3, r7, r3
    9f42:	781b      	ldrb	r3, [r3, #0]
    9f44:	2208      	movs	r2, #8
    9f46:	18ba      	adds	r2, r7, r2
    9f48:	5cd3      	ldrb	r3, [r2, r3]
    9f4a:	b25b      	sxtb	r3, r3
}
    9f4c:	0018      	movs	r0, r3
    9f4e:	46bd      	mov	sp, r7
    9f50:	b005      	add	sp, #20
    9f52:	bd90      	pop	{r4, r7, pc}
    9f54:	00010048 	.word	0x00010048
    9f58:	00009e49 	.word	0x00009e49

00009f5c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    9f5c:	b580      	push	{r7, lr}
    9f5e:	af00      	add	r7, sp, #0
    9f60:	4b03      	ldr	r3, [pc, #12]	; (9f70 <SERCOM0_Handler+0x14>)
    9f62:	681b      	ldr	r3, [r3, #0]
    9f64:	2000      	movs	r0, #0
    9f66:	4798      	blx	r3
    9f68:	46c0      	nop			; (mov r8, r8)
    9f6a:	46bd      	mov	sp, r7
    9f6c:	bd80      	pop	{r7, pc}
    9f6e:	46c0      	nop			; (mov r8, r8)
    9f70:	2000382c 	.word	0x2000382c

00009f74 <SERCOM1_Handler>:
    9f74:	b580      	push	{r7, lr}
    9f76:	af00      	add	r7, sp, #0
    9f78:	4b03      	ldr	r3, [pc, #12]	; (9f88 <SERCOM1_Handler+0x14>)
    9f7a:	685b      	ldr	r3, [r3, #4]
    9f7c:	2001      	movs	r0, #1
    9f7e:	4798      	blx	r3
    9f80:	46c0      	nop			; (mov r8, r8)
    9f82:	46bd      	mov	sp, r7
    9f84:	bd80      	pop	{r7, pc}
    9f86:	46c0      	nop			; (mov r8, r8)
    9f88:	2000382c 	.word	0x2000382c

00009f8c <SERCOM2_Handler>:
    9f8c:	b580      	push	{r7, lr}
    9f8e:	af00      	add	r7, sp, #0
    9f90:	4b03      	ldr	r3, [pc, #12]	; (9fa0 <SERCOM2_Handler+0x14>)
    9f92:	689b      	ldr	r3, [r3, #8]
    9f94:	2002      	movs	r0, #2
    9f96:	4798      	blx	r3
    9f98:	46c0      	nop			; (mov r8, r8)
    9f9a:	46bd      	mov	sp, r7
    9f9c:	bd80      	pop	{r7, pc}
    9f9e:	46c0      	nop			; (mov r8, r8)
    9fa0:	2000382c 	.word	0x2000382c

00009fa4 <SERCOM3_Handler>:
    9fa4:	b580      	push	{r7, lr}
    9fa6:	af00      	add	r7, sp, #0
    9fa8:	4b03      	ldr	r3, [pc, #12]	; (9fb8 <SERCOM3_Handler+0x14>)
    9faa:	68db      	ldr	r3, [r3, #12]
    9fac:	2003      	movs	r0, #3
    9fae:	4798      	blx	r3
    9fb0:	46c0      	nop			; (mov r8, r8)
    9fb2:	46bd      	mov	sp, r7
    9fb4:	bd80      	pop	{r7, pc}
    9fb6:	46c0      	nop			; (mov r8, r8)
    9fb8:	2000382c 	.word	0x2000382c

00009fbc <SERCOM4_Handler>:
    9fbc:	b580      	push	{r7, lr}
    9fbe:	af00      	add	r7, sp, #0
    9fc0:	4b03      	ldr	r3, [pc, #12]	; (9fd0 <SERCOM4_Handler+0x14>)
    9fc2:	691b      	ldr	r3, [r3, #16]
    9fc4:	2004      	movs	r0, #4
    9fc6:	4798      	blx	r3
    9fc8:	46c0      	nop			; (mov r8, r8)
    9fca:	46bd      	mov	sp, r7
    9fcc:	bd80      	pop	{r7, pc}
    9fce:	46c0      	nop			; (mov r8, r8)
    9fd0:	2000382c 	.word	0x2000382c

00009fd4 <SERCOM5_Handler>:
    9fd4:	b580      	push	{r7, lr}
    9fd6:	af00      	add	r7, sp, #0
    9fd8:	4b03      	ldr	r3, [pc, #12]	; (9fe8 <SERCOM5_Handler+0x14>)
    9fda:	695b      	ldr	r3, [r3, #20]
    9fdc:	2005      	movs	r0, #5
    9fde:	4798      	blx	r3
    9fe0:	46c0      	nop			; (mov r8, r8)
    9fe2:	46bd      	mov	sp, r7
    9fe4:	bd80      	pop	{r7, pc}
    9fe6:	46c0      	nop			; (mov r8, r8)
    9fe8:	2000382c 	.word	0x2000382c

00009fec <system_gclk_chan_get_config_defaults>:
{
    9fec:	b580      	push	{r7, lr}
    9fee:	b082      	sub	sp, #8
    9ff0:	af00      	add	r7, sp, #0
    9ff2:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    9ff4:	687b      	ldr	r3, [r7, #4]
    9ff6:	2200      	movs	r2, #0
    9ff8:	701a      	strb	r2, [r3, #0]
}
    9ffa:	46c0      	nop			; (mov r8, r8)
    9ffc:	46bd      	mov	sp, r7
    9ffe:	b002      	add	sp, #8
    a000:	bd80      	pop	{r7, pc}
	...

0000a004 <system_apb_clock_set_mask>:
{
    a004:	b580      	push	{r7, lr}
    a006:	b082      	sub	sp, #8
    a008:	af00      	add	r7, sp, #0
    a00a:	0002      	movs	r2, r0
    a00c:	6039      	str	r1, [r7, #0]
    a00e:	1dfb      	adds	r3, r7, #7
    a010:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    a012:	1dfb      	adds	r3, r7, #7
    a014:	781b      	ldrb	r3, [r3, #0]
    a016:	2b01      	cmp	r3, #1
    a018:	d00a      	beq.n	a030 <system_apb_clock_set_mask+0x2c>
    a01a:	2b02      	cmp	r3, #2
    a01c:	d00f      	beq.n	a03e <system_apb_clock_set_mask+0x3a>
    a01e:	2b00      	cmp	r3, #0
    a020:	d114      	bne.n	a04c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    a022:	4b0e      	ldr	r3, [pc, #56]	; (a05c <system_apb_clock_set_mask+0x58>)
    a024:	4a0d      	ldr	r2, [pc, #52]	; (a05c <system_apb_clock_set_mask+0x58>)
    a026:	6991      	ldr	r1, [r2, #24]
    a028:	683a      	ldr	r2, [r7, #0]
    a02a:	430a      	orrs	r2, r1
    a02c:	619a      	str	r2, [r3, #24]
			break;
    a02e:	e00f      	b.n	a050 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    a030:	4b0a      	ldr	r3, [pc, #40]	; (a05c <system_apb_clock_set_mask+0x58>)
    a032:	4a0a      	ldr	r2, [pc, #40]	; (a05c <system_apb_clock_set_mask+0x58>)
    a034:	69d1      	ldr	r1, [r2, #28]
    a036:	683a      	ldr	r2, [r7, #0]
    a038:	430a      	orrs	r2, r1
    a03a:	61da      	str	r2, [r3, #28]
			break;
    a03c:	e008      	b.n	a050 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    a03e:	4b07      	ldr	r3, [pc, #28]	; (a05c <system_apb_clock_set_mask+0x58>)
    a040:	4a06      	ldr	r2, [pc, #24]	; (a05c <system_apb_clock_set_mask+0x58>)
    a042:	6a11      	ldr	r1, [r2, #32]
    a044:	683a      	ldr	r2, [r7, #0]
    a046:	430a      	orrs	r2, r1
    a048:	621a      	str	r2, [r3, #32]
			break;
    a04a:	e001      	b.n	a050 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    a04c:	2317      	movs	r3, #23
    a04e:	e000      	b.n	a052 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    a050:	2300      	movs	r3, #0
}
    a052:	0018      	movs	r0, r3
    a054:	46bd      	mov	sp, r7
    a056:	b002      	add	sp, #8
    a058:	bd80      	pop	{r7, pc}
    a05a:	46c0      	nop			; (mov r8, r8)
    a05c:	40000400 	.word	0x40000400

0000a060 <system_pinmux_get_config_defaults>:
{
    a060:	b580      	push	{r7, lr}
    a062:	b082      	sub	sp, #8
    a064:	af00      	add	r7, sp, #0
    a066:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    a068:	687b      	ldr	r3, [r7, #4]
    a06a:	2280      	movs	r2, #128	; 0x80
    a06c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a06e:	687b      	ldr	r3, [r7, #4]
    a070:	2200      	movs	r2, #0
    a072:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    a074:	687b      	ldr	r3, [r7, #4]
    a076:	2201      	movs	r2, #1
    a078:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    a07a:	687b      	ldr	r3, [r7, #4]
    a07c:	2200      	movs	r2, #0
    a07e:	70da      	strb	r2, [r3, #3]
}
    a080:	46c0      	nop			; (mov r8, r8)
    a082:	46bd      	mov	sp, r7
    a084:	b002      	add	sp, #8
    a086:	bd80      	pop	{r7, pc}

0000a088 <system_is_debugger_present>:
{
    a088:	b580      	push	{r7, lr}
    a08a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    a08c:	4b05      	ldr	r3, [pc, #20]	; (a0a4 <system_is_debugger_present+0x1c>)
    a08e:	789b      	ldrb	r3, [r3, #2]
    a090:	b2db      	uxtb	r3, r3
    a092:	001a      	movs	r2, r3
    a094:	2302      	movs	r3, #2
    a096:	4013      	ands	r3, r2
    a098:	1e5a      	subs	r2, r3, #1
    a09a:	4193      	sbcs	r3, r2
    a09c:	b2db      	uxtb	r3, r3
}
    a09e:	0018      	movs	r0, r3
    a0a0:	46bd      	mov	sp, r7
    a0a2:	bd80      	pop	{r7, pc}
    a0a4:	41002000 	.word	0x41002000

0000a0a8 <usart_is_syncing>:
{
    a0a8:	b580      	push	{r7, lr}
    a0aa:	b084      	sub	sp, #16
    a0ac:	af00      	add	r7, sp, #0
    a0ae:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    a0b0:	687b      	ldr	r3, [r7, #4]
    a0b2:	681b      	ldr	r3, [r3, #0]
    a0b4:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    a0b6:	68fb      	ldr	r3, [r7, #12]
    a0b8:	69db      	ldr	r3, [r3, #28]
    a0ba:	1e5a      	subs	r2, r3, #1
    a0bc:	4193      	sbcs	r3, r2
    a0be:	b2db      	uxtb	r3, r3
}
    a0c0:	0018      	movs	r0, r3
    a0c2:	46bd      	mov	sp, r7
    a0c4:	b004      	add	sp, #16
    a0c6:	bd80      	pop	{r7, pc}

0000a0c8 <_usart_wait_for_sync>:
{
    a0c8:	b580      	push	{r7, lr}
    a0ca:	b082      	sub	sp, #8
    a0cc:	af00      	add	r7, sp, #0
    a0ce:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    a0d0:	46c0      	nop			; (mov r8, r8)
    a0d2:	687b      	ldr	r3, [r7, #4]
    a0d4:	0018      	movs	r0, r3
    a0d6:	4b04      	ldr	r3, [pc, #16]	; (a0e8 <_usart_wait_for_sync+0x20>)
    a0d8:	4798      	blx	r3
    a0da:	1e03      	subs	r3, r0, #0
    a0dc:	d1f9      	bne.n	a0d2 <_usart_wait_for_sync+0xa>
}
    a0de:	46c0      	nop			; (mov r8, r8)
    a0e0:	46bd      	mov	sp, r7
    a0e2:	b002      	add	sp, #8
    a0e4:	bd80      	pop	{r7, pc}
    a0e6:	46c0      	nop			; (mov r8, r8)
    a0e8:	0000a0a9 	.word	0x0000a0a9

0000a0ec <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    a0ec:	b5b0      	push	{r4, r5, r7, lr}
    a0ee:	b08c      	sub	sp, #48	; 0x30
    a0f0:	af02      	add	r7, sp, #8
    a0f2:	6078      	str	r0, [r7, #4]
    a0f4:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    a0f6:	687b      	ldr	r3, [r7, #4]
    a0f8:	681b      	ldr	r3, [r3, #0]
    a0fa:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    a0fc:	687b      	ldr	r3, [r7, #4]
    a0fe:	681b      	ldr	r3, [r3, #0]
    a100:	0018      	movs	r0, r3
    a102:	4bab      	ldr	r3, [pc, #684]	; (a3b0 <_usart_set_config+0x2c4>)
    a104:	4798      	blx	r3
    a106:	0003      	movs	r3, r0
    a108:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    a10a:	697b      	ldr	r3, [r7, #20]
    a10c:	3314      	adds	r3, #20
    a10e:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    a110:	2300      	movs	r3, #0
    a112:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    a114:	2300      	movs	r3, #0
    a116:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    a118:	230a      	movs	r3, #10
    a11a:	18fb      	adds	r3, r7, r3
    a11c:	2200      	movs	r2, #0
    a11e:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    a120:	231f      	movs	r3, #31
    a122:	18fb      	adds	r3, r7, r3
    a124:	2200      	movs	r2, #0
    a126:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    a128:	231e      	movs	r3, #30
    a12a:	18fb      	adds	r3, r7, r3
    a12c:	2210      	movs	r2, #16
    a12e:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    a130:	683b      	ldr	r3, [r7, #0]
    a132:	8a1b      	ldrh	r3, [r3, #16]
    a134:	2280      	movs	r2, #128	; 0x80
    a136:	01d2      	lsls	r2, r2, #7
    a138:	4293      	cmp	r3, r2
    a13a:	d01c      	beq.n	a176 <_usart_set_config+0x8a>
    a13c:	2280      	movs	r2, #128	; 0x80
    a13e:	01d2      	lsls	r2, r2, #7
    a140:	4293      	cmp	r3, r2
    a142:	dc06      	bgt.n	a152 <_usart_set_config+0x66>
    a144:	2b00      	cmp	r3, #0
    a146:	d00d      	beq.n	a164 <_usart_set_config+0x78>
    a148:	2280      	movs	r2, #128	; 0x80
    a14a:	0192      	lsls	r2, r2, #6
    a14c:	4293      	cmp	r3, r2
    a14e:	d024      	beq.n	a19a <_usart_set_config+0xae>
    a150:	e035      	b.n	a1be <_usart_set_config+0xd2>
    a152:	22c0      	movs	r2, #192	; 0xc0
    a154:	01d2      	lsls	r2, r2, #7
    a156:	4293      	cmp	r3, r2
    a158:	d028      	beq.n	a1ac <_usart_set_config+0xc0>
    a15a:	2280      	movs	r2, #128	; 0x80
    a15c:	0212      	lsls	r2, r2, #8
    a15e:	4293      	cmp	r3, r2
    a160:	d012      	beq.n	a188 <_usart_set_config+0x9c>
    a162:	e02c      	b.n	a1be <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    a164:	231f      	movs	r3, #31
    a166:	18fb      	adds	r3, r7, r3
    a168:	2200      	movs	r2, #0
    a16a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    a16c:	231e      	movs	r3, #30
    a16e:	18fb      	adds	r3, r7, r3
    a170:	2210      	movs	r2, #16
    a172:	701a      	strb	r2, [r3, #0]
			break;
    a174:	e023      	b.n	a1be <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    a176:	231f      	movs	r3, #31
    a178:	18fb      	adds	r3, r7, r3
    a17a:	2200      	movs	r2, #0
    a17c:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    a17e:	231e      	movs	r3, #30
    a180:	18fb      	adds	r3, r7, r3
    a182:	2208      	movs	r2, #8
    a184:	701a      	strb	r2, [r3, #0]
			break;
    a186:	e01a      	b.n	a1be <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    a188:	231f      	movs	r3, #31
    a18a:	18fb      	adds	r3, r7, r3
    a18c:	2200      	movs	r2, #0
    a18e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    a190:	231e      	movs	r3, #30
    a192:	18fb      	adds	r3, r7, r3
    a194:	2203      	movs	r2, #3
    a196:	701a      	strb	r2, [r3, #0]
			break;
    a198:	e011      	b.n	a1be <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    a19a:	231f      	movs	r3, #31
    a19c:	18fb      	adds	r3, r7, r3
    a19e:	2201      	movs	r2, #1
    a1a0:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    a1a2:	231e      	movs	r3, #30
    a1a4:	18fb      	adds	r3, r7, r3
    a1a6:	2210      	movs	r2, #16
    a1a8:	701a      	strb	r2, [r3, #0]
			break;
    a1aa:	e008      	b.n	a1be <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    a1ac:	231f      	movs	r3, #31
    a1ae:	18fb      	adds	r3, r7, r3
    a1b0:	2201      	movs	r2, #1
    a1b2:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    a1b4:	231e      	movs	r3, #30
    a1b6:	18fb      	adds	r3, r7, r3
    a1b8:	2208      	movs	r2, #8
    a1ba:	701a      	strb	r2, [r3, #0]
			break;
    a1bc:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    a1be:	683b      	ldr	r3, [r7, #0]
    a1c0:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    a1c2:	683b      	ldr	r3, [r7, #0]
    a1c4:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    a1c6:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    a1c8:	683b      	ldr	r3, [r7, #0]
    a1ca:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    a1cc:	4313      	orrs	r3, r2
		config->sample_rate |
    a1ce:	683a      	ldr	r2, [r7, #0]
    a1d0:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    a1d2:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    a1d4:	683a      	ldr	r2, [r7, #0]
    a1d6:	7e12      	ldrb	r2, [r2, #24]
    a1d8:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    a1da:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    a1dc:	683a      	ldr	r2, [r7, #0]
    a1de:	2126      	movs	r1, #38	; 0x26
    a1e0:	5c52      	ldrb	r2, [r2, r1]
    a1e2:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    a1e4:	4313      	orrs	r3, r2
    a1e6:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    a1e8:	231d      	movs	r3, #29
    a1ea:	18fb      	adds	r3, r7, r3
    a1ec:	2200      	movs	r2, #0
    a1ee:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    a1f0:	683b      	ldr	r3, [r7, #0]
    a1f2:	685b      	ldr	r3, [r3, #4]
    a1f4:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    a1f6:	68fb      	ldr	r3, [r7, #12]
    a1f8:	2b00      	cmp	r3, #0
    a1fa:	d01e      	beq.n	a23a <_usart_set_config+0x14e>
    a1fc:	2280      	movs	r2, #128	; 0x80
    a1fe:	0552      	lsls	r2, r2, #21
    a200:	4293      	cmp	r3, r2
    a202:	d14f      	bne.n	a2a4 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    a204:	683b      	ldr	r3, [r7, #0]
    a206:	2227      	movs	r2, #39	; 0x27
    a208:	5c9b      	ldrb	r3, [r3, r2]
    a20a:	2201      	movs	r2, #1
    a20c:	4053      	eors	r3, r2
    a20e:	b2db      	uxtb	r3, r3
    a210:	2b00      	cmp	r3, #0
    a212:	d046      	beq.n	a2a2 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    a214:	683b      	ldr	r3, [r7, #0]
    a216:	6a1d      	ldr	r5, [r3, #32]
    a218:	693b      	ldr	r3, [r7, #16]
    a21a:	b2db      	uxtb	r3, r3
    a21c:	0018      	movs	r0, r3
    a21e:	4b65      	ldr	r3, [pc, #404]	; (a3b4 <_usart_set_config+0x2c8>)
    a220:	4798      	blx	r3
    a222:	0001      	movs	r1, r0
    a224:	231d      	movs	r3, #29
    a226:	18fc      	adds	r4, r7, r3
    a228:	230a      	movs	r3, #10
    a22a:	18fb      	adds	r3, r7, r3
    a22c:	001a      	movs	r2, r3
    a22e:	0028      	movs	r0, r5
    a230:	4b61      	ldr	r3, [pc, #388]	; (a3b8 <_usart_set_config+0x2cc>)
    a232:	4798      	blx	r3
    a234:	0003      	movs	r3, r0
    a236:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    a238:	e033      	b.n	a2a2 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    a23a:	683b      	ldr	r3, [r7, #0]
    a23c:	2227      	movs	r2, #39	; 0x27
    a23e:	5c9b      	ldrb	r3, [r3, r2]
    a240:	2b00      	cmp	r3, #0
    a242:	d014      	beq.n	a26e <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    a244:	683b      	ldr	r3, [r7, #0]
    a246:	6a18      	ldr	r0, [r3, #32]
    a248:	683b      	ldr	r3, [r7, #0]
    a24a:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    a24c:	231d      	movs	r3, #29
    a24e:	18fc      	adds	r4, r7, r3
    a250:	231f      	movs	r3, #31
    a252:	18fb      	adds	r3, r7, r3
    a254:	781d      	ldrb	r5, [r3, #0]
    a256:	230a      	movs	r3, #10
    a258:	18fa      	adds	r2, r7, r3
    a25a:	231e      	movs	r3, #30
    a25c:	18fb      	adds	r3, r7, r3
    a25e:	781b      	ldrb	r3, [r3, #0]
    a260:	9300      	str	r3, [sp, #0]
    a262:	002b      	movs	r3, r5
    a264:	4d55      	ldr	r5, [pc, #340]	; (a3bc <_usart_set_config+0x2d0>)
    a266:	47a8      	blx	r5
    a268:	0003      	movs	r3, r0
    a26a:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    a26c:	e01a      	b.n	a2a4 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    a26e:	683b      	ldr	r3, [r7, #0]
    a270:	6a1d      	ldr	r5, [r3, #32]
    a272:	693b      	ldr	r3, [r7, #16]
    a274:	b2db      	uxtb	r3, r3
    a276:	0018      	movs	r0, r3
    a278:	4b4e      	ldr	r3, [pc, #312]	; (a3b4 <_usart_set_config+0x2c8>)
    a27a:	4798      	blx	r3
				status_code =
    a27c:	231d      	movs	r3, #29
    a27e:	18fc      	adds	r4, r7, r3
    a280:	231f      	movs	r3, #31
    a282:	18fb      	adds	r3, r7, r3
    a284:	7819      	ldrb	r1, [r3, #0]
    a286:	230a      	movs	r3, #10
    a288:	18fa      	adds	r2, r7, r3
    a28a:	231e      	movs	r3, #30
    a28c:	18fb      	adds	r3, r7, r3
    a28e:	781b      	ldrb	r3, [r3, #0]
    a290:	9300      	str	r3, [sp, #0]
    a292:	000b      	movs	r3, r1
    a294:	0001      	movs	r1, r0
    a296:	0028      	movs	r0, r5
    a298:	4d48      	ldr	r5, [pc, #288]	; (a3bc <_usart_set_config+0x2d0>)
    a29a:	47a8      	blx	r5
    a29c:	0003      	movs	r3, r0
    a29e:	7023      	strb	r3, [r4, #0]
			break;
    a2a0:	e000      	b.n	a2a4 <_usart_set_config+0x1b8>
			break;
    a2a2:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    a2a4:	231d      	movs	r3, #29
    a2a6:	18fb      	adds	r3, r7, r3
    a2a8:	781b      	ldrb	r3, [r3, #0]
    a2aa:	2b00      	cmp	r3, #0
    a2ac:	d003      	beq.n	a2b6 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    a2ae:	231d      	movs	r3, #29
    a2b0:	18fb      	adds	r3, r7, r3
    a2b2:	781b      	ldrb	r3, [r3, #0]
    a2b4:	e077      	b.n	a3a6 <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    a2b6:	683b      	ldr	r3, [r7, #0]
    a2b8:	7e5b      	ldrb	r3, [r3, #25]
    a2ba:	2b00      	cmp	r3, #0
    a2bc:	d003      	beq.n	a2c6 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    a2be:	683b      	ldr	r3, [r7, #0]
    a2c0:	7e9a      	ldrb	r2, [r3, #26]
    a2c2:	69bb      	ldr	r3, [r7, #24]
    a2c4:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    a2c6:	687b      	ldr	r3, [r7, #4]
    a2c8:	0018      	movs	r0, r3
    a2ca:	4b3d      	ldr	r3, [pc, #244]	; (a3c0 <_usart_set_config+0x2d4>)
    a2cc:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    a2ce:	230a      	movs	r3, #10
    a2d0:	18fb      	adds	r3, r7, r3
    a2d2:	881a      	ldrh	r2, [r3, #0]
    a2d4:	69bb      	ldr	r3, [r7, #24]
    a2d6:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    a2d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    a2da:	68fb      	ldr	r3, [r7, #12]
    a2dc:	4313      	orrs	r3, r2
    a2de:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    a2e0:	683b      	ldr	r3, [r7, #0]
    a2e2:	2227      	movs	r2, #39	; 0x27
    a2e4:	5c9b      	ldrb	r3, [r3, r2]
    a2e6:	2201      	movs	r2, #1
    a2e8:	4053      	eors	r3, r2
    a2ea:	b2db      	uxtb	r3, r3
    a2ec:	2b00      	cmp	r3, #0
    a2ee:	d003      	beq.n	a2f8 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    a2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a2f2:	2204      	movs	r2, #4
    a2f4:	4313      	orrs	r3, r2
    a2f6:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    a2f8:	683b      	ldr	r3, [r7, #0]
    a2fa:	7e5b      	ldrb	r3, [r3, #25]
    a2fc:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    a2fe:	683b      	ldr	r3, [r7, #0]
    a300:	7f1b      	ldrb	r3, [r3, #28]
    a302:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    a304:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    a306:	683b      	ldr	r3, [r7, #0]
    a308:	7f5b      	ldrb	r3, [r3, #29]
    a30a:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    a30c:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    a30e:	683b      	ldr	r3, [r7, #0]
    a310:	2124      	movs	r1, #36	; 0x24
    a312:	5c5b      	ldrb	r3, [r3, r1]
    a314:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    a316:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    a318:	683b      	ldr	r3, [r7, #0]
    a31a:	2125      	movs	r1, #37	; 0x25
    a31c:	5c5b      	ldrb	r3, [r3, r1]
    a31e:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    a320:	4313      	orrs	r3, r2
	ctrlb =  
    a322:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    a324:	683b      	ldr	r3, [r7, #0]
    a326:	7a9b      	ldrb	r3, [r3, #10]
    a328:	001a      	movs	r2, r3
    a32a:	6a3b      	ldr	r3, [r7, #32]
    a32c:	4313      	orrs	r3, r2
    a32e:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    a330:	683b      	ldr	r3, [r7, #0]
    a332:	7adb      	ldrb	r3, [r3, #11]
    a334:	001a      	movs	r2, r3
    a336:	6a3b      	ldr	r3, [r7, #32]
    a338:	4313      	orrs	r3, r2
    a33a:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    a33c:	683b      	ldr	r3, [r7, #0]
    a33e:	891b      	ldrh	r3, [r3, #8]
    a340:	2bff      	cmp	r3, #255	; 0xff
    a342:	d00b      	beq.n	a35c <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    a344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a346:	2280      	movs	r2, #128	; 0x80
    a348:	0452      	lsls	r2, r2, #17
    a34a:	4313      	orrs	r3, r2
    a34c:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    a34e:	683b      	ldr	r3, [r7, #0]
    a350:	891b      	ldrh	r3, [r3, #8]
    a352:	001a      	movs	r2, r3
    a354:	6a3b      	ldr	r3, [r7, #32]
    a356:	4313      	orrs	r3, r2
    a358:	623b      	str	r3, [r7, #32]
    a35a:	e008      	b.n	a36e <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    a35c:	683b      	ldr	r3, [r7, #0]
    a35e:	7edb      	ldrb	r3, [r3, #27]
    a360:	2b00      	cmp	r3, #0
    a362:	d004      	beq.n	a36e <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    a364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a366:	2280      	movs	r2, #128	; 0x80
    a368:	04d2      	lsls	r2, r2, #19
    a36a:	4313      	orrs	r3, r2
    a36c:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    a36e:	683b      	ldr	r3, [r7, #0]
    a370:	222c      	movs	r2, #44	; 0x2c
    a372:	5c9b      	ldrb	r3, [r3, r2]
    a374:	2b00      	cmp	r3, #0
    a376:	d103      	bne.n	a380 <_usart_set_config+0x294>
    a378:	4b12      	ldr	r3, [pc, #72]	; (a3c4 <_usart_set_config+0x2d8>)
    a37a:	4798      	blx	r3
    a37c:	1e03      	subs	r3, r0, #0
    a37e:	d003      	beq.n	a388 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    a380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a382:	2280      	movs	r2, #128	; 0x80
    a384:	4313      	orrs	r3, r2
    a386:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    a388:	687b      	ldr	r3, [r7, #4]
    a38a:	0018      	movs	r0, r3
    a38c:	4b0c      	ldr	r3, [pc, #48]	; (a3c0 <_usart_set_config+0x2d4>)
    a38e:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    a390:	69bb      	ldr	r3, [r7, #24]
    a392:	6a3a      	ldr	r2, [r7, #32]
    a394:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    a396:	687b      	ldr	r3, [r7, #4]
    a398:	0018      	movs	r0, r3
    a39a:	4b09      	ldr	r3, [pc, #36]	; (a3c0 <_usart_set_config+0x2d4>)
    a39c:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    a39e:	69bb      	ldr	r3, [r7, #24]
    a3a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    a3a2:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    a3a4:	2300      	movs	r3, #0
}
    a3a6:	0018      	movs	r0, r3
    a3a8:	46bd      	mov	sp, r7
    a3aa:	b00a      	add	sp, #40	; 0x28
    a3ac:	bdb0      	pop	{r4, r5, r7, pc}
    a3ae:	46c0      	nop			; (mov r8, r8)
    a3b0:	00009e49 	.word	0x00009e49
    a3b4:	0000b849 	.word	0x0000b849
    a3b8:	000099c3 	.word	0x000099c3
    a3bc:	00009a41 	.word	0x00009a41
    a3c0:	0000a0c9 	.word	0x0000a0c9
    a3c4:	0000a089 	.word	0x0000a089

0000a3c8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    a3c8:	b590      	push	{r4, r7, lr}
    a3ca:	b093      	sub	sp, #76	; 0x4c
    a3cc:	af00      	add	r7, sp, #0
    a3ce:	60f8      	str	r0, [r7, #12]
    a3d0:	60b9      	str	r1, [r7, #8]
    a3d2:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    a3d4:	233b      	movs	r3, #59	; 0x3b
    a3d6:	18fb      	adds	r3, r7, r3
    a3d8:	2200      	movs	r2, #0
    a3da:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    a3dc:	68fb      	ldr	r3, [r7, #12]
    a3de:	68ba      	ldr	r2, [r7, #8]
    a3e0:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    a3e2:	68fb      	ldr	r3, [r7, #12]
    a3e4:	681b      	ldr	r3, [r3, #0]
    a3e6:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    a3e8:	68fb      	ldr	r3, [r7, #12]
    a3ea:	681b      	ldr	r3, [r3, #0]
    a3ec:	0018      	movs	r0, r3
    a3ee:	4b86      	ldr	r3, [pc, #536]	; (a608 <usart_init+0x240>)
    a3f0:	4798      	blx	r3
    a3f2:	0003      	movs	r3, r0
    a3f4:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    a3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    a3f8:	3302      	adds	r3, #2
    a3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    a3fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    a3fe:	3314      	adds	r3, #20
    a400:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    a402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a404:	681b      	ldr	r3, [r3, #0]
    a406:	2201      	movs	r2, #1
    a408:	4013      	ands	r3, r2
    a40a:	d001      	beq.n	a410 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    a40c:	2305      	movs	r3, #5
    a40e:	e0f6      	b.n	a5fe <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    a410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a412:	681b      	ldr	r3, [r3, #0]
    a414:	2202      	movs	r2, #2
    a416:	4013      	ands	r3, r2
    a418:	d001      	beq.n	a41e <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    a41a:	231c      	movs	r3, #28
    a41c:	e0ef      	b.n	a5fe <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    a41e:	2201      	movs	r2, #1
    a420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a422:	409a      	lsls	r2, r3
    a424:	0013      	movs	r3, r2
    a426:	0019      	movs	r1, r3
    a428:	2002      	movs	r0, #2
    a42a:	4b78      	ldr	r3, [pc, #480]	; (a60c <usart_init+0x244>)
    a42c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    a42e:	2324      	movs	r3, #36	; 0x24
    a430:	18fb      	adds	r3, r7, r3
    a432:	0018      	movs	r0, r3
    a434:	4b76      	ldr	r3, [pc, #472]	; (a610 <usart_init+0x248>)
    a436:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    a438:	687b      	ldr	r3, [r7, #4]
    a43a:	222d      	movs	r2, #45	; 0x2d
    a43c:	5c9a      	ldrb	r2, [r3, r2]
    a43e:	2324      	movs	r3, #36	; 0x24
    a440:	18fb      	adds	r3, r7, r3
    a442:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    a444:	6abb      	ldr	r3, [r7, #40]	; 0x28
    a446:	b2db      	uxtb	r3, r3
    a448:	2224      	movs	r2, #36	; 0x24
    a44a:	18ba      	adds	r2, r7, r2
    a44c:	0011      	movs	r1, r2
    a44e:	0018      	movs	r0, r3
    a450:	4b70      	ldr	r3, [pc, #448]	; (a614 <usart_init+0x24c>)
    a452:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    a454:	6abb      	ldr	r3, [r7, #40]	; 0x28
    a456:	b2db      	uxtb	r3, r3
    a458:	0018      	movs	r0, r3
    a45a:	4b6f      	ldr	r3, [pc, #444]	; (a618 <usart_init+0x250>)
    a45c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    a45e:	687b      	ldr	r3, [r7, #4]
    a460:	222d      	movs	r2, #45	; 0x2d
    a462:	5c9b      	ldrb	r3, [r3, r2]
    a464:	2100      	movs	r1, #0
    a466:	0018      	movs	r0, r3
    a468:	4b6c      	ldr	r3, [pc, #432]	; (a61c <usart_init+0x254>)
    a46a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    a46c:	687b      	ldr	r3, [r7, #4]
    a46e:	7ada      	ldrb	r2, [r3, #11]
    a470:	68fb      	ldr	r3, [r7, #12]
    a472:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    a474:	687b      	ldr	r3, [r7, #4]
    a476:	2224      	movs	r2, #36	; 0x24
    a478:	5c9a      	ldrb	r2, [r3, r2]
    a47a:	68fb      	ldr	r3, [r7, #12]
    a47c:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    a47e:	687b      	ldr	r3, [r7, #4]
    a480:	2225      	movs	r2, #37	; 0x25
    a482:	5c9a      	ldrb	r2, [r3, r2]
    a484:	68fb      	ldr	r3, [r7, #12]
    a486:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    a488:	687b      	ldr	r3, [r7, #4]
    a48a:	7eda      	ldrb	r2, [r3, #27]
    a48c:	68fb      	ldr	r3, [r7, #12]
    a48e:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    a490:	687b      	ldr	r3, [r7, #4]
    a492:	7f1a      	ldrb	r2, [r3, #28]
    a494:	68fb      	ldr	r3, [r7, #12]
    a496:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    a498:	233b      	movs	r3, #59	; 0x3b
    a49a:	18fc      	adds	r4, r7, r3
    a49c:	687a      	ldr	r2, [r7, #4]
    a49e:	68fb      	ldr	r3, [r7, #12]
    a4a0:	0011      	movs	r1, r2
    a4a2:	0018      	movs	r0, r3
    a4a4:	4b5e      	ldr	r3, [pc, #376]	; (a620 <usart_init+0x258>)
    a4a6:	4798      	blx	r3
    a4a8:	0003      	movs	r3, r0
    a4aa:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    a4ac:	233b      	movs	r3, #59	; 0x3b
    a4ae:	18fb      	adds	r3, r7, r3
    a4b0:	781b      	ldrb	r3, [r3, #0]
    a4b2:	2b00      	cmp	r3, #0
    a4b4:	d003      	beq.n	a4be <usart_init+0xf6>
		return status_code;
    a4b6:	233b      	movs	r3, #59	; 0x3b
    a4b8:	18fb      	adds	r3, r7, r3
    a4ba:	781b      	ldrb	r3, [r3, #0]
    a4bc:	e09f      	b.n	a5fe <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    a4be:	2320      	movs	r3, #32
    a4c0:	18fb      	adds	r3, r7, r3
    a4c2:	0018      	movs	r0, r3
    a4c4:	4b57      	ldr	r3, [pc, #348]	; (a624 <usart_init+0x25c>)
    a4c6:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a4c8:	2320      	movs	r3, #32
    a4ca:	18fb      	adds	r3, r7, r3
    a4cc:	2200      	movs	r2, #0
    a4ce:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    a4d0:	2320      	movs	r3, #32
    a4d2:	18fb      	adds	r3, r7, r3
    a4d4:	2200      	movs	r2, #0
    a4d6:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    a4d8:	687b      	ldr	r3, [r7, #4]
    a4da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    a4dc:	2310      	movs	r3, #16
    a4de:	18fb      	adds	r3, r7, r3
    a4e0:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    a4e2:	687b      	ldr	r3, [r7, #4]
    a4e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    a4e6:	2310      	movs	r3, #16
    a4e8:	18fb      	adds	r3, r7, r3
    a4ea:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    a4ec:	687b      	ldr	r3, [r7, #4]
    a4ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    a4f0:	2310      	movs	r3, #16
    a4f2:	18fb      	adds	r3, r7, r3
    a4f4:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    a4f6:	687b      	ldr	r3, [r7, #4]
    a4f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    a4fa:	2310      	movs	r3, #16
    a4fc:	18fb      	adds	r3, r7, r3
    a4fe:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    a500:	2347      	movs	r3, #71	; 0x47
    a502:	18fb      	adds	r3, r7, r3
    a504:	2200      	movs	r2, #0
    a506:	701a      	strb	r2, [r3, #0]
    a508:	e02c      	b.n	a564 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    a50a:	2347      	movs	r3, #71	; 0x47
    a50c:	18fb      	adds	r3, r7, r3
    a50e:	781a      	ldrb	r2, [r3, #0]
    a510:	2310      	movs	r3, #16
    a512:	18fb      	adds	r3, r7, r3
    a514:	0092      	lsls	r2, r2, #2
    a516:	58d3      	ldr	r3, [r2, r3]
    a518:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    a51a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a51c:	2b00      	cmp	r3, #0
    a51e:	d109      	bne.n	a534 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    a520:	2347      	movs	r3, #71	; 0x47
    a522:	18fb      	adds	r3, r7, r3
    a524:	781a      	ldrb	r2, [r3, #0]
    a526:	68bb      	ldr	r3, [r7, #8]
    a528:	0011      	movs	r1, r2
    a52a:	0018      	movs	r0, r3
    a52c:	4b3e      	ldr	r3, [pc, #248]	; (a628 <usart_init+0x260>)
    a52e:	4798      	blx	r3
    a530:	0003      	movs	r3, r0
    a532:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    a534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a536:	3301      	adds	r3, #1
    a538:	d00d      	beq.n	a556 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    a53a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a53c:	b2da      	uxtb	r2, r3
    a53e:	2320      	movs	r3, #32
    a540:	18fb      	adds	r3, r7, r3
    a542:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    a544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a546:	0c1b      	lsrs	r3, r3, #16
    a548:	b2db      	uxtb	r3, r3
    a54a:	2220      	movs	r2, #32
    a54c:	18ba      	adds	r2, r7, r2
    a54e:	0011      	movs	r1, r2
    a550:	0018      	movs	r0, r3
    a552:	4b36      	ldr	r3, [pc, #216]	; (a62c <usart_init+0x264>)
    a554:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    a556:	2347      	movs	r3, #71	; 0x47
    a558:	18fb      	adds	r3, r7, r3
    a55a:	781a      	ldrb	r2, [r3, #0]
    a55c:	2347      	movs	r3, #71	; 0x47
    a55e:	18fb      	adds	r3, r7, r3
    a560:	3201      	adds	r2, #1
    a562:	701a      	strb	r2, [r3, #0]
    a564:	2347      	movs	r3, #71	; 0x47
    a566:	18fb      	adds	r3, r7, r3
    a568:	781b      	ldrb	r3, [r3, #0]
    a56a:	2b03      	cmp	r3, #3
    a56c:	d9cd      	bls.n	a50a <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    a56e:	2300      	movs	r3, #0
    a570:	63fb      	str	r3, [r7, #60]	; 0x3c
    a572:	e00a      	b.n	a58a <usart_init+0x1c2>
		module->callback[i]            = NULL;
    a574:	68fa      	ldr	r2, [r7, #12]
    a576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a578:	3302      	adds	r3, #2
    a57a:	009b      	lsls	r3, r3, #2
    a57c:	18d3      	adds	r3, r2, r3
    a57e:	3304      	adds	r3, #4
    a580:	2200      	movs	r2, #0
    a582:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    a584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a586:	3301      	adds	r3, #1
    a588:	63fb      	str	r3, [r7, #60]	; 0x3c
    a58a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a58c:	2b05      	cmp	r3, #5
    a58e:	d9f1      	bls.n	a574 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    a590:	68fb      	ldr	r3, [r7, #12]
    a592:	2200      	movs	r2, #0
    a594:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    a596:	68fb      	ldr	r3, [r7, #12]
    a598:	2200      	movs	r2, #0
    a59a:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    a59c:	68fb      	ldr	r3, [r7, #12]
    a59e:	2200      	movs	r2, #0
    a5a0:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    a5a2:	68fb      	ldr	r3, [r7, #12]
    a5a4:	2200      	movs	r2, #0
    a5a6:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    a5a8:	68fb      	ldr	r3, [r7, #12]
    a5aa:	2230      	movs	r2, #48	; 0x30
    a5ac:	2100      	movs	r1, #0
    a5ae:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    a5b0:	68fb      	ldr	r3, [r7, #12]
    a5b2:	2231      	movs	r2, #49	; 0x31
    a5b4:	2100      	movs	r1, #0
    a5b6:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    a5b8:	68fb      	ldr	r3, [r7, #12]
    a5ba:	2232      	movs	r2, #50	; 0x32
    a5bc:	2100      	movs	r1, #0
    a5be:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    a5c0:	68fb      	ldr	r3, [r7, #12]
    a5c2:	2233      	movs	r2, #51	; 0x33
    a5c4:	2100      	movs	r1, #0
    a5c6:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    a5c8:	68fb      	ldr	r3, [r7, #12]
    a5ca:	681b      	ldr	r3, [r3, #0]
    a5cc:	2227      	movs	r2, #39	; 0x27
    a5ce:	18bc      	adds	r4, r7, r2
    a5d0:	0018      	movs	r0, r3
    a5d2:	4b0d      	ldr	r3, [pc, #52]	; (a608 <usart_init+0x240>)
    a5d4:	4798      	blx	r3
    a5d6:	0003      	movs	r3, r0
    a5d8:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    a5da:	4a15      	ldr	r2, [pc, #84]	; (a630 <usart_init+0x268>)
    a5dc:	2327      	movs	r3, #39	; 0x27
    a5de:	18fb      	adds	r3, r7, r3
    a5e0:	781b      	ldrb	r3, [r3, #0]
    a5e2:	0011      	movs	r1, r2
    a5e4:	0018      	movs	r0, r3
    a5e6:	4b13      	ldr	r3, [pc, #76]	; (a634 <usart_init+0x26c>)
    a5e8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    a5ea:	2327      	movs	r3, #39	; 0x27
    a5ec:	18fb      	adds	r3, r7, r3
    a5ee:	781a      	ldrb	r2, [r3, #0]
    a5f0:	4b11      	ldr	r3, [pc, #68]	; (a638 <usart_init+0x270>)
    a5f2:	0092      	lsls	r2, r2, #2
    a5f4:	68f9      	ldr	r1, [r7, #12]
    a5f6:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    a5f8:	233b      	movs	r3, #59	; 0x3b
    a5fa:	18fb      	adds	r3, r7, r3
    a5fc:	781b      	ldrb	r3, [r3, #0]
}
    a5fe:	0018      	movs	r0, r3
    a600:	46bd      	mov	sp, r7
    a602:	b013      	add	sp, #76	; 0x4c
    a604:	bd90      	pop	{r4, r7, pc}
    a606:	46c0      	nop			; (mov r8, r8)
    a608:	00009e49 	.word	0x00009e49
    a60c:	0000a005 	.word	0x0000a005
    a610:	00009fed 	.word	0x00009fed
    a614:	0000b725 	.word	0x0000b725
    a618:	0000b769 	.word	0x0000b769
    a61c:	00009c01 	.word	0x00009c01
    a620:	0000a0ed 	.word	0x0000a0ed
    a624:	0000a061 	.word	0x0000a061
    a628:	00009c8d 	.word	0x00009c8d
    a62c:	0000ba85 	.word	0x0000ba85
    a630:	0000a8a5 	.word	0x0000a8a5
    a634:	00009ead 	.word	0x00009ead
    a638:	20004e6c 	.word	0x20004e6c

0000a63c <system_interrupt_enter_critical_section>:
{
    a63c:	b580      	push	{r7, lr}
    a63e:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    a640:	4b02      	ldr	r3, [pc, #8]	; (a64c <system_interrupt_enter_critical_section+0x10>)
    a642:	4798      	blx	r3
}
    a644:	46c0      	nop			; (mov r8, r8)
    a646:	46bd      	mov	sp, r7
    a648:	bd80      	pop	{r7, pc}
    a64a:	46c0      	nop			; (mov r8, r8)
    a64c:	0000923d 	.word	0x0000923d

0000a650 <system_interrupt_leave_critical_section>:
{
    a650:	b580      	push	{r7, lr}
    a652:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    a654:	4b02      	ldr	r3, [pc, #8]	; (a660 <system_interrupt_leave_critical_section+0x10>)
    a656:	4798      	blx	r3
}
    a658:	46c0      	nop			; (mov r8, r8)
    a65a:	46bd      	mov	sp, r7
    a65c:	bd80      	pop	{r7, pc}
    a65e:	46c0      	nop			; (mov r8, r8)
    a660:	00009291 	.word	0x00009291

0000a664 <usart_is_syncing>:
{
    a664:	b580      	push	{r7, lr}
    a666:	b084      	sub	sp, #16
    a668:	af00      	add	r7, sp, #0
    a66a:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    a66c:	687b      	ldr	r3, [r7, #4]
    a66e:	681b      	ldr	r3, [r3, #0]
    a670:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    a672:	68fb      	ldr	r3, [r7, #12]
    a674:	69db      	ldr	r3, [r3, #28]
    a676:	1e5a      	subs	r2, r3, #1
    a678:	4193      	sbcs	r3, r2
    a67a:	b2db      	uxtb	r3, r3
}
    a67c:	0018      	movs	r0, r3
    a67e:	46bd      	mov	sp, r7
    a680:	b004      	add	sp, #16
    a682:	bd80      	pop	{r7, pc}

0000a684 <_usart_wait_for_sync>:
{
    a684:	b580      	push	{r7, lr}
    a686:	b082      	sub	sp, #8
    a688:	af00      	add	r7, sp, #0
    a68a:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    a68c:	46c0      	nop			; (mov r8, r8)
    a68e:	687b      	ldr	r3, [r7, #4]
    a690:	0018      	movs	r0, r3
    a692:	4b04      	ldr	r3, [pc, #16]	; (a6a4 <_usart_wait_for_sync+0x20>)
    a694:	4798      	blx	r3
    a696:	1e03      	subs	r3, r0, #0
    a698:	d1f9      	bne.n	a68e <_usart_wait_for_sync+0xa>
}
    a69a:	46c0      	nop			; (mov r8, r8)
    a69c:	46bd      	mov	sp, r7
    a69e:	b002      	add	sp, #8
    a6a0:	bd80      	pop	{r7, pc}
    a6a2:	46c0      	nop			; (mov r8, r8)
    a6a4:	0000a665 	.word	0x0000a665

0000a6a8 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    a6a8:	b580      	push	{r7, lr}
    a6aa:	b086      	sub	sp, #24
    a6ac:	af00      	add	r7, sp, #0
    a6ae:	60f8      	str	r0, [r7, #12]
    a6b0:	60b9      	str	r1, [r7, #8]
    a6b2:	1dbb      	adds	r3, r7, #6
    a6b4:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    a6b6:	68fb      	ldr	r3, [r7, #12]
    a6b8:	681b      	ldr	r3, [r3, #0]
    a6ba:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    a6bc:	4b0f      	ldr	r3, [pc, #60]	; (a6fc <_usart_write_buffer+0x54>)
    a6be:	4798      	blx	r3

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    a6c0:	68fb      	ldr	r3, [r7, #12]
    a6c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    a6c4:	b29b      	uxth	r3, r3
    a6c6:	2b00      	cmp	r3, #0
    a6c8:	d003      	beq.n	a6d2 <_usart_write_buffer+0x2a>
		system_interrupt_leave_critical_section();
    a6ca:	4b0d      	ldr	r3, [pc, #52]	; (a700 <_usart_write_buffer+0x58>)
    a6cc:	4798      	blx	r3
		return STATUS_BUSY;
    a6ce:	2305      	movs	r3, #5
    a6d0:	e010      	b.n	a6f4 <_usart_write_buffer+0x4c>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    a6d2:	68fb      	ldr	r3, [r7, #12]
    a6d4:	1dba      	adds	r2, r7, #6
    a6d6:	8812      	ldrh	r2, [r2, #0]
    a6d8:	85da      	strh	r2, [r3, #46]	; 0x2e

	system_interrupt_leave_critical_section();
    a6da:	4b09      	ldr	r3, [pc, #36]	; (a700 <_usart_write_buffer+0x58>)
    a6dc:	4798      	blx	r3

	module->tx_buffer_ptr              = tx_data;
    a6de:	68fb      	ldr	r3, [r7, #12]
    a6e0:	68ba      	ldr	r2, [r7, #8]
    a6e2:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    a6e4:	68fb      	ldr	r3, [r7, #12]
    a6e6:	2233      	movs	r2, #51	; 0x33
    a6e8:	2105      	movs	r1, #5
    a6ea:	5499      	strb	r1, [r3, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    a6ec:	697b      	ldr	r3, [r7, #20]
    a6ee:	2201      	movs	r2, #1
    a6f0:	759a      	strb	r2, [r3, #22]

	return STATUS_OK;
    a6f2:	2300      	movs	r3, #0
}
    a6f4:	0018      	movs	r0, r3
    a6f6:	46bd      	mov	sp, r7
    a6f8:	b006      	add	sp, #24
    a6fa:	bd80      	pop	{r7, pc}
    a6fc:	0000a63d 	.word	0x0000a63d
    a700:	0000a651 	.word	0x0000a651

0000a704 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    a704:	b580      	push	{r7, lr}
    a706:	b086      	sub	sp, #24
    a708:	af00      	add	r7, sp, #0
    a70a:	60f8      	str	r0, [r7, #12]
    a70c:	60b9      	str	r1, [r7, #8]
    a70e:	1dbb      	adds	r3, r7, #6
    a710:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    a712:	68fb      	ldr	r3, [r7, #12]
    a714:	681b      	ldr	r3, [r3, #0]
    a716:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    a718:	4b16      	ldr	r3, [pc, #88]	; (a774 <_usart_read_buffer+0x70>)
    a71a:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    a71c:	68fb      	ldr	r3, [r7, #12]
    a71e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    a720:	b29b      	uxth	r3, r3
    a722:	2b00      	cmp	r3, #0
    a724:	d003      	beq.n	a72e <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    a726:	4b14      	ldr	r3, [pc, #80]	; (a778 <_usart_read_buffer+0x74>)
    a728:	4798      	blx	r3
		return STATUS_BUSY;
    a72a:	2305      	movs	r3, #5
    a72c:	e01e      	b.n	a76c <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    a72e:	68fb      	ldr	r3, [r7, #12]
    a730:	1dba      	adds	r2, r7, #6
    a732:	8812      	ldrh	r2, [r2, #0]
    a734:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    a736:	4b10      	ldr	r3, [pc, #64]	; (a778 <_usart_read_buffer+0x74>)
    a738:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    a73a:	68fb      	ldr	r3, [r7, #12]
    a73c:	68ba      	ldr	r2, [r7, #8]
    a73e:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    a740:	68fb      	ldr	r3, [r7, #12]
    a742:	2232      	movs	r2, #50	; 0x32
    a744:	2105      	movs	r1, #5
    a746:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    a748:	697b      	ldr	r3, [r7, #20]
    a74a:	2204      	movs	r2, #4
    a74c:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    a74e:	68fb      	ldr	r3, [r7, #12]
    a750:	7a1b      	ldrb	r3, [r3, #8]
    a752:	2b00      	cmp	r3, #0
    a754:	d002      	beq.n	a75c <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    a756:	697b      	ldr	r3, [r7, #20]
    a758:	2220      	movs	r2, #32
    a75a:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    a75c:	68fb      	ldr	r3, [r7, #12]
    a75e:	7a5b      	ldrb	r3, [r3, #9]
    a760:	2b00      	cmp	r3, #0
    a762:	d002      	beq.n	a76a <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    a764:	697b      	ldr	r3, [r7, #20]
    a766:	2208      	movs	r2, #8
    a768:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    a76a:	2300      	movs	r3, #0
}
    a76c:	0018      	movs	r0, r3
    a76e:	46bd      	mov	sp, r7
    a770:	b006      	add	sp, #24
    a772:	bd80      	pop	{r7, pc}
    a774:	0000a63d 	.word	0x0000a63d
    a778:	0000a651 	.word	0x0000a651

0000a77c <usart_register_callback>:
 */
void usart_register_callback(
		struct usart_module *const module,
		usart_callback_t callback_func,
		enum usart_callback callback_type)
{
    a77c:	b580      	push	{r7, lr}
    a77e:	b084      	sub	sp, #16
    a780:	af00      	add	r7, sp, #0
    a782:	60f8      	str	r0, [r7, #12]
    a784:	60b9      	str	r1, [r7, #8]
    a786:	1dfb      	adds	r3, r7, #7
    a788:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    a78a:	1dfb      	adds	r3, r7, #7
    a78c:	781b      	ldrb	r3, [r3, #0]
    a78e:	68fa      	ldr	r2, [r7, #12]
    a790:	3302      	adds	r3, #2
    a792:	009b      	lsls	r3, r3, #2
    a794:	18d3      	adds	r3, r2, r3
    a796:	3304      	adds	r3, #4
    a798:	68ba      	ldr	r2, [r7, #8]
    a79a:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    a79c:	68fb      	ldr	r3, [r7, #12]
    a79e:	2230      	movs	r2, #48	; 0x30
    a7a0:	5c9b      	ldrb	r3, [r3, r2]
    a7a2:	b25a      	sxtb	r2, r3
    a7a4:	1dfb      	adds	r3, r7, #7
    a7a6:	781b      	ldrb	r3, [r3, #0]
    a7a8:	2101      	movs	r1, #1
    a7aa:	4099      	lsls	r1, r3
    a7ac:	000b      	movs	r3, r1
    a7ae:	b25b      	sxtb	r3, r3
    a7b0:	4313      	orrs	r3, r2
    a7b2:	b25b      	sxtb	r3, r3
    a7b4:	b2d9      	uxtb	r1, r3
    a7b6:	68fb      	ldr	r3, [r7, #12]
    a7b8:	2230      	movs	r2, #48	; 0x30
    a7ba:	5499      	strb	r1, [r3, r2]
}
    a7bc:	46c0      	nop			; (mov r8, r8)
    a7be:	46bd      	mov	sp, r7
    a7c0:	b004      	add	sp, #16
    a7c2:	bd80      	pop	{r7, pc}

0000a7c4 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    a7c4:	b580      	push	{r7, lr}
    a7c6:	b084      	sub	sp, #16
    a7c8:	af00      	add	r7, sp, #0
    a7ca:	60f8      	str	r0, [r7, #12]
    a7cc:	60b9      	str	r1, [r7, #8]
    a7ce:	1dbb      	adds	r3, r7, #6
    a7d0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    a7d2:	1dbb      	adds	r3, r7, #6
    a7d4:	881b      	ldrh	r3, [r3, #0]
    a7d6:	2b00      	cmp	r3, #0
    a7d8:	d101      	bne.n	a7de <usart_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    a7da:	2317      	movs	r3, #23
    a7dc:	e010      	b.n	a800 <usart_write_buffer_job+0x3c>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    a7de:	68fb      	ldr	r3, [r7, #12]
    a7e0:	79db      	ldrb	r3, [r3, #7]
    a7e2:	2201      	movs	r2, #1
    a7e4:	4053      	eors	r3, r2
    a7e6:	b2db      	uxtb	r3, r3
    a7e8:	2b00      	cmp	r3, #0
    a7ea:	d001      	beq.n	a7f0 <usart_write_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    a7ec:	231c      	movs	r3, #28
    a7ee:	e007      	b.n	a800 <usart_write_buffer_job+0x3c>
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    a7f0:	1dbb      	adds	r3, r7, #6
    a7f2:	881a      	ldrh	r2, [r3, #0]
    a7f4:	68b9      	ldr	r1, [r7, #8]
    a7f6:	68fb      	ldr	r3, [r7, #12]
    a7f8:	0018      	movs	r0, r3
    a7fa:	4b03      	ldr	r3, [pc, #12]	; (a808 <usart_write_buffer_job+0x44>)
    a7fc:	4798      	blx	r3
    a7fe:	0003      	movs	r3, r0
}
    a800:	0018      	movs	r0, r3
    a802:	46bd      	mov	sp, r7
    a804:	b004      	add	sp, #16
    a806:	bd80      	pop	{r7, pc}
    a808:	0000a6a9 	.word	0x0000a6a9

0000a80c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    a80c:	b580      	push	{r7, lr}
    a80e:	b084      	sub	sp, #16
    a810:	af00      	add	r7, sp, #0
    a812:	60f8      	str	r0, [r7, #12]
    a814:	60b9      	str	r1, [r7, #8]
    a816:	1dbb      	adds	r3, r7, #6
    a818:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    a81a:	1dbb      	adds	r3, r7, #6
    a81c:	881b      	ldrh	r3, [r3, #0]
    a81e:	2b00      	cmp	r3, #0
    a820:	d101      	bne.n	a826 <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    a822:	2317      	movs	r3, #23
    a824:	e010      	b.n	a848 <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    a826:	68fb      	ldr	r3, [r7, #12]
    a828:	799b      	ldrb	r3, [r3, #6]
    a82a:	2201      	movs	r2, #1
    a82c:	4053      	eors	r3, r2
    a82e:	b2db      	uxtb	r3, r3
    a830:	2b00      	cmp	r3, #0
    a832:	d001      	beq.n	a838 <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    a834:	231c      	movs	r3, #28
    a836:	e007      	b.n	a848 <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    a838:	1dbb      	adds	r3, r7, #6
    a83a:	881a      	ldrh	r2, [r3, #0]
    a83c:	68b9      	ldr	r1, [r7, #8]
    a83e:	68fb      	ldr	r3, [r7, #12]
    a840:	0018      	movs	r0, r3
    a842:	4b03      	ldr	r3, [pc, #12]	; (a850 <usart_read_buffer_job+0x44>)
    a844:	4798      	blx	r3
    a846:	0003      	movs	r3, r0
}
    a848:	0018      	movs	r0, r3
    a84a:	46bd      	mov	sp, r7
    a84c:	b004      	add	sp, #16
    a84e:	bd80      	pop	{r7, pc}
    a850:	0000a705 	.word	0x0000a705

0000a854 <usart_get_job_status>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid transceiver enum given
 */
enum status_code usart_get_job_status(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    a854:	b580      	push	{r7, lr}
    a856:	b084      	sub	sp, #16
    a858:	af00      	add	r7, sp, #0
    a85a:	6078      	str	r0, [r7, #4]
    a85c:	000a      	movs	r2, r1
    a85e:	1cfb      	adds	r3, r7, #3
    a860:	701a      	strb	r2, [r3, #0]
	Assert(module);

	/* Variable for status code */
	enum status_code status_code;

	switch(transceiver_type) {
    a862:	1cfb      	adds	r3, r7, #3
    a864:	781b      	ldrb	r3, [r3, #0]
    a866:	2b00      	cmp	r3, #0
    a868:	d002      	beq.n	a870 <usart_get_job_status+0x1c>
    a86a:	2b01      	cmp	r3, #1
    a86c:	d007      	beq.n	a87e <usart_get_job_status+0x2a>
    a86e:	e00d      	b.n	a88c <usart_get_job_status+0x38>
	case USART_TRANSCEIVER_RX:
			status_code = module->rx_status;
    a870:	230f      	movs	r3, #15
    a872:	18fb      	adds	r3, r7, r3
    a874:	687a      	ldr	r2, [r7, #4]
    a876:	2132      	movs	r1, #50	; 0x32
    a878:	5c52      	ldrb	r2, [r2, r1]
    a87a:	701a      	strb	r2, [r3, #0]
			break;
    a87c:	e00b      	b.n	a896 <usart_get_job_status+0x42>

	case USART_TRANSCEIVER_TX:
			status_code = module->tx_status;
    a87e:	230f      	movs	r3, #15
    a880:	18fb      	adds	r3, r7, r3
    a882:	687a      	ldr	r2, [r7, #4]
    a884:	2133      	movs	r1, #51	; 0x33
    a886:	5c52      	ldrb	r2, [r2, r1]
    a888:	701a      	strb	r2, [r3, #0]
			break;
    a88a:	e004      	b.n	a896 <usart_get_job_status+0x42>

	default:
			status_code = STATUS_ERR_INVALID_ARG;
    a88c:	230f      	movs	r3, #15
    a88e:	18fb      	adds	r3, r7, r3
    a890:	2217      	movs	r2, #23
    a892:	701a      	strb	r2, [r3, #0]
			break;
    a894:	46c0      	nop			; (mov r8, r8)
	}

	return status_code;
    a896:	230f      	movs	r3, #15
    a898:	18fb      	adds	r3, r7, r3
    a89a:	781b      	ldrb	r3, [r3, #0]
}
    a89c:	0018      	movs	r0, r3
    a89e:	46bd      	mov	sp, r7
    a8a0:	b004      	add	sp, #16
    a8a2:	bd80      	pop	{r7, pc}

0000a8a4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    a8a4:	b580      	push	{r7, lr}
    a8a6:	b088      	sub	sp, #32
    a8a8:	af00      	add	r7, sp, #0
    a8aa:	0002      	movs	r2, r0
    a8ac:	1dfb      	adds	r3, r7, #7
    a8ae:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    a8b0:	1dfb      	adds	r3, r7, #7
    a8b2:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    a8b4:	4ba3      	ldr	r3, [pc, #652]	; (ab44 <_usart_interrupt_handler+0x2a0>)
    a8b6:	0092      	lsls	r2, r2, #2
    a8b8:	58d3      	ldr	r3, [r2, r3]
    a8ba:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    a8bc:	69bb      	ldr	r3, [r7, #24]
    a8be:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    a8c0:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    a8c2:	69bb      	ldr	r3, [r7, #24]
    a8c4:	0018      	movs	r0, r3
    a8c6:	4ba0      	ldr	r3, [pc, #640]	; (ab48 <_usart_interrupt_handler+0x2a4>)
    a8c8:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    a8ca:	697b      	ldr	r3, [r7, #20]
    a8cc:	7e1b      	ldrb	r3, [r3, #24]
    a8ce:	b2da      	uxtb	r2, r3
    a8d0:	2312      	movs	r3, #18
    a8d2:	18fb      	adds	r3, r7, r3
    a8d4:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    a8d6:	697b      	ldr	r3, [r7, #20]
    a8d8:	7d9b      	ldrb	r3, [r3, #22]
    a8da:	b2db      	uxtb	r3, r3
    a8dc:	b29a      	uxth	r2, r3
    a8de:	2312      	movs	r3, #18
    a8e0:	18fb      	adds	r3, r7, r3
    a8e2:	2112      	movs	r1, #18
    a8e4:	1879      	adds	r1, r7, r1
    a8e6:	8809      	ldrh	r1, [r1, #0]
    a8e8:	400a      	ands	r2, r1
    a8ea:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    a8ec:	69bb      	ldr	r3, [r7, #24]
    a8ee:	2230      	movs	r2, #48	; 0x30
    a8f0:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    a8f2:	69ba      	ldr	r2, [r7, #24]
    a8f4:	2131      	movs	r1, #49	; 0x31
    a8f6:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    a8f8:	4013      	ands	r3, r2
    a8fa:	b2da      	uxtb	r2, r3
    a8fc:	2310      	movs	r3, #16
    a8fe:	18fb      	adds	r3, r7, r3
    a900:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    a902:	2312      	movs	r3, #18
    a904:	18fb      	adds	r3, r7, r3
    a906:	881b      	ldrh	r3, [r3, #0]
    a908:	2201      	movs	r2, #1
    a90a:	4013      	ands	r3, r2
    a90c:	d044      	beq.n	a998 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    a90e:	69bb      	ldr	r3, [r7, #24]
    a910:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    a912:	b29b      	uxth	r3, r3
    a914:	2b00      	cmp	r3, #0
    a916:	d03c      	beq.n	a992 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    a918:	69bb      	ldr	r3, [r7, #24]
    a91a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a91c:	781b      	ldrb	r3, [r3, #0]
    a91e:	b2da      	uxtb	r2, r3
    a920:	231c      	movs	r3, #28
    a922:	18fb      	adds	r3, r7, r3
    a924:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    a926:	69bb      	ldr	r3, [r7, #24]
    a928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a92a:	1c5a      	adds	r2, r3, #1
    a92c:	69bb      	ldr	r3, [r7, #24]
    a92e:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    a930:	69bb      	ldr	r3, [r7, #24]
    a932:	795b      	ldrb	r3, [r3, #5]
    a934:	2b01      	cmp	r3, #1
    a936:	d113      	bne.n	a960 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    a938:	69bb      	ldr	r3, [r7, #24]
    a93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a93c:	781b      	ldrb	r3, [r3, #0]
    a93e:	b2db      	uxtb	r3, r3
    a940:	021b      	lsls	r3, r3, #8
    a942:	b21a      	sxth	r2, r3
    a944:	231c      	movs	r3, #28
    a946:	18fb      	adds	r3, r7, r3
    a948:	2100      	movs	r1, #0
    a94a:	5e5b      	ldrsh	r3, [r3, r1]
    a94c:	4313      	orrs	r3, r2
    a94e:	b21a      	sxth	r2, r3
    a950:	231c      	movs	r3, #28
    a952:	18fb      	adds	r3, r7, r3
    a954:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    a956:	69bb      	ldr	r3, [r7, #24]
    a958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a95a:	1c5a      	adds	r2, r3, #1
    a95c:	69bb      	ldr	r3, [r7, #24]
    a95e:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    a960:	231c      	movs	r3, #28
    a962:	18fb      	adds	r3, r7, r3
    a964:	881b      	ldrh	r3, [r3, #0]
    a966:	05db      	lsls	r3, r3, #23
    a968:	0ddb      	lsrs	r3, r3, #23
    a96a:	b29a      	uxth	r2, r3
    a96c:	697b      	ldr	r3, [r7, #20]
    a96e:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    a970:	69bb      	ldr	r3, [r7, #24]
    a972:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    a974:	b29b      	uxth	r3, r3
    a976:	3b01      	subs	r3, #1
    a978:	b29b      	uxth	r3, r3
    a97a:	69ba      	ldr	r2, [r7, #24]
    a97c:	1c19      	adds	r1, r3, #0
    a97e:	85d1      	strh	r1, [r2, #46]	; 0x2e
    a980:	2b00      	cmp	r3, #0
    a982:	d109      	bne.n	a998 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    a984:	697b      	ldr	r3, [r7, #20]
    a986:	2201      	movs	r2, #1
    a988:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    a98a:	697b      	ldr	r3, [r7, #20]
    a98c:	2202      	movs	r2, #2
    a98e:	759a      	strb	r2, [r3, #22]
    a990:	e002      	b.n	a998 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    a992:	697b      	ldr	r3, [r7, #20]
    a994:	2201      	movs	r2, #1
    a996:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    a998:	2312      	movs	r3, #18
    a99a:	18fb      	adds	r3, r7, r3
    a99c:	881b      	ldrh	r3, [r3, #0]
    a99e:	2202      	movs	r2, #2
    a9a0:	4013      	ands	r3, r2
    a9a2:	d011      	beq.n	a9c8 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    a9a4:	697b      	ldr	r3, [r7, #20]
    a9a6:	2202      	movs	r2, #2
    a9a8:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    a9aa:	69bb      	ldr	r3, [r7, #24]
    a9ac:	2233      	movs	r2, #51	; 0x33
    a9ae:	2100      	movs	r1, #0
    a9b0:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    a9b2:	2310      	movs	r3, #16
    a9b4:	18fb      	adds	r3, r7, r3
    a9b6:	881b      	ldrh	r3, [r3, #0]
    a9b8:	2201      	movs	r2, #1
    a9ba:	4013      	ands	r3, r2
    a9bc:	d004      	beq.n	a9c8 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    a9be:	69bb      	ldr	r3, [r7, #24]
    a9c0:	68db      	ldr	r3, [r3, #12]
    a9c2:	69ba      	ldr	r2, [r7, #24]
    a9c4:	0010      	movs	r0, r2
    a9c6:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    a9c8:	2312      	movs	r3, #18
    a9ca:	18fb      	adds	r3, r7, r3
    a9cc:	881b      	ldrh	r3, [r3, #0]
    a9ce:	2204      	movs	r2, #4
    a9d0:	4013      	ands	r3, r2
    a9d2:	d100      	bne.n	a9d6 <_usart_interrupt_handler+0x132>
    a9d4:	e0bd      	b.n	ab52 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    a9d6:	69bb      	ldr	r3, [r7, #24]
    a9d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    a9da:	b29b      	uxth	r3, r3
    a9dc:	2b00      	cmp	r3, #0
    a9de:	d100      	bne.n	a9e2 <_usart_interrupt_handler+0x13e>
    a9e0:	e0b4      	b.n	ab4c <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    a9e2:	697b      	ldr	r3, [r7, #20]
    a9e4:	8b5b      	ldrh	r3, [r3, #26]
    a9e6:	b29b      	uxth	r3, r3
    a9e8:	b2da      	uxtb	r2, r3
    a9ea:	231f      	movs	r3, #31
    a9ec:	18fb      	adds	r3, r7, r3
    a9ee:	213f      	movs	r1, #63	; 0x3f
    a9f0:	400a      	ands	r2, r1
    a9f2:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    a9f4:	231f      	movs	r3, #31
    a9f6:	18fb      	adds	r3, r7, r3
    a9f8:	781b      	ldrb	r3, [r3, #0]
    a9fa:	2208      	movs	r2, #8
    a9fc:	4013      	ands	r3, r2
    a9fe:	d007      	beq.n	aa10 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    aa00:	231f      	movs	r3, #31
    aa02:	18fb      	adds	r3, r7, r3
    aa04:	221f      	movs	r2, #31
    aa06:	18ba      	adds	r2, r7, r2
    aa08:	7812      	ldrb	r2, [r2, #0]
    aa0a:	2108      	movs	r1, #8
    aa0c:	438a      	bics	r2, r1
    aa0e:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    aa10:	231f      	movs	r3, #31
    aa12:	18fb      	adds	r3, r7, r3
    aa14:	781b      	ldrb	r3, [r3, #0]
    aa16:	2b00      	cmp	r3, #0
    aa18:	d050      	beq.n	aabc <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    aa1a:	231f      	movs	r3, #31
    aa1c:	18fb      	adds	r3, r7, r3
    aa1e:	781b      	ldrb	r3, [r3, #0]
    aa20:	2202      	movs	r2, #2
    aa22:	4013      	ands	r3, r2
    aa24:	d007      	beq.n	aa36 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    aa26:	69bb      	ldr	r3, [r7, #24]
    aa28:	2232      	movs	r2, #50	; 0x32
    aa2a:	211a      	movs	r1, #26
    aa2c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    aa2e:	697b      	ldr	r3, [r7, #20]
    aa30:	2202      	movs	r2, #2
    aa32:	835a      	strh	r2, [r3, #26]
    aa34:	e036      	b.n	aaa4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    aa36:	231f      	movs	r3, #31
    aa38:	18fb      	adds	r3, r7, r3
    aa3a:	781b      	ldrb	r3, [r3, #0]
    aa3c:	2204      	movs	r2, #4
    aa3e:	4013      	ands	r3, r2
    aa40:	d007      	beq.n	aa52 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    aa42:	69bb      	ldr	r3, [r7, #24]
    aa44:	2232      	movs	r2, #50	; 0x32
    aa46:	211e      	movs	r1, #30
    aa48:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    aa4a:	697b      	ldr	r3, [r7, #20]
    aa4c:	2204      	movs	r2, #4
    aa4e:	835a      	strh	r2, [r3, #26]
    aa50:	e028      	b.n	aaa4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    aa52:	231f      	movs	r3, #31
    aa54:	18fb      	adds	r3, r7, r3
    aa56:	781b      	ldrb	r3, [r3, #0]
    aa58:	2201      	movs	r2, #1
    aa5a:	4013      	ands	r3, r2
    aa5c:	d007      	beq.n	aa6e <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    aa5e:	69bb      	ldr	r3, [r7, #24]
    aa60:	2232      	movs	r2, #50	; 0x32
    aa62:	2113      	movs	r1, #19
    aa64:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    aa66:	697b      	ldr	r3, [r7, #20]
    aa68:	2201      	movs	r2, #1
    aa6a:	835a      	strh	r2, [r3, #26]
    aa6c:	e01a      	b.n	aaa4 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    aa6e:	231f      	movs	r3, #31
    aa70:	18fb      	adds	r3, r7, r3
    aa72:	781b      	ldrb	r3, [r3, #0]
    aa74:	2210      	movs	r2, #16
    aa76:	4013      	ands	r3, r2
    aa78:	d007      	beq.n	aa8a <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    aa7a:	69bb      	ldr	r3, [r7, #24]
    aa7c:	2232      	movs	r2, #50	; 0x32
    aa7e:	2142      	movs	r1, #66	; 0x42
    aa80:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    aa82:	697b      	ldr	r3, [r7, #20]
    aa84:	2210      	movs	r2, #16
    aa86:	835a      	strh	r2, [r3, #26]
    aa88:	e00c      	b.n	aaa4 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    aa8a:	231f      	movs	r3, #31
    aa8c:	18fb      	adds	r3, r7, r3
    aa8e:	781b      	ldrb	r3, [r3, #0]
    aa90:	2220      	movs	r2, #32
    aa92:	4013      	ands	r3, r2
    aa94:	d006      	beq.n	aaa4 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    aa96:	69bb      	ldr	r3, [r7, #24]
    aa98:	2232      	movs	r2, #50	; 0x32
    aa9a:	2141      	movs	r1, #65	; 0x41
    aa9c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    aa9e:	697b      	ldr	r3, [r7, #20]
    aaa0:	2220      	movs	r2, #32
    aaa2:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    aaa4:	2310      	movs	r3, #16
    aaa6:	18fb      	adds	r3, r7, r3
    aaa8:	881b      	ldrh	r3, [r3, #0]
    aaaa:	2204      	movs	r2, #4
    aaac:	4013      	ands	r3, r2
				if (callback_status
    aaae:	d050      	beq.n	ab52 <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    aab0:	69bb      	ldr	r3, [r7, #24]
    aab2:	695b      	ldr	r3, [r3, #20]
    aab4:	69ba      	ldr	r2, [r7, #24]
    aab6:	0010      	movs	r0, r2
    aab8:	4798      	blx	r3
    aaba:	e04a      	b.n	ab52 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    aabc:	697b      	ldr	r3, [r7, #20]
    aabe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    aac0:	b29a      	uxth	r2, r3
    aac2:	230e      	movs	r3, #14
    aac4:	18fb      	adds	r3, r7, r3
    aac6:	05d2      	lsls	r2, r2, #23
    aac8:	0dd2      	lsrs	r2, r2, #23
    aaca:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    aacc:	69bb      	ldr	r3, [r7, #24]
    aace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    aad0:	220e      	movs	r2, #14
    aad2:	18ba      	adds	r2, r7, r2
    aad4:	8812      	ldrh	r2, [r2, #0]
    aad6:	b2d2      	uxtb	r2, r2
    aad8:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    aada:	69bb      	ldr	r3, [r7, #24]
    aadc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    aade:	1c5a      	adds	r2, r3, #1
    aae0:	69bb      	ldr	r3, [r7, #24]
    aae2:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    aae4:	69bb      	ldr	r3, [r7, #24]
    aae6:	795b      	ldrb	r3, [r3, #5]
    aae8:	2b01      	cmp	r3, #1
    aaea:	d10d      	bne.n	ab08 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    aaec:	69bb      	ldr	r3, [r7, #24]
    aaee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    aaf0:	220e      	movs	r2, #14
    aaf2:	18ba      	adds	r2, r7, r2
    aaf4:	8812      	ldrh	r2, [r2, #0]
    aaf6:	0a12      	lsrs	r2, r2, #8
    aaf8:	b292      	uxth	r2, r2
    aafa:	b2d2      	uxtb	r2, r2
    aafc:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    aafe:	69bb      	ldr	r3, [r7, #24]
    ab00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ab02:	1c5a      	adds	r2, r3, #1
    ab04:	69bb      	ldr	r3, [r7, #24]
    ab06:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    ab08:	69bb      	ldr	r3, [r7, #24]
    ab0a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    ab0c:	b29b      	uxth	r3, r3
    ab0e:	3b01      	subs	r3, #1
    ab10:	b29b      	uxth	r3, r3
    ab12:	69ba      	ldr	r2, [r7, #24]
    ab14:	1c19      	adds	r1, r3, #0
    ab16:	8591      	strh	r1, [r2, #44]	; 0x2c
    ab18:	2b00      	cmp	r3, #0
    ab1a:	d11a      	bne.n	ab52 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    ab1c:	697b      	ldr	r3, [r7, #20]
    ab1e:	2204      	movs	r2, #4
    ab20:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    ab22:	69bb      	ldr	r3, [r7, #24]
    ab24:	2232      	movs	r2, #50	; 0x32
    ab26:	2100      	movs	r1, #0
    ab28:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    ab2a:	2310      	movs	r3, #16
    ab2c:	18fb      	adds	r3, r7, r3
    ab2e:	881b      	ldrh	r3, [r3, #0]
    ab30:	2202      	movs	r2, #2
    ab32:	4013      	ands	r3, r2
					if (callback_status
    ab34:	d00d      	beq.n	ab52 <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    ab36:	69bb      	ldr	r3, [r7, #24]
    ab38:	691b      	ldr	r3, [r3, #16]
    ab3a:	69ba      	ldr	r2, [r7, #24]
    ab3c:	0010      	movs	r0, r2
    ab3e:	4798      	blx	r3
    ab40:	e007      	b.n	ab52 <_usart_interrupt_handler+0x2ae>
    ab42:	46c0      	nop			; (mov r8, r8)
    ab44:	20004e6c 	.word	0x20004e6c
    ab48:	0000a685 	.word	0x0000a685
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    ab4c:	697b      	ldr	r3, [r7, #20]
    ab4e:	2204      	movs	r2, #4
    ab50:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    ab52:	2312      	movs	r3, #18
    ab54:	18fb      	adds	r3, r7, r3
    ab56:	881b      	ldrh	r3, [r3, #0]
    ab58:	2210      	movs	r2, #16
    ab5a:	4013      	ands	r3, r2
    ab5c:	d010      	beq.n	ab80 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    ab5e:	697b      	ldr	r3, [r7, #20]
    ab60:	2210      	movs	r2, #16
    ab62:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    ab64:	697b      	ldr	r3, [r7, #20]
    ab66:	2210      	movs	r2, #16
    ab68:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    ab6a:	2310      	movs	r3, #16
    ab6c:	18fb      	adds	r3, r7, r3
    ab6e:	881b      	ldrh	r3, [r3, #0]
    ab70:	2210      	movs	r2, #16
    ab72:	4013      	ands	r3, r2
    ab74:	d004      	beq.n	ab80 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    ab76:	69bb      	ldr	r3, [r7, #24]
    ab78:	69db      	ldr	r3, [r3, #28]
    ab7a:	69ba      	ldr	r2, [r7, #24]
    ab7c:	0010      	movs	r0, r2
    ab7e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    ab80:	2312      	movs	r3, #18
    ab82:	18fb      	adds	r3, r7, r3
    ab84:	881b      	ldrh	r3, [r3, #0]
    ab86:	2220      	movs	r2, #32
    ab88:	4013      	ands	r3, r2
    ab8a:	d010      	beq.n	abae <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    ab8c:	697b      	ldr	r3, [r7, #20]
    ab8e:	2220      	movs	r2, #32
    ab90:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    ab92:	697b      	ldr	r3, [r7, #20]
    ab94:	2220      	movs	r2, #32
    ab96:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    ab98:	2310      	movs	r3, #16
    ab9a:	18fb      	adds	r3, r7, r3
    ab9c:	881b      	ldrh	r3, [r3, #0]
    ab9e:	2208      	movs	r2, #8
    aba0:	4013      	ands	r3, r2
    aba2:	d004      	beq.n	abae <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    aba4:	69bb      	ldr	r3, [r7, #24]
    aba6:	699b      	ldr	r3, [r3, #24]
    aba8:	69ba      	ldr	r2, [r7, #24]
    abaa:	0010      	movs	r0, r2
    abac:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    abae:	2312      	movs	r3, #18
    abb0:	18fb      	adds	r3, r7, r3
    abb2:	881b      	ldrh	r3, [r3, #0]
    abb4:	2208      	movs	r2, #8
    abb6:	4013      	ands	r3, r2
    abb8:	d010      	beq.n	abdc <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    abba:	697b      	ldr	r3, [r7, #20]
    abbc:	2208      	movs	r2, #8
    abbe:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    abc0:	697b      	ldr	r3, [r7, #20]
    abc2:	2208      	movs	r2, #8
    abc4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    abc6:	2310      	movs	r3, #16
    abc8:	18fb      	adds	r3, r7, r3
    abca:	881b      	ldrh	r3, [r3, #0]
    abcc:	2220      	movs	r2, #32
    abce:	4013      	ands	r3, r2
    abd0:	d004      	beq.n	abdc <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    abd2:	69bb      	ldr	r3, [r7, #24]
    abd4:	6a1b      	ldr	r3, [r3, #32]
    abd6:	69ba      	ldr	r2, [r7, #24]
    abd8:	0010      	movs	r0, r2
    abda:	4798      	blx	r3
		}
	}
#endif
}
    abdc:	46c0      	nop			; (mov r8, r8)
    abde:	46bd      	mov	sp, r7
    abe0:	b008      	add	sp, #32
    abe2:	bd80      	pop	{r7, pc}

0000abe4 <system_gclk_gen_get_config_defaults>:
{
    abe4:	b580      	push	{r7, lr}
    abe6:	b082      	sub	sp, #8
    abe8:	af00      	add	r7, sp, #0
    abea:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    abec:	687b      	ldr	r3, [r7, #4]
    abee:	2201      	movs	r2, #1
    abf0:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    abf2:	687b      	ldr	r3, [r7, #4]
    abf4:	2200      	movs	r2, #0
    abf6:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    abf8:	687b      	ldr	r3, [r7, #4]
    abfa:	2206      	movs	r2, #6
    abfc:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    abfe:	687b      	ldr	r3, [r7, #4]
    ac00:	2200      	movs	r2, #0
    ac02:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    ac04:	687b      	ldr	r3, [r7, #4]
    ac06:	2200      	movs	r2, #0
    ac08:	725a      	strb	r2, [r3, #9]
}
    ac0a:	46c0      	nop			; (mov r8, r8)
    ac0c:	46bd      	mov	sp, r7
    ac0e:	b002      	add	sp, #8
    ac10:	bd80      	pop	{r7, pc}

0000ac12 <system_gclk_chan_get_config_defaults>:
{
    ac12:	b580      	push	{r7, lr}
    ac14:	b082      	sub	sp, #8
    ac16:	af00      	add	r7, sp, #0
    ac18:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    ac1a:	687b      	ldr	r3, [r7, #4]
    ac1c:	2200      	movs	r2, #0
    ac1e:	701a      	strb	r2, [r3, #0]
}
    ac20:	46c0      	nop			; (mov r8, r8)
    ac22:	46bd      	mov	sp, r7
    ac24:	b002      	add	sp, #8
    ac26:	bd80      	pop	{r7, pc}

0000ac28 <system_clock_source_osc8m_get_config_defaults>:
{
    ac28:	b580      	push	{r7, lr}
    ac2a:	b082      	sub	sp, #8
    ac2c:	af00      	add	r7, sp, #0
    ac2e:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    ac30:	687b      	ldr	r3, [r7, #4]
    ac32:	2203      	movs	r2, #3
    ac34:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    ac36:	687b      	ldr	r3, [r7, #4]
    ac38:	2200      	movs	r2, #0
    ac3a:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    ac3c:	687b      	ldr	r3, [r7, #4]
    ac3e:	2201      	movs	r2, #1
    ac40:	709a      	strb	r2, [r3, #2]
}
    ac42:	46c0      	nop			; (mov r8, r8)
    ac44:	46bd      	mov	sp, r7
    ac46:	b002      	add	sp, #8
    ac48:	bd80      	pop	{r7, pc}
	...

0000ac4c <system_cpu_clock_set_divider>:
{
    ac4c:	b580      	push	{r7, lr}
    ac4e:	b082      	sub	sp, #8
    ac50:	af00      	add	r7, sp, #0
    ac52:	0002      	movs	r2, r0
    ac54:	1dfb      	adds	r3, r7, #7
    ac56:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    ac58:	4a03      	ldr	r2, [pc, #12]	; (ac68 <system_cpu_clock_set_divider+0x1c>)
    ac5a:	1dfb      	adds	r3, r7, #7
    ac5c:	781b      	ldrb	r3, [r3, #0]
    ac5e:	7213      	strb	r3, [r2, #8]
}
    ac60:	46c0      	nop			; (mov r8, r8)
    ac62:	46bd      	mov	sp, r7
    ac64:	b002      	add	sp, #8
    ac66:	bd80      	pop	{r7, pc}
    ac68:	40000400 	.word	0x40000400

0000ac6c <system_apb_clock_set_divider>:
{
    ac6c:	b580      	push	{r7, lr}
    ac6e:	b082      	sub	sp, #8
    ac70:	af00      	add	r7, sp, #0
    ac72:	0002      	movs	r2, r0
    ac74:	1dfb      	adds	r3, r7, #7
    ac76:	701a      	strb	r2, [r3, #0]
    ac78:	1dbb      	adds	r3, r7, #6
    ac7a:	1c0a      	adds	r2, r1, #0
    ac7c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    ac7e:	1dfb      	adds	r3, r7, #7
    ac80:	781b      	ldrb	r3, [r3, #0]
    ac82:	2b01      	cmp	r3, #1
    ac84:	d008      	beq.n	ac98 <system_apb_clock_set_divider+0x2c>
    ac86:	2b02      	cmp	r3, #2
    ac88:	d00b      	beq.n	aca2 <system_apb_clock_set_divider+0x36>
    ac8a:	2b00      	cmp	r3, #0
    ac8c:	d10e      	bne.n	acac <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    ac8e:	4a0b      	ldr	r2, [pc, #44]	; (acbc <system_apb_clock_set_divider+0x50>)
    ac90:	1dbb      	adds	r3, r7, #6
    ac92:	781b      	ldrb	r3, [r3, #0]
    ac94:	7253      	strb	r3, [r2, #9]
			break;
    ac96:	e00b      	b.n	acb0 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    ac98:	4a08      	ldr	r2, [pc, #32]	; (acbc <system_apb_clock_set_divider+0x50>)
    ac9a:	1dbb      	adds	r3, r7, #6
    ac9c:	781b      	ldrb	r3, [r3, #0]
    ac9e:	7293      	strb	r3, [r2, #10]
			break;
    aca0:	e006      	b.n	acb0 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    aca2:	4a06      	ldr	r2, [pc, #24]	; (acbc <system_apb_clock_set_divider+0x50>)
    aca4:	1dbb      	adds	r3, r7, #6
    aca6:	781b      	ldrb	r3, [r3, #0]
    aca8:	72d3      	strb	r3, [r2, #11]
			break;
    acaa:	e001      	b.n	acb0 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    acac:	2317      	movs	r3, #23
    acae:	e000      	b.n	acb2 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    acb0:	2300      	movs	r3, #0
}
    acb2:	0018      	movs	r0, r3
    acb4:	46bd      	mov	sp, r7
    acb6:	b002      	add	sp, #8
    acb8:	bd80      	pop	{r7, pc}
    acba:	46c0      	nop			; (mov r8, r8)
    acbc:	40000400 	.word	0x40000400

0000acc0 <system_clock_source_dpll_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_dpll_get_config_defaults(
		struct system_clock_source_dpll_config *const config)
{
    acc0:	b580      	push	{r7, lr}
    acc2:	b082      	sub	sp, #8
    acc4:	af00      	add	r7, sp, #0
    acc6:	6078      	str	r0, [r7, #4]
	config->on_demand           = true;
    acc8:	687b      	ldr	r3, [r7, #4]
    acca:	2201      	movs	r2, #1
    accc:	701a      	strb	r2, [r3, #0]
	config->run_in_standby      = false;
    acce:	687b      	ldr	r3, [r7, #4]
    acd0:	2200      	movs	r2, #0
    acd2:	705a      	strb	r2, [r3, #1]
	config->lock_bypass         = false;
    acd4:	687b      	ldr	r3, [r7, #4]
    acd6:	2200      	movs	r2, #0
    acd8:	709a      	strb	r2, [r3, #2]
	config->wake_up_fast        = false;
    acda:	687b      	ldr	r3, [r7, #4]
    acdc:	2200      	movs	r2, #0
    acde:	70da      	strb	r2, [r3, #3]
	config->low_power_enable    = false;
    ace0:	687b      	ldr	r3, [r7, #4]
    ace2:	2200      	movs	r2, #0
    ace4:	711a      	strb	r2, [r3, #4]

	config->output_frequency    = 48000000;
    ace6:	687b      	ldr	r3, [r7, #4]
    ace8:	4a0a      	ldr	r2, [pc, #40]	; (ad14 <system_clock_source_dpll_get_config_defaults+0x54>)
    acea:	609a      	str	r2, [r3, #8]
	config->reference_frequency = 32768;
    acec:	687b      	ldr	r3, [r7, #4]
    acee:	2280      	movs	r2, #128	; 0x80
    acf0:	0212      	lsls	r2, r2, #8
    acf2:	60da      	str	r2, [r3, #12]
	config->reference_divider   = 1;
    acf4:	687b      	ldr	r3, [r7, #4]
    acf6:	2201      	movs	r2, #1
    acf8:	821a      	strh	r2, [r3, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
    acfa:	687b      	ldr	r3, [r7, #4]
    acfc:	2200      	movs	r2, #0
    acfe:	751a      	strb	r2, [r3, #20]

	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    ad00:	687b      	ldr	r3, [r7, #4]
    ad02:	2200      	movs	r2, #0
    ad04:	74da      	strb	r2, [r3, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    ad06:	687b      	ldr	r3, [r7, #4]
    ad08:	2200      	movs	r2, #0
    ad0a:	749a      	strb	r2, [r3, #18]
};
    ad0c:	46c0      	nop			; (mov r8, r8)
    ad0e:	46bd      	mov	sp, r7
    ad10:	b002      	add	sp, #8
    ad12:	bd80      	pop	{r7, pc}
    ad14:	02dc6c00 	.word	0x02dc6c00

0000ad18 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    ad18:	b580      	push	{r7, lr}
    ad1a:	b082      	sub	sp, #8
    ad1c:	af00      	add	r7, sp, #0
    ad1e:	0002      	movs	r2, r0
    ad20:	1dfb      	adds	r3, r7, #7
    ad22:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    ad24:	4a08      	ldr	r2, [pc, #32]	; (ad48 <system_flash_set_waitstates+0x30>)
    ad26:	1dfb      	adds	r3, r7, #7
    ad28:	781b      	ldrb	r3, [r3, #0]
    ad2a:	210f      	movs	r1, #15
    ad2c:	400b      	ands	r3, r1
    ad2e:	b2d9      	uxtb	r1, r3
    ad30:	6853      	ldr	r3, [r2, #4]
    ad32:	200f      	movs	r0, #15
    ad34:	4001      	ands	r1, r0
    ad36:	0049      	lsls	r1, r1, #1
    ad38:	201e      	movs	r0, #30
    ad3a:	4383      	bics	r3, r0
    ad3c:	430b      	orrs	r3, r1
    ad3e:	6053      	str	r3, [r2, #4]
}
    ad40:	46c0      	nop			; (mov r8, r8)
    ad42:	46bd      	mov	sp, r7
    ad44:	b002      	add	sp, #8
    ad46:	bd80      	pop	{r7, pc}
    ad48:	41004000 	.word	0x41004000

0000ad4c <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    ad4c:	b580      	push	{r7, lr}
    ad4e:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    ad50:	46c0      	nop			; (mov r8, r8)
    ad52:	4b04      	ldr	r3, [pc, #16]	; (ad64 <_system_dfll_wait_for_sync+0x18>)
    ad54:	68db      	ldr	r3, [r3, #12]
    ad56:	2210      	movs	r2, #16
    ad58:	4013      	ands	r3, r2
    ad5a:	d0fa      	beq.n	ad52 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    ad5c:	46c0      	nop			; (mov r8, r8)
    ad5e:	46bd      	mov	sp, r7
    ad60:	bd80      	pop	{r7, pc}
    ad62:	46c0      	nop			; (mov r8, r8)
    ad64:	40000800 	.word	0x40000800

0000ad68 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    ad68:	b580      	push	{r7, lr}
    ad6a:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    ad6c:	4b0c      	ldr	r3, [pc, #48]	; (ada0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ad6e:	2202      	movs	r2, #2
    ad70:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    ad72:	4b0c      	ldr	r3, [pc, #48]	; (ada4 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    ad74:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    ad76:	4a0a      	ldr	r2, [pc, #40]	; (ada0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ad78:	4b0b      	ldr	r3, [pc, #44]	; (ada8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    ad7a:	689b      	ldr	r3, [r3, #8]
    ad7c:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    ad7e:	4a08      	ldr	r2, [pc, #32]	; (ada0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ad80:	4b09      	ldr	r3, [pc, #36]	; (ada8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    ad82:	685b      	ldr	r3, [r3, #4]
    ad84:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    ad86:	4b06      	ldr	r3, [pc, #24]	; (ada0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ad88:	2200      	movs	r2, #0
    ad8a:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    ad8c:	4b05      	ldr	r3, [pc, #20]	; (ada4 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    ad8e:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    ad90:	4a03      	ldr	r2, [pc, #12]	; (ada0 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    ad92:	4b05      	ldr	r3, [pc, #20]	; (ada8 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    ad94:	681b      	ldr	r3, [r3, #0]
    ad96:	b29b      	uxth	r3, r3
    ad98:	8493      	strh	r3, [r2, #36]	; 0x24
}
    ad9a:	46c0      	nop			; (mov r8, r8)
    ad9c:	46bd      	mov	sp, r7
    ad9e:	bd80      	pop	{r7, pc}
    ada0:	40000800 	.word	0x40000800
    ada4:	0000ad4d 	.word	0x0000ad4d
    ada8:	20003844 	.word	0x20003844

0000adac <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    adac:	b580      	push	{r7, lr}
    adae:	b082      	sub	sp, #8
    adb0:	af00      	add	r7, sp, #0
    adb2:	0002      	movs	r2, r0
    adb4:	1dfb      	adds	r3, r7, #7
    adb6:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    adb8:	1dfb      	adds	r3, r7, #7
    adba:	781b      	ldrb	r3, [r3, #0]
    adbc:	2b08      	cmp	r3, #8
    adbe:	d841      	bhi.n	ae44 <system_clock_source_get_hz+0x98>
    adc0:	009a      	lsls	r2, r3, #2
    adc2:	4b23      	ldr	r3, [pc, #140]	; (ae50 <system_clock_source_get_hz+0xa4>)
    adc4:	18d3      	adds	r3, r2, r3
    adc6:	681b      	ldr	r3, [r3, #0]
    adc8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    adca:	4b22      	ldr	r3, [pc, #136]	; (ae54 <system_clock_source_get_hz+0xa8>)
    adcc:	691b      	ldr	r3, [r3, #16]
    adce:	e03a      	b.n	ae46 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    add0:	4b21      	ldr	r3, [pc, #132]	; (ae58 <system_clock_source_get_hz+0xac>)
    add2:	6a1b      	ldr	r3, [r3, #32]
    add4:	059b      	lsls	r3, r3, #22
    add6:	0f9b      	lsrs	r3, r3, #30
    add8:	b2db      	uxtb	r3, r3
    adda:	001a      	movs	r2, r3
    addc:	4b1f      	ldr	r3, [pc, #124]	; (ae5c <system_clock_source_get_hz+0xb0>)
    adde:	40d3      	lsrs	r3, r2
    ade0:	e031      	b.n	ae46 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    ade2:	2380      	movs	r3, #128	; 0x80
    ade4:	021b      	lsls	r3, r3, #8
    ade6:	e02e      	b.n	ae46 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    ade8:	2380      	movs	r3, #128	; 0x80
    adea:	021b      	lsls	r3, r3, #8
    adec:	e02b      	b.n	ae46 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    adee:	4b19      	ldr	r3, [pc, #100]	; (ae54 <system_clock_source_get_hz+0xa8>)
    adf0:	695b      	ldr	r3, [r3, #20]
    adf2:	e028      	b.n	ae46 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    adf4:	4b17      	ldr	r3, [pc, #92]	; (ae54 <system_clock_source_get_hz+0xa8>)
    adf6:	681b      	ldr	r3, [r3, #0]
    adf8:	2202      	movs	r2, #2
    adfa:	4013      	ands	r3, r2
    adfc:	d101      	bne.n	ae02 <system_clock_source_get_hz+0x56>
			return 0;
    adfe:	2300      	movs	r3, #0
    ae00:	e021      	b.n	ae46 <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    ae02:	4b17      	ldr	r3, [pc, #92]	; (ae60 <system_clock_source_get_hz+0xb4>)
    ae04:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    ae06:	4b13      	ldr	r3, [pc, #76]	; (ae54 <system_clock_source_get_hz+0xa8>)
    ae08:	681b      	ldr	r3, [r3, #0]
    ae0a:	2224      	movs	r2, #36	; 0x24
    ae0c:	4013      	ands	r3, r2
    ae0e:	2b04      	cmp	r3, #4
    ae10:	d109      	bne.n	ae26 <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    ae12:	2000      	movs	r0, #0
    ae14:	4b13      	ldr	r3, [pc, #76]	; (ae64 <system_clock_source_get_hz+0xb8>)
    ae16:	4798      	blx	r3
    ae18:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    ae1a:	4b0e      	ldr	r3, [pc, #56]	; (ae54 <system_clock_source_get_hz+0xa8>)
    ae1c:	689b      	ldr	r3, [r3, #8]
    ae1e:	041b      	lsls	r3, r3, #16
    ae20:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    ae22:	4353      	muls	r3, r2
    ae24:	e00f      	b.n	ae46 <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
    ae26:	4b10      	ldr	r3, [pc, #64]	; (ae68 <system_clock_source_get_hz+0xbc>)
    ae28:	e00d      	b.n	ae46 <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    ae2a:	4a0b      	ldr	r2, [pc, #44]	; (ae58 <system_clock_source_get_hz+0xac>)
    ae2c:	2350      	movs	r3, #80	; 0x50
    ae2e:	5cd3      	ldrb	r3, [r2, r3]
    ae30:	b2db      	uxtb	r3, r3
    ae32:	001a      	movs	r2, r3
    ae34:	2304      	movs	r3, #4
    ae36:	4013      	ands	r3, r2
    ae38:	d101      	bne.n	ae3e <system_clock_source_get_hz+0x92>
			return 0;
    ae3a:	2300      	movs	r3, #0
    ae3c:	e003      	b.n	ae46 <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    ae3e:	4b05      	ldr	r3, [pc, #20]	; (ae54 <system_clock_source_get_hz+0xa8>)
    ae40:	68db      	ldr	r3, [r3, #12]
    ae42:	e000      	b.n	ae46 <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    ae44:	2300      	movs	r3, #0
	}
}
    ae46:	0018      	movs	r0, r3
    ae48:	46bd      	mov	sp, r7
    ae4a:	b002      	add	sp, #8
    ae4c:	bd80      	pop	{r7, pc}
    ae4e:	46c0      	nop			; (mov r8, r8)
    ae50:	00010050 	.word	0x00010050
    ae54:	20003844 	.word	0x20003844
    ae58:	40000800 	.word	0x40000800
    ae5c:	007a1200 	.word	0x007a1200
    ae60:	0000ad4d 	.word	0x0000ad4d
    ae64:	0000b849 	.word	0x0000b849
    ae68:	02dc6c00 	.word	0x02dc6c00

0000ae6c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    ae6c:	b580      	push	{r7, lr}
    ae6e:	b084      	sub	sp, #16
    ae70:	af00      	add	r7, sp, #0
    ae72:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    ae74:	4b1a      	ldr	r3, [pc, #104]	; (aee0 <system_clock_source_osc8m_set_config+0x74>)
    ae76:	6a1b      	ldr	r3, [r3, #32]
    ae78:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    ae7a:	687b      	ldr	r3, [r7, #4]
    ae7c:	781b      	ldrb	r3, [r3, #0]
    ae7e:	1c1a      	adds	r2, r3, #0
    ae80:	2303      	movs	r3, #3
    ae82:	4013      	ands	r3, r2
    ae84:	b2da      	uxtb	r2, r3
    ae86:	230d      	movs	r3, #13
    ae88:	18fb      	adds	r3, r7, r3
    ae8a:	2103      	movs	r1, #3
    ae8c:	400a      	ands	r2, r1
    ae8e:	0010      	movs	r0, r2
    ae90:	781a      	ldrb	r2, [r3, #0]
    ae92:	2103      	movs	r1, #3
    ae94:	438a      	bics	r2, r1
    ae96:	1c11      	adds	r1, r2, #0
    ae98:	1c02      	adds	r2, r0, #0
    ae9a:	430a      	orrs	r2, r1
    ae9c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    ae9e:	687b      	ldr	r3, [r7, #4]
    aea0:	789a      	ldrb	r2, [r3, #2]
    aea2:	230c      	movs	r3, #12
    aea4:	18fb      	adds	r3, r7, r3
    aea6:	01d0      	lsls	r0, r2, #7
    aea8:	781a      	ldrb	r2, [r3, #0]
    aeaa:	217f      	movs	r1, #127	; 0x7f
    aeac:	400a      	ands	r2, r1
    aeae:	1c11      	adds	r1, r2, #0
    aeb0:	1c02      	adds	r2, r0, #0
    aeb2:	430a      	orrs	r2, r1
    aeb4:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    aeb6:	687b      	ldr	r3, [r7, #4]
    aeb8:	785a      	ldrb	r2, [r3, #1]
    aeba:	230c      	movs	r3, #12
    aebc:	18fb      	adds	r3, r7, r3
    aebe:	2101      	movs	r1, #1
    aec0:	400a      	ands	r2, r1
    aec2:	0190      	lsls	r0, r2, #6
    aec4:	781a      	ldrb	r2, [r3, #0]
    aec6:	2140      	movs	r1, #64	; 0x40
    aec8:	438a      	bics	r2, r1
    aeca:	1c11      	adds	r1, r2, #0
    aecc:	1c02      	adds	r2, r0, #0
    aece:	430a      	orrs	r2, r1
    aed0:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    aed2:	4b03      	ldr	r3, [pc, #12]	; (aee0 <system_clock_source_osc8m_set_config+0x74>)
    aed4:	68fa      	ldr	r2, [r7, #12]
    aed6:	621a      	str	r2, [r3, #32]
}
    aed8:	46c0      	nop			; (mov r8, r8)
    aeda:	46bd      	mov	sp, r7
    aedc:	b004      	add	sp, #16
    aede:	bd80      	pop	{r7, pc}
    aee0:	40000800 	.word	0x40000800

0000aee4 <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    aee4:	b580      	push	{r7, lr}
    aee6:	b086      	sub	sp, #24
    aee8:	af00      	add	r7, sp, #0
    aeea:	6078      	str	r0, [r7, #4]

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    aeec:	687b      	ldr	r3, [r7, #4]
    aeee:	68db      	ldr	r3, [r3, #12]
    aef0:	617b      	str	r3, [r7, #20]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    aef2:	687b      	ldr	r3, [r7, #4]
    aef4:	7d1b      	ldrb	r3, [r3, #20]
    aef6:	2b01      	cmp	r3, #1
    aef8:	d10a      	bne.n	af10 <system_clock_source_dpll_set_config+0x2c>
		refclk = refclk / (2 * (config->reference_divider + 1));
    aefa:	687b      	ldr	r3, [r7, #4]
    aefc:	8a1b      	ldrh	r3, [r3, #16]
    aefe:	3301      	adds	r3, #1
    af00:	005b      	lsls	r3, r3, #1
    af02:	001a      	movs	r2, r3
    af04:	4b36      	ldr	r3, [pc, #216]	; (afe0 <system_clock_source_dpll_set_config+0xfc>)
    af06:	0011      	movs	r1, r2
    af08:	6978      	ldr	r0, [r7, #20]
    af0a:	4798      	blx	r3
    af0c:	0003      	movs	r3, r0
    af0e:	617b      	str	r3, [r7, #20]
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    af10:	687b      	ldr	r3, [r7, #4]
    af12:	689b      	ldr	r3, [r3, #8]
    af14:	011a      	lsls	r2, r3, #4
    af16:	4b32      	ldr	r3, [pc, #200]	; (afe0 <system_clock_source_dpll_set_config+0xfc>)
    af18:	6979      	ldr	r1, [r7, #20]
    af1a:	0010      	movs	r0, r2
    af1c:	4798      	blx	r3
    af1e:	0003      	movs	r3, r0
    af20:	613b      	str	r3, [r7, #16]
	tmpldrfrac = tmpldr & 0x0f;
    af22:	693b      	ldr	r3, [r7, #16]
    af24:	b2da      	uxtb	r2, r3
    af26:	230f      	movs	r3, #15
    af28:	18fb      	adds	r3, r7, r3
    af2a:	210f      	movs	r1, #15
    af2c:	400a      	ands	r2, r1
    af2e:	701a      	strb	r2, [r3, #0]
	tmpldr = (tmpldr >> 4) - 1;
    af30:	693b      	ldr	r3, [r7, #16]
    af32:	091b      	lsrs	r3, r3, #4
    af34:	3b01      	subs	r3, #1
    af36:	613b      	str	r3, [r7, #16]

	SYSCTRL->DPLLCTRLA.reg =
    af38:	492a      	ldr	r1, [pc, #168]	; (afe4 <system_clock_source_dpll_set_config+0x100>)
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    af3a:	687b      	ldr	r3, [r7, #4]
    af3c:	781b      	ldrb	r3, [r3, #0]
    af3e:	01db      	lsls	r3, r3, #7
    af40:	b2da      	uxtb	r2, r3
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);
    af42:	687b      	ldr	r3, [r7, #4]
    af44:	785b      	ldrb	r3, [r3, #1]
    af46:	019b      	lsls	r3, r3, #6
    af48:	b2db      	uxtb	r3, r3
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    af4a:	4313      	orrs	r3, r2
    af4c:	b2da      	uxtb	r2, r3
	SYSCTRL->DPLLCTRLA.reg =
    af4e:	2344      	movs	r3, #68	; 0x44
    af50:	54ca      	strb	r2, [r1, r3]

	SYSCTRL->DPLLRATIO.reg =
    af52:	4b24      	ldr	r3, [pc, #144]	; (afe4 <system_clock_source_dpll_set_config+0x100>)
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    af54:	220f      	movs	r2, #15
    af56:	18ba      	adds	r2, r7, r2
    af58:	7812      	ldrb	r2, [r2, #0]
    af5a:	0412      	lsls	r2, r2, #16
    af5c:	0011      	movs	r1, r2
    af5e:	22f0      	movs	r2, #240	; 0xf0
    af60:	0312      	lsls	r2, r2, #12
    af62:	4011      	ands	r1, r2
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
    af64:	693a      	ldr	r2, [r7, #16]
    af66:	0512      	lsls	r2, r2, #20
    af68:	0d12      	lsrs	r2, r2, #20
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    af6a:	430a      	orrs	r2, r1
	SYSCTRL->DPLLRATIO.reg =
    af6c:	649a      	str	r2, [r3, #72]	; 0x48

	SYSCTRL->DPLLCTRLB.reg =
    af6e:	4b1d      	ldr	r3, [pc, #116]	; (afe4 <system_clock_source_dpll_set_config+0x100>)
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    af70:	687a      	ldr	r2, [r7, #4]
    af72:	8a12      	ldrh	r2, [r2, #16]
    af74:	0412      	lsls	r2, r2, #16
    af76:	0011      	movs	r1, r2
    af78:	4a1b      	ldr	r2, [pc, #108]	; (afe8 <system_clock_source_dpll_set_config+0x104>)
    af7a:	4011      	ands	r1, r2
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    af7c:	687a      	ldr	r2, [r7, #4]
    af7e:	7892      	ldrb	r2, [r2, #2]
    af80:	0312      	lsls	r2, r2, #12
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    af82:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    af84:	687a      	ldr	r2, [r7, #4]
    af86:	7cd2      	ldrb	r2, [r2, #19]
    af88:	0212      	lsls	r2, r2, #8
    af8a:	0010      	movs	r0, r2
    af8c:	22e0      	movs	r2, #224	; 0xe0
    af8e:	00d2      	lsls	r2, r2, #3
    af90:	4002      	ands	r2, r0
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    af92:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    af94:	687a      	ldr	r2, [r7, #4]
    af96:	7d12      	ldrb	r2, [r2, #20]
    af98:	0112      	lsls	r2, r2, #4
    af9a:	0010      	movs	r0, r2
    af9c:	2230      	movs	r2, #48	; 0x30
    af9e:	4002      	ands	r2, r0
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    afa0:	4311      	orrs	r1, r2
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    afa2:	687a      	ldr	r2, [r7, #4]
    afa4:	78d2      	ldrb	r2, [r2, #3]
    afa6:	00d2      	lsls	r2, r2, #3
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    afa8:	4311      	orrs	r1, r2
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    afaa:	687a      	ldr	r2, [r7, #4]
    afac:	7912      	ldrb	r2, [r2, #4]
    afae:	0092      	lsls	r2, r2, #2
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    afb0:	4311      	orrs	r1, r2
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
    afb2:	687a      	ldr	r2, [r7, #4]
    afb4:	7c92      	ldrb	r2, [r2, #18]
    afb6:	0010      	movs	r0, r2
    afb8:	2203      	movs	r2, #3
    afba:	4002      	ands	r2, r0
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    afbc:	430a      	orrs	r2, r1
	SYSCTRL->DPLLCTRLB.reg =
    afbe:	64da      	str	r2, [r3, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
    afc0:	693b      	ldr	r3, [r7, #16]
    afc2:	3301      	adds	r3, #1
    afc4:	011a      	lsls	r2, r3, #4
    afc6:	230f      	movs	r3, #15
    afc8:	18fb      	adds	r3, r7, r3
    afca:	781b      	ldrb	r3, [r3, #0]
    afcc:	18d3      	adds	r3, r2, r3
    afce:	697a      	ldr	r2, [r7, #20]
    afd0:	4353      	muls	r3, r2
    afd2:	091a      	lsrs	r2, r3, #4
	_system_clock_inst.dpll.frequency =
    afd4:	4b05      	ldr	r3, [pc, #20]	; (afec <system_clock_source_dpll_set_config+0x108>)
    afd6:	60da      	str	r2, [r3, #12]
}
    afd8:	46c0      	nop			; (mov r8, r8)
    afda:	46bd      	mov	sp, r7
    afdc:	b006      	add	sp, #24
    afde:	bd80      	pop	{r7, pc}
    afe0:	0000bff5 	.word	0x0000bff5
    afe4:	40000800 	.word	0x40000800
    afe8:	07ff0000 	.word	0x07ff0000
    afec:	20003844 	.word	0x20003844

0000aff0 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    aff0:	b580      	push	{r7, lr}
    aff2:	b082      	sub	sp, #8
    aff4:	af00      	add	r7, sp, #0
    aff6:	0002      	movs	r2, r0
    aff8:	1dfb      	adds	r3, r7, #7
    affa:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    affc:	1dfb      	adds	r3, r7, #7
    affe:	781b      	ldrb	r3, [r3, #0]
    b000:	2b08      	cmp	r3, #8
    b002:	d83b      	bhi.n	b07c <system_clock_source_enable+0x8c>
    b004:	009a      	lsls	r2, r3, #2
    b006:	4b21      	ldr	r3, [pc, #132]	; (b08c <system_clock_source_enable+0x9c>)
    b008:	18d3      	adds	r3, r2, r3
    b00a:	681b      	ldr	r3, [r3, #0]
    b00c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    b00e:	4b20      	ldr	r3, [pc, #128]	; (b090 <system_clock_source_enable+0xa0>)
    b010:	4a1f      	ldr	r2, [pc, #124]	; (b090 <system_clock_source_enable+0xa0>)
    b012:	6a12      	ldr	r2, [r2, #32]
    b014:	2102      	movs	r1, #2
    b016:	430a      	orrs	r2, r1
    b018:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    b01a:	2300      	movs	r3, #0
    b01c:	e031      	b.n	b082 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    b01e:	4b1c      	ldr	r3, [pc, #112]	; (b090 <system_clock_source_enable+0xa0>)
    b020:	4a1b      	ldr	r2, [pc, #108]	; (b090 <system_clock_source_enable+0xa0>)
    b022:	6992      	ldr	r2, [r2, #24]
    b024:	2102      	movs	r1, #2
    b026:	430a      	orrs	r2, r1
    b028:	619a      	str	r2, [r3, #24]
		break;
    b02a:	e029      	b.n	b080 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    b02c:	4a18      	ldr	r2, [pc, #96]	; (b090 <system_clock_source_enable+0xa0>)
    b02e:	4b18      	ldr	r3, [pc, #96]	; (b090 <system_clock_source_enable+0xa0>)
    b030:	8a1b      	ldrh	r3, [r3, #16]
    b032:	b29b      	uxth	r3, r3
    b034:	2102      	movs	r1, #2
    b036:	430b      	orrs	r3, r1
    b038:	b29b      	uxth	r3, r3
    b03a:	8213      	strh	r3, [r2, #16]
		break;
    b03c:	e020      	b.n	b080 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    b03e:	4a14      	ldr	r2, [pc, #80]	; (b090 <system_clock_source_enable+0xa0>)
    b040:	4b13      	ldr	r3, [pc, #76]	; (b090 <system_clock_source_enable+0xa0>)
    b042:	8a9b      	ldrh	r3, [r3, #20]
    b044:	b29b      	uxth	r3, r3
    b046:	2102      	movs	r1, #2
    b048:	430b      	orrs	r3, r1
    b04a:	b29b      	uxth	r3, r3
    b04c:	8293      	strh	r3, [r2, #20]
		break;
    b04e:	e017      	b.n	b080 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    b050:	4b10      	ldr	r3, [pc, #64]	; (b094 <system_clock_source_enable+0xa4>)
    b052:	681b      	ldr	r3, [r3, #0]
    b054:	2202      	movs	r2, #2
    b056:	431a      	orrs	r2, r3
    b058:	4b0e      	ldr	r3, [pc, #56]	; (b094 <system_clock_source_enable+0xa4>)
    b05a:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    b05c:	4b0e      	ldr	r3, [pc, #56]	; (b098 <system_clock_source_enable+0xa8>)
    b05e:	4798      	blx	r3
		break;
    b060:	e00e      	b.n	b080 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    b062:	4a0b      	ldr	r2, [pc, #44]	; (b090 <system_clock_source_enable+0xa0>)
    b064:	490a      	ldr	r1, [pc, #40]	; (b090 <system_clock_source_enable+0xa0>)
    b066:	2344      	movs	r3, #68	; 0x44
    b068:	5ccb      	ldrb	r3, [r1, r3]
    b06a:	b2db      	uxtb	r3, r3
    b06c:	2102      	movs	r1, #2
    b06e:	430b      	orrs	r3, r1
    b070:	b2d9      	uxtb	r1, r3
    b072:	2344      	movs	r3, #68	; 0x44
    b074:	54d1      	strb	r1, [r2, r3]
		break;
    b076:	e003      	b.n	b080 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    b078:	2300      	movs	r3, #0
    b07a:	e002      	b.n	b082 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    b07c:	2317      	movs	r3, #23
    b07e:	e000      	b.n	b082 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    b080:	2300      	movs	r3, #0
}
    b082:	0018      	movs	r0, r3
    b084:	46bd      	mov	sp, r7
    b086:	b002      	add	sp, #8
    b088:	bd80      	pop	{r7, pc}
    b08a:	46c0      	nop			; (mov r8, r8)
    b08c:	00010074 	.word	0x00010074
    b090:	40000800 	.word	0x40000800
    b094:	20003844 	.word	0x20003844
    b098:	0000ad69 	.word	0x0000ad69

0000b09c <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    b09c:	b580      	push	{r7, lr}
    b09e:	b084      	sub	sp, #16
    b0a0:	af00      	add	r7, sp, #0
    b0a2:	0002      	movs	r2, r0
    b0a4:	1dfb      	adds	r3, r7, #7
    b0a6:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    b0a8:	2300      	movs	r3, #0
    b0aa:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    b0ac:	1dfb      	adds	r3, r7, #7
    b0ae:	781b      	ldrb	r3, [r3, #0]
    b0b0:	2b08      	cmp	r3, #8
    b0b2:	d821      	bhi.n	b0f8 <system_clock_source_is_ready+0x5c>
    b0b4:	009a      	lsls	r2, r3, #2
    b0b6:	4b18      	ldr	r3, [pc, #96]	; (b118 <system_clock_source_is_ready+0x7c>)
    b0b8:	18d3      	adds	r3, r2, r3
    b0ba:	681b      	ldr	r3, [r3, #0]
    b0bc:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    b0be:	2308      	movs	r3, #8
    b0c0:	60fb      	str	r3, [r7, #12]
		break;
    b0c2:	e01b      	b.n	b0fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    b0c4:	2304      	movs	r3, #4
    b0c6:	60fb      	str	r3, [r7, #12]
		break;
    b0c8:	e018      	b.n	b0fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    b0ca:	2301      	movs	r3, #1
    b0cc:	60fb      	str	r3, [r7, #12]
		break;
    b0ce:	e015      	b.n	b0fc <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    b0d0:	2302      	movs	r3, #2
    b0d2:	60fb      	str	r3, [r7, #12]
		break;
    b0d4:	e012      	b.n	b0fc <system_clock_source_is_ready+0x60>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    b0d6:	2310      	movs	r3, #16
    b0d8:	60fb      	str	r3, [r7, #12]
		}
		break;
    b0da:	e00f      	b.n	b0fc <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    b0dc:	4a0f      	ldr	r2, [pc, #60]	; (b11c <system_clock_source_is_ready+0x80>)
    b0de:	2350      	movs	r3, #80	; 0x50
    b0e0:	5cd3      	ldrb	r3, [r2, r3]
    b0e2:	b2db      	uxtb	r3, r3
    b0e4:	001a      	movs	r2, r3
    b0e6:	2303      	movs	r3, #3
    b0e8:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
    b0ea:	3b03      	subs	r3, #3
    b0ec:	425a      	negs	r2, r3
    b0ee:	4153      	adcs	r3, r2
    b0f0:	b2db      	uxtb	r3, r3
    b0f2:	e00c      	b.n	b10e <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    b0f4:	2301      	movs	r3, #1
    b0f6:	e00a      	b.n	b10e <system_clock_source_is_ready+0x72>

	default:
		return false;
    b0f8:	2300      	movs	r3, #0
    b0fa:	e008      	b.n	b10e <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    b0fc:	4b07      	ldr	r3, [pc, #28]	; (b11c <system_clock_source_is_ready+0x80>)
    b0fe:	68db      	ldr	r3, [r3, #12]
    b100:	68fa      	ldr	r2, [r7, #12]
    b102:	401a      	ands	r2, r3
    b104:	68fb      	ldr	r3, [r7, #12]
    b106:	1ad3      	subs	r3, r2, r3
    b108:	425a      	negs	r2, r3
    b10a:	4153      	adcs	r3, r2
    b10c:	b2db      	uxtb	r3, r3
}
    b10e:	0018      	movs	r0, r3
    b110:	46bd      	mov	sp, r7
    b112:	b004      	add	sp, #16
    b114:	bd80      	pop	{r7, pc}
    b116:	46c0      	nop			; (mov r8, r8)
    b118:	00010098 	.word	0x00010098
    b11c:	40000800 	.word	0x40000800

0000b120 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    b120:	b580      	push	{r7, lr}
    b122:	b082      	sub	sp, #8
    b124:	af00      	add	r7, sp, #0
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    b126:	003b      	movs	r3, r7
    b128:	2203      	movs	r2, #3
    b12a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    b12c:	2300      	movs	r3, #0
    b12e:	607b      	str	r3, [r7, #4]
    b130:	e009      	b.n	b146 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    b132:	687b      	ldr	r3, [r7, #4]
    b134:	b2db      	uxtb	r3, r3
    b136:	003a      	movs	r2, r7
    b138:	0011      	movs	r1, r2
    b13a:	0018      	movs	r0, r3
    b13c:	4b05      	ldr	r3, [pc, #20]	; (b154 <_switch_peripheral_gclk+0x34>)
    b13e:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    b140:	687b      	ldr	r3, [r7, #4]
    b142:	3301      	adds	r3, #1
    b144:	607b      	str	r3, [r7, #4]
    b146:	687b      	ldr	r3, [r7, #4]
    b148:	2b24      	cmp	r3, #36	; 0x24
    b14a:	d9f2      	bls.n	b132 <_switch_peripheral_gclk+0x12>
	}
}
    b14c:	46c0      	nop			; (mov r8, r8)
    b14e:	46bd      	mov	sp, r7
    b150:	b002      	add	sp, #8
    b152:	bd80      	pop	{r7, pc}
    b154:	0000b725 	.word	0x0000b725

0000b158 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    b158:	b580      	push	{r7, lr}
    b15a:	b0a6      	sub	sp, #152	; 0x98
    b15c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    b15e:	4b92      	ldr	r3, [pc, #584]	; (b3a8 <system_clock_init+0x250>)
    b160:	22c2      	movs	r2, #194	; 0xc2
    b162:	00d2      	lsls	r2, r2, #3
    b164:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    b166:	2003      	movs	r0, #3
    b168:	4b90      	ldr	r3, [pc, #576]	; (b3ac <system_clock_init+0x254>)
    b16a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    b16c:	4b90      	ldr	r3, [pc, #576]	; (b3b0 <system_clock_init+0x258>)
    b16e:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    b170:	2394      	movs	r3, #148	; 0x94
    b172:	18fb      	adds	r3, r7, r3
    b174:	0018      	movs	r0, r3
    b176:	4b8f      	ldr	r3, [pc, #572]	; (b3b4 <system_clock_init+0x25c>)
    b178:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    b17a:	2394      	movs	r3, #148	; 0x94
    b17c:	18fb      	adds	r3, r7, r3
    b17e:	2200      	movs	r2, #0
    b180:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    b182:	2394      	movs	r3, #148	; 0x94
    b184:	18fb      	adds	r3, r7, r3
    b186:	2201      	movs	r2, #1
    b188:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    b18a:	2394      	movs	r3, #148	; 0x94
    b18c:	18fb      	adds	r3, r7, r3
    b18e:	2200      	movs	r2, #0
    b190:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    b192:	2394      	movs	r3, #148	; 0x94
    b194:	18fb      	adds	r3, r7, r3
    b196:	0018      	movs	r0, r3
    b198:	4b87      	ldr	r3, [pc, #540]	; (b3b8 <system_clock_init+0x260>)
    b19a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    b19c:	2006      	movs	r0, #6
    b19e:	4b87      	ldr	r3, [pc, #540]	; (b3bc <system_clock_init+0x264>)
    b1a0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    b1a2:	4b87      	ldr	r3, [pc, #540]	; (b3c0 <system_clock_init+0x268>)
    b1a4:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    b1a6:	2360      	movs	r3, #96	; 0x60
    b1a8:	18fb      	adds	r3, r7, r3
    b1aa:	0018      	movs	r0, r3
    b1ac:	4b85      	ldr	r3, [pc, #532]	; (b3c4 <system_clock_init+0x26c>)
    b1ae:	4798      	blx	r3
    b1b0:	2360      	movs	r3, #96	; 0x60
    b1b2:	18fb      	adds	r3, r7, r3
    b1b4:	2206      	movs	r2, #6
    b1b6:	701a      	strb	r2, [r3, #0]
    b1b8:	2360      	movs	r3, #96	; 0x60
    b1ba:	18fb      	adds	r3, r7, r3
    b1bc:	2208      	movs	r2, #8
    b1be:	605a      	str	r2, [r3, #4]
    b1c0:	2360      	movs	r3, #96	; 0x60
    b1c2:	18fb      	adds	r3, r7, r3
    b1c4:	2200      	movs	r2, #0
    b1c6:	721a      	strb	r2, [r3, #8]
    b1c8:	2360      	movs	r3, #96	; 0x60
    b1ca:	18fb      	adds	r3, r7, r3
    b1cc:	2200      	movs	r2, #0
    b1ce:	725a      	strb	r2, [r3, #9]
    b1d0:	2360      	movs	r3, #96	; 0x60
    b1d2:	18fb      	adds	r3, r7, r3
    b1d4:	0019      	movs	r1, r3
    b1d6:	2001      	movs	r0, #1
    b1d8:	4b7b      	ldr	r3, [pc, #492]	; (b3c8 <system_clock_init+0x270>)
    b1da:	4798      	blx	r3
    b1dc:	2001      	movs	r0, #1
    b1de:	4b7b      	ldr	r3, [pc, #492]	; (b3cc <system_clock_init+0x274>)
    b1e0:	4798      	blx	r3
    b1e2:	2354      	movs	r3, #84	; 0x54
    b1e4:	18fb      	adds	r3, r7, r3
    b1e6:	0018      	movs	r0, r3
    b1e8:	4b76      	ldr	r3, [pc, #472]	; (b3c4 <system_clock_init+0x26c>)
    b1ea:	4798      	blx	r3
    b1ec:	2354      	movs	r3, #84	; 0x54
    b1ee:	18fb      	adds	r3, r7, r3
    b1f0:	2203      	movs	r2, #3
    b1f2:	701a      	strb	r2, [r3, #0]
    b1f4:	2354      	movs	r3, #84	; 0x54
    b1f6:	18fb      	adds	r3, r7, r3
    b1f8:	2201      	movs	r2, #1
    b1fa:	605a      	str	r2, [r3, #4]
    b1fc:	2354      	movs	r3, #84	; 0x54
    b1fe:	18fb      	adds	r3, r7, r3
    b200:	2201      	movs	r2, #1
    b202:	721a      	strb	r2, [r3, #8]
    b204:	2354      	movs	r3, #84	; 0x54
    b206:	18fb      	adds	r3, r7, r3
    b208:	2200      	movs	r2, #0
    b20a:	725a      	strb	r2, [r3, #9]
    b20c:	2354      	movs	r3, #84	; 0x54
    b20e:	18fb      	adds	r3, r7, r3
    b210:	0019      	movs	r1, r3
    b212:	2002      	movs	r0, #2
    b214:	4b6c      	ldr	r3, [pc, #432]	; (b3c8 <system_clock_init+0x270>)
    b216:	4798      	blx	r3
    b218:	2002      	movs	r0, #2
    b21a:	4b6c      	ldr	r3, [pc, #432]	; (b3cc <system_clock_init+0x274>)
    b21c:	4798      	blx	r3
    b21e:	233c      	movs	r3, #60	; 0x3c
    b220:	18fb      	adds	r3, r7, r3
    b222:	0018      	movs	r0, r3
    b224:	4b67      	ldr	r3, [pc, #412]	; (b3c4 <system_clock_init+0x26c>)
    b226:	4798      	blx	r3
    b228:	233c      	movs	r3, #60	; 0x3c
    b22a:	18fb      	adds	r3, r7, r3
    b22c:	2203      	movs	r2, #3
    b22e:	701a      	strb	r2, [r3, #0]
    b230:	233c      	movs	r3, #60	; 0x3c
    b232:	18fb      	adds	r3, r7, r3
    b234:	2220      	movs	r2, #32
    b236:	605a      	str	r2, [r3, #4]
    b238:	233c      	movs	r3, #60	; 0x3c
    b23a:	18fb      	adds	r3, r7, r3
    b23c:	2200      	movs	r2, #0
    b23e:	721a      	strb	r2, [r3, #8]
    b240:	233c      	movs	r3, #60	; 0x3c
    b242:	18fb      	adds	r3, r7, r3
    b244:	2200      	movs	r2, #0
    b246:	725a      	strb	r2, [r3, #9]
    b248:	233c      	movs	r3, #60	; 0x3c
    b24a:	18fb      	adds	r3, r7, r3
    b24c:	0019      	movs	r1, r3
    b24e:	2004      	movs	r0, #4
    b250:	4b5d      	ldr	r3, [pc, #372]	; (b3c8 <system_clock_init+0x270>)
    b252:	4798      	blx	r3
    b254:	2004      	movs	r0, #4
    b256:	4b5d      	ldr	r3, [pc, #372]	; (b3cc <system_clock_init+0x274>)
    b258:	4798      	blx	r3
    b25a:	2330      	movs	r3, #48	; 0x30
    b25c:	18fb      	adds	r3, r7, r3
    b25e:	0018      	movs	r0, r3
    b260:	4b58      	ldr	r3, [pc, #352]	; (b3c4 <system_clock_init+0x26c>)
    b262:	4798      	blx	r3
    b264:	2330      	movs	r3, #48	; 0x30
    b266:	18fb      	adds	r3, r7, r3
    b268:	2206      	movs	r2, #6
    b26a:	701a      	strb	r2, [r3, #0]
    b26c:	2330      	movs	r3, #48	; 0x30
    b26e:	18fb      	adds	r3, r7, r3
    b270:	2201      	movs	r2, #1
    b272:	605a      	str	r2, [r3, #4]
    b274:	2330      	movs	r3, #48	; 0x30
    b276:	18fb      	adds	r3, r7, r3
    b278:	2200      	movs	r2, #0
    b27a:	721a      	strb	r2, [r3, #8]
    b27c:	2330      	movs	r3, #48	; 0x30
    b27e:	18fb      	adds	r3, r7, r3
    b280:	2200      	movs	r2, #0
    b282:	725a      	strb	r2, [r3, #9]
    b284:	2330      	movs	r3, #48	; 0x30
    b286:	18fb      	adds	r3, r7, r3
    b288:	0019      	movs	r1, r3
    b28a:	2005      	movs	r0, #5
    b28c:	4b4e      	ldr	r3, [pc, #312]	; (b3c8 <system_clock_init+0x270>)
    b28e:	4798      	blx	r3
    b290:	2005      	movs	r0, #5
    b292:	4b4e      	ldr	r3, [pc, #312]	; (b3cc <system_clock_init+0x274>)
    b294:	4798      	blx	r3
#  endif

#  if CONF_CLOCK_DPLL_ENABLE == true
	/* Enable DPLL internal lock timer and reference clock */
	struct system_gclk_chan_config dpll_gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&dpll_gclk_chan_conf);
    b296:	2390      	movs	r3, #144	; 0x90
    b298:	18fb      	adds	r3, r7, r3
    b29a:	0018      	movs	r0, r3
    b29c:	4b4c      	ldr	r3, [pc, #304]	; (b3d0 <system_clock_init+0x278>)
    b29e:	4798      	blx	r3
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL32K, &dpll_gclk_chan_conf);
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL32K);
	}

	if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK) {
		dpll_gclk_chan_conf.source_generator = CONF_CLOCK_DPLL_REFERENCE_GCLK_GENERATOR;
    b2a0:	2390      	movs	r3, #144	; 0x90
    b2a2:	18fb      	adds	r3, r7, r3
    b2a4:	2201      	movs	r2, #1
    b2a6:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL, &dpll_gclk_chan_conf);
    b2a8:	2390      	movs	r3, #144	; 0x90
    b2aa:	18fb      	adds	r3, r7, r3
    b2ac:	0019      	movs	r1, r3
    b2ae:	2001      	movs	r0, #1
    b2b0:	4b48      	ldr	r3, [pc, #288]	; (b3d4 <system_clock_init+0x27c>)
    b2b2:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL);
    b2b4:	2001      	movs	r0, #1
    b2b6:	4b48      	ldr	r3, [pc, #288]	; (b3d8 <system_clock_init+0x280>)
    b2b8:	4798      	blx	r3
	else {
		Assert(false);
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);
    b2ba:	2378      	movs	r3, #120	; 0x78
    b2bc:	18fb      	adds	r3, r7, r3
    b2be:	0018      	movs	r0, r3
    b2c0:	4b46      	ldr	r3, [pc, #280]	; (b3dc <system_clock_init+0x284>)
    b2c2:	4798      	blx	r3

	dpll_config.on_demand        = false;
    b2c4:	2378      	movs	r3, #120	; 0x78
    b2c6:	18fb      	adds	r3, r7, r3
    b2c8:	2200      	movs	r2, #0
    b2ca:	701a      	strb	r2, [r3, #0]
	dpll_config.run_in_standby   = CONF_CLOCK_DPLL_RUN_IN_STANDBY;
    b2cc:	2378      	movs	r3, #120	; 0x78
    b2ce:	18fb      	adds	r3, r7, r3
    b2d0:	2200      	movs	r2, #0
    b2d2:	705a      	strb	r2, [r3, #1]
	dpll_config.lock_bypass      = CONF_CLOCK_DPLL_LOCK_BYPASS;
    b2d4:	2378      	movs	r3, #120	; 0x78
    b2d6:	18fb      	adds	r3, r7, r3
    b2d8:	2200      	movs	r2, #0
    b2da:	709a      	strb	r2, [r3, #2]
	dpll_config.wake_up_fast     = CONF_CLOCK_DPLL_WAKE_UP_FAST;
    b2dc:	2378      	movs	r3, #120	; 0x78
    b2de:	18fb      	adds	r3, r7, r3
    b2e0:	2200      	movs	r2, #0
    b2e2:	70da      	strb	r2, [r3, #3]
	dpll_config.low_power_enable = CONF_CLOCK_DPLL_LOW_POWER_ENABLE;
    b2e4:	2378      	movs	r3, #120	; 0x78
    b2e6:	18fb      	adds	r3, r7, r3
    b2e8:	2200      	movs	r2, #0
    b2ea:	711a      	strb	r2, [r3, #4]

	dpll_config.filter           = CONF_CLOCK_DPLL_FILTER;
    b2ec:	2378      	movs	r3, #120	; 0x78
    b2ee:	18fb      	adds	r3, r7, r3
    b2f0:	2200      	movs	r2, #0
    b2f2:	749a      	strb	r2, [r3, #18]
	dpll_config.lock_time        = CONF_CLOCK_DPLL_LOCK_TIME;
    b2f4:	2378      	movs	r3, #120	; 0x78
    b2f6:	18fb      	adds	r3, r7, r3
    b2f8:	2200      	movs	r2, #0
    b2fa:	74da      	strb	r2, [r3, #19]

	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
    b2fc:	2378      	movs	r3, #120	; 0x78
    b2fe:	18fb      	adds	r3, r7, r3
    b300:	2202      	movs	r2, #2
    b302:	751a      	strb	r2, [r3, #20]
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
    b304:	2378      	movs	r3, #120	; 0x78
    b306:	18fb      	adds	r3, r7, r3
    b308:	4a35      	ldr	r2, [pc, #212]	; (b3e0 <system_clock_init+0x288>)
    b30a:	60da      	str	r2, [r3, #12]
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
    b30c:	2378      	movs	r3, #120	; 0x78
    b30e:	18fb      	adds	r3, r7, r3
    b310:	2201      	movs	r2, #1
    b312:	821a      	strh	r2, [r3, #16]
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
    b314:	2378      	movs	r3, #120	; 0x78
    b316:	18fb      	adds	r3, r7, r3
    b318:	4a32      	ldr	r2, [pc, #200]	; (b3e4 <system_clock_init+0x28c>)
    b31a:	609a      	str	r2, [r3, #8]

	system_clock_source_dpll_set_config(&dpll_config);
    b31c:	2378      	movs	r3, #120	; 0x78
    b31e:	18fb      	adds	r3, r7, r3
    b320:	0018      	movs	r0, r3
    b322:	4b31      	ldr	r3, [pc, #196]	; (b3e8 <system_clock_init+0x290>)
    b324:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    b326:	2008      	movs	r0, #8
    b328:	4b24      	ldr	r3, [pc, #144]	; (b3bc <system_clock_init+0x264>)
    b32a:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    b32c:	46c0      	nop			; (mov r8, r8)
    b32e:	2008      	movs	r0, #8
    b330:	4b2e      	ldr	r3, [pc, #184]	; (b3ec <system_clock_init+0x294>)
    b332:	4798      	blx	r3
    b334:	0003      	movs	r3, r0
    b336:	001a      	movs	r2, r3
    b338:	2301      	movs	r3, #1
    b33a:	4053      	eors	r3, r2
    b33c:	b2db      	uxtb	r3, r3
    b33e:	2b00      	cmp	r3, #0
    b340:	d1f5      	bne.n	b32e <system_clock_init+0x1d6>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
    b342:	4919      	ldr	r1, [pc, #100]	; (b3a8 <system_clock_init+0x250>)
    b344:	2244      	movs	r2, #68	; 0x44
    b346:	5c8b      	ldrb	r3, [r1, r2]
    b348:	2080      	movs	r0, #128	; 0x80
    b34a:	4240      	negs	r0, r0
    b34c:	4303      	orrs	r3, r0
    b34e:	548b      	strb	r3, [r1, r2]

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    b350:	2000      	movs	r0, #0
    b352:	4b27      	ldr	r3, [pc, #156]	; (b3f0 <system_clock_init+0x298>)
    b354:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    b356:	2100      	movs	r1, #0
    b358:	2000      	movs	r0, #0
    b35a:	4b26      	ldr	r3, [pc, #152]	; (b3f4 <system_clock_init+0x29c>)
    b35c:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    b35e:	2100      	movs	r1, #0
    b360:	2001      	movs	r0, #1
    b362:	4b24      	ldr	r3, [pc, #144]	; (b3f4 <system_clock_init+0x29c>)
    b364:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    b366:	2100      	movs	r1, #0
    b368:	2002      	movs	r0, #2
    b36a:	4b22      	ldr	r3, [pc, #136]	; (b3f4 <system_clock_init+0x29c>)
    b36c:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    b36e:	003b      	movs	r3, r7
    b370:	0018      	movs	r0, r3
    b372:	4b14      	ldr	r3, [pc, #80]	; (b3c4 <system_clock_init+0x26c>)
    b374:	4798      	blx	r3
    b376:	003b      	movs	r3, r7
    b378:	2208      	movs	r2, #8
    b37a:	701a      	strb	r2, [r3, #0]
    b37c:	003b      	movs	r3, r7
    b37e:	2201      	movs	r2, #1
    b380:	605a      	str	r2, [r3, #4]
    b382:	003b      	movs	r3, r7
    b384:	2200      	movs	r2, #0
    b386:	721a      	strb	r2, [r3, #8]
    b388:	003b      	movs	r3, r7
    b38a:	2201      	movs	r2, #1
    b38c:	725a      	strb	r2, [r3, #9]
    b38e:	003b      	movs	r3, r7
    b390:	0019      	movs	r1, r3
    b392:	2000      	movs	r0, #0
    b394:	4b0c      	ldr	r3, [pc, #48]	; (b3c8 <system_clock_init+0x270>)
    b396:	4798      	blx	r3
    b398:	2000      	movs	r0, #0
    b39a:	4b0c      	ldr	r3, [pc, #48]	; (b3cc <system_clock_init+0x274>)
    b39c:	4798      	blx	r3
#endif
}
    b39e:	46c0      	nop			; (mov r8, r8)
    b3a0:	46bd      	mov	sp, r7
    b3a2:	b026      	add	sp, #152	; 0x98
    b3a4:	bd80      	pop	{r7, pc}
    b3a6:	46c0      	nop			; (mov r8, r8)
    b3a8:	40000800 	.word	0x40000800
    b3ac:	0000ad19 	.word	0x0000ad19
    b3b0:	0000b121 	.word	0x0000b121
    b3b4:	0000ac29 	.word	0x0000ac29
    b3b8:	0000ae6d 	.word	0x0000ae6d
    b3bc:	0000aff1 	.word	0x0000aff1
    b3c0:	0000b49d 	.word	0x0000b49d
    b3c4:	0000abe5 	.word	0x0000abe5
    b3c8:	0000b4cd 	.word	0x0000b4cd
    b3cc:	0000b5f1 	.word	0x0000b5f1
    b3d0:	0000ac13 	.word	0x0000ac13
    b3d4:	0000b725 	.word	0x0000b725
    b3d8:	0000b769 	.word	0x0000b769
    b3dc:	0000acc1 	.word	0x0000acc1
    b3e0:	000f4240 	.word	0x000f4240
    b3e4:	02dc6c00 	.word	0x02dc6c00
    b3e8:	0000aee5 	.word	0x0000aee5
    b3ec:	0000b09d 	.word	0x0000b09d
    b3f0:	0000ac4d 	.word	0x0000ac4d
    b3f4:	0000ac6d 	.word	0x0000ac6d

0000b3f8 <system_apb_clock_set_mask>:
{
    b3f8:	b580      	push	{r7, lr}
    b3fa:	b082      	sub	sp, #8
    b3fc:	af00      	add	r7, sp, #0
    b3fe:	0002      	movs	r2, r0
    b400:	6039      	str	r1, [r7, #0]
    b402:	1dfb      	adds	r3, r7, #7
    b404:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    b406:	1dfb      	adds	r3, r7, #7
    b408:	781b      	ldrb	r3, [r3, #0]
    b40a:	2b01      	cmp	r3, #1
    b40c:	d00a      	beq.n	b424 <system_apb_clock_set_mask+0x2c>
    b40e:	2b02      	cmp	r3, #2
    b410:	d00f      	beq.n	b432 <system_apb_clock_set_mask+0x3a>
    b412:	2b00      	cmp	r3, #0
    b414:	d114      	bne.n	b440 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    b416:	4b0e      	ldr	r3, [pc, #56]	; (b450 <system_apb_clock_set_mask+0x58>)
    b418:	4a0d      	ldr	r2, [pc, #52]	; (b450 <system_apb_clock_set_mask+0x58>)
    b41a:	6991      	ldr	r1, [r2, #24]
    b41c:	683a      	ldr	r2, [r7, #0]
    b41e:	430a      	orrs	r2, r1
    b420:	619a      	str	r2, [r3, #24]
			break;
    b422:	e00f      	b.n	b444 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    b424:	4b0a      	ldr	r3, [pc, #40]	; (b450 <system_apb_clock_set_mask+0x58>)
    b426:	4a0a      	ldr	r2, [pc, #40]	; (b450 <system_apb_clock_set_mask+0x58>)
    b428:	69d1      	ldr	r1, [r2, #28]
    b42a:	683a      	ldr	r2, [r7, #0]
    b42c:	430a      	orrs	r2, r1
    b42e:	61da      	str	r2, [r3, #28]
			break;
    b430:	e008      	b.n	b444 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    b432:	4b07      	ldr	r3, [pc, #28]	; (b450 <system_apb_clock_set_mask+0x58>)
    b434:	4a06      	ldr	r2, [pc, #24]	; (b450 <system_apb_clock_set_mask+0x58>)
    b436:	6a11      	ldr	r1, [r2, #32]
    b438:	683a      	ldr	r2, [r7, #0]
    b43a:	430a      	orrs	r2, r1
    b43c:	621a      	str	r2, [r3, #32]
			break;
    b43e:	e001      	b.n	b444 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    b440:	2317      	movs	r3, #23
    b442:	e000      	b.n	b446 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    b444:	2300      	movs	r3, #0
}
    b446:	0018      	movs	r0, r3
    b448:	46bd      	mov	sp, r7
    b44a:	b002      	add	sp, #8
    b44c:	bd80      	pop	{r7, pc}
    b44e:	46c0      	nop			; (mov r8, r8)
    b450:	40000400 	.word	0x40000400

0000b454 <system_interrupt_enter_critical_section>:
{
    b454:	b580      	push	{r7, lr}
    b456:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    b458:	4b02      	ldr	r3, [pc, #8]	; (b464 <system_interrupt_enter_critical_section+0x10>)
    b45a:	4798      	blx	r3
}
    b45c:	46c0      	nop			; (mov r8, r8)
    b45e:	46bd      	mov	sp, r7
    b460:	bd80      	pop	{r7, pc}
    b462:	46c0      	nop			; (mov r8, r8)
    b464:	0000923d 	.word	0x0000923d

0000b468 <system_interrupt_leave_critical_section>:
{
    b468:	b580      	push	{r7, lr}
    b46a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    b46c:	4b02      	ldr	r3, [pc, #8]	; (b478 <system_interrupt_leave_critical_section+0x10>)
    b46e:	4798      	blx	r3
}
    b470:	46c0      	nop			; (mov r8, r8)
    b472:	46bd      	mov	sp, r7
    b474:	bd80      	pop	{r7, pc}
    b476:	46c0      	nop			; (mov r8, r8)
    b478:	00009291 	.word	0x00009291

0000b47c <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    b47c:	b580      	push	{r7, lr}
    b47e:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    b480:	4b05      	ldr	r3, [pc, #20]	; (b498 <system_gclk_is_syncing+0x1c>)
    b482:	785b      	ldrb	r3, [r3, #1]
    b484:	b2db      	uxtb	r3, r3
    b486:	b25b      	sxtb	r3, r3
    b488:	2b00      	cmp	r3, #0
    b48a:	da01      	bge.n	b490 <system_gclk_is_syncing+0x14>
		return true;
    b48c:	2301      	movs	r3, #1
    b48e:	e000      	b.n	b492 <system_gclk_is_syncing+0x16>
	}

	return false;
    b490:	2300      	movs	r3, #0
}
    b492:	0018      	movs	r0, r3
    b494:	46bd      	mov	sp, r7
    b496:	bd80      	pop	{r7, pc}
    b498:	40000c00 	.word	0x40000c00

0000b49c <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    b49c:	b580      	push	{r7, lr}
    b49e:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    b4a0:	2108      	movs	r1, #8
    b4a2:	2000      	movs	r0, #0
    b4a4:	4b07      	ldr	r3, [pc, #28]	; (b4c4 <system_gclk_init+0x28>)
    b4a6:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    b4a8:	4b07      	ldr	r3, [pc, #28]	; (b4c8 <system_gclk_init+0x2c>)
    b4aa:	2201      	movs	r2, #1
    b4ac:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    b4ae:	46c0      	nop			; (mov r8, r8)
    b4b0:	4b05      	ldr	r3, [pc, #20]	; (b4c8 <system_gclk_init+0x2c>)
    b4b2:	781b      	ldrb	r3, [r3, #0]
    b4b4:	b2db      	uxtb	r3, r3
    b4b6:	001a      	movs	r2, r3
    b4b8:	2301      	movs	r3, #1
    b4ba:	4013      	ands	r3, r2
    b4bc:	d1f8      	bne.n	b4b0 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    b4be:	46c0      	nop			; (mov r8, r8)
    b4c0:	46bd      	mov	sp, r7
    b4c2:	bd80      	pop	{r7, pc}
    b4c4:	0000b3f9 	.word	0x0000b3f9
    b4c8:	40000c00 	.word	0x40000c00

0000b4cc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    b4cc:	b580      	push	{r7, lr}
    b4ce:	b086      	sub	sp, #24
    b4d0:	af00      	add	r7, sp, #0
    b4d2:	0002      	movs	r2, r0
    b4d4:	6039      	str	r1, [r7, #0]
    b4d6:	1dfb      	adds	r3, r7, #7
    b4d8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    b4da:	1dfb      	adds	r3, r7, #7
    b4dc:	781b      	ldrb	r3, [r3, #0]
    b4de:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    b4e0:	1dfb      	adds	r3, r7, #7
    b4e2:	781b      	ldrb	r3, [r3, #0]
    b4e4:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    b4e6:	683b      	ldr	r3, [r7, #0]
    b4e8:	781b      	ldrb	r3, [r3, #0]
    b4ea:	021b      	lsls	r3, r3, #8
    b4ec:	001a      	movs	r2, r3
    b4ee:	697b      	ldr	r3, [r7, #20]
    b4f0:	4313      	orrs	r3, r2
    b4f2:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    b4f4:	683b      	ldr	r3, [r7, #0]
    b4f6:	785b      	ldrb	r3, [r3, #1]
    b4f8:	2b00      	cmp	r3, #0
    b4fa:	d004      	beq.n	b506 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    b4fc:	697b      	ldr	r3, [r7, #20]
    b4fe:	2280      	movs	r2, #128	; 0x80
    b500:	02d2      	lsls	r2, r2, #11
    b502:	4313      	orrs	r3, r2
    b504:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    b506:	683b      	ldr	r3, [r7, #0]
    b508:	7a5b      	ldrb	r3, [r3, #9]
    b50a:	2b00      	cmp	r3, #0
    b50c:	d004      	beq.n	b518 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    b50e:	697b      	ldr	r3, [r7, #20]
    b510:	2280      	movs	r2, #128	; 0x80
    b512:	0312      	lsls	r2, r2, #12
    b514:	4313      	orrs	r3, r2
    b516:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    b518:	683b      	ldr	r3, [r7, #0]
    b51a:	685b      	ldr	r3, [r3, #4]
    b51c:	2b01      	cmp	r3, #1
    b51e:	d92c      	bls.n	b57a <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    b520:	683b      	ldr	r3, [r7, #0]
    b522:	685a      	ldr	r2, [r3, #4]
    b524:	683b      	ldr	r3, [r7, #0]
    b526:	685b      	ldr	r3, [r3, #4]
    b528:	3b01      	subs	r3, #1
    b52a:	4013      	ands	r3, r2
    b52c:	d11a      	bne.n	b564 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    b52e:	2300      	movs	r3, #0
    b530:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    b532:	2302      	movs	r3, #2
    b534:	60bb      	str	r3, [r7, #8]
    b536:	e005      	b.n	b544 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    b538:	68fb      	ldr	r3, [r7, #12]
    b53a:	3301      	adds	r3, #1
    b53c:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    b53e:	68bb      	ldr	r3, [r7, #8]
    b540:	005b      	lsls	r3, r3, #1
    b542:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    b544:	683b      	ldr	r3, [r7, #0]
    b546:	685a      	ldr	r2, [r3, #4]
    b548:	68bb      	ldr	r3, [r7, #8]
    b54a:	429a      	cmp	r2, r3
    b54c:	d8f4      	bhi.n	b538 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    b54e:	68fb      	ldr	r3, [r7, #12]
    b550:	021b      	lsls	r3, r3, #8
    b552:	693a      	ldr	r2, [r7, #16]
    b554:	4313      	orrs	r3, r2
    b556:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    b558:	697b      	ldr	r3, [r7, #20]
    b55a:	2280      	movs	r2, #128	; 0x80
    b55c:	0352      	lsls	r2, r2, #13
    b55e:	4313      	orrs	r3, r2
    b560:	617b      	str	r3, [r7, #20]
    b562:	e00a      	b.n	b57a <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    b564:	683b      	ldr	r3, [r7, #0]
    b566:	685b      	ldr	r3, [r3, #4]
    b568:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    b56a:	693a      	ldr	r2, [r7, #16]
    b56c:	4313      	orrs	r3, r2
    b56e:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    b570:	697b      	ldr	r3, [r7, #20]
    b572:	2280      	movs	r2, #128	; 0x80
    b574:	0292      	lsls	r2, r2, #10
    b576:	4313      	orrs	r3, r2
    b578:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    b57a:	683b      	ldr	r3, [r7, #0]
    b57c:	7a1b      	ldrb	r3, [r3, #8]
    b57e:	2b00      	cmp	r3, #0
    b580:	d004      	beq.n	b58c <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    b582:	697b      	ldr	r3, [r7, #20]
    b584:	2280      	movs	r2, #128	; 0x80
    b586:	0392      	lsls	r2, r2, #14
    b588:	4313      	orrs	r3, r2
    b58a:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    b58c:	46c0      	nop			; (mov r8, r8)
    b58e:	4b13      	ldr	r3, [pc, #76]	; (b5dc <system_gclk_gen_set_config+0x110>)
    b590:	4798      	blx	r3
    b592:	1e03      	subs	r3, r0, #0
    b594:	d1fb      	bne.n	b58e <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b596:	4b12      	ldr	r3, [pc, #72]	; (b5e0 <system_gclk_gen_set_config+0x114>)
    b598:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    b59a:	4a12      	ldr	r2, [pc, #72]	; (b5e4 <system_gclk_gen_set_config+0x118>)
    b59c:	1dfb      	adds	r3, r7, #7
    b59e:	781b      	ldrb	r3, [r3, #0]
    b5a0:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    b5a2:	46c0      	nop			; (mov r8, r8)
    b5a4:	4b0d      	ldr	r3, [pc, #52]	; (b5dc <system_gclk_gen_set_config+0x110>)
    b5a6:	4798      	blx	r3
    b5a8:	1e03      	subs	r3, r0, #0
    b5aa:	d1fb      	bne.n	b5a4 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    b5ac:	4b0e      	ldr	r3, [pc, #56]	; (b5e8 <system_gclk_gen_set_config+0x11c>)
    b5ae:	693a      	ldr	r2, [r7, #16]
    b5b0:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    b5b2:	46c0      	nop			; (mov r8, r8)
    b5b4:	4b09      	ldr	r3, [pc, #36]	; (b5dc <system_gclk_gen_set_config+0x110>)
    b5b6:	4798      	blx	r3
    b5b8:	1e03      	subs	r3, r0, #0
    b5ba:	d1fb      	bne.n	b5b4 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    b5bc:	4b0a      	ldr	r3, [pc, #40]	; (b5e8 <system_gclk_gen_set_config+0x11c>)
    b5be:	4a0a      	ldr	r2, [pc, #40]	; (b5e8 <system_gclk_gen_set_config+0x11c>)
    b5c0:	6851      	ldr	r1, [r2, #4]
    b5c2:	2280      	movs	r2, #128	; 0x80
    b5c4:	0252      	lsls	r2, r2, #9
    b5c6:	4011      	ands	r1, r2
    b5c8:	697a      	ldr	r2, [r7, #20]
    b5ca:	430a      	orrs	r2, r1
    b5cc:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    b5ce:	4b07      	ldr	r3, [pc, #28]	; (b5ec <system_gclk_gen_set_config+0x120>)
    b5d0:	4798      	blx	r3
}
    b5d2:	46c0      	nop			; (mov r8, r8)
    b5d4:	46bd      	mov	sp, r7
    b5d6:	b006      	add	sp, #24
    b5d8:	bd80      	pop	{r7, pc}
    b5da:	46c0      	nop			; (mov r8, r8)
    b5dc:	0000b47d 	.word	0x0000b47d
    b5e0:	0000b455 	.word	0x0000b455
    b5e4:	40000c08 	.word	0x40000c08
    b5e8:	40000c00 	.word	0x40000c00
    b5ec:	0000b469 	.word	0x0000b469

0000b5f0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    b5f0:	b580      	push	{r7, lr}
    b5f2:	b082      	sub	sp, #8
    b5f4:	af00      	add	r7, sp, #0
    b5f6:	0002      	movs	r2, r0
    b5f8:	1dfb      	adds	r3, r7, #7
    b5fa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    b5fc:	46c0      	nop			; (mov r8, r8)
    b5fe:	4b0e      	ldr	r3, [pc, #56]	; (b638 <system_gclk_gen_enable+0x48>)
    b600:	4798      	blx	r3
    b602:	1e03      	subs	r3, r0, #0
    b604:	d1fb      	bne.n	b5fe <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b606:	4b0d      	ldr	r3, [pc, #52]	; (b63c <system_gclk_gen_enable+0x4c>)
    b608:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b60a:	4a0d      	ldr	r2, [pc, #52]	; (b640 <system_gclk_gen_enable+0x50>)
    b60c:	1dfb      	adds	r3, r7, #7
    b60e:	781b      	ldrb	r3, [r3, #0]
    b610:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b612:	46c0      	nop			; (mov r8, r8)
    b614:	4b08      	ldr	r3, [pc, #32]	; (b638 <system_gclk_gen_enable+0x48>)
    b616:	4798      	blx	r3
    b618:	1e03      	subs	r3, r0, #0
    b61a:	d1fb      	bne.n	b614 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    b61c:	4b09      	ldr	r3, [pc, #36]	; (b644 <system_gclk_gen_enable+0x54>)
    b61e:	4a09      	ldr	r2, [pc, #36]	; (b644 <system_gclk_gen_enable+0x54>)
    b620:	6852      	ldr	r2, [r2, #4]
    b622:	2180      	movs	r1, #128	; 0x80
    b624:	0249      	lsls	r1, r1, #9
    b626:	430a      	orrs	r2, r1
    b628:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    b62a:	4b07      	ldr	r3, [pc, #28]	; (b648 <system_gclk_gen_enable+0x58>)
    b62c:	4798      	blx	r3
}
    b62e:	46c0      	nop			; (mov r8, r8)
    b630:	46bd      	mov	sp, r7
    b632:	b002      	add	sp, #8
    b634:	bd80      	pop	{r7, pc}
    b636:	46c0      	nop			; (mov r8, r8)
    b638:	0000b47d 	.word	0x0000b47d
    b63c:	0000b455 	.word	0x0000b455
    b640:	40000c04 	.word	0x40000c04
    b644:	40000c00 	.word	0x40000c00
    b648:	0000b469 	.word	0x0000b469

0000b64c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    b64c:	b580      	push	{r7, lr}
    b64e:	b086      	sub	sp, #24
    b650:	af00      	add	r7, sp, #0
    b652:	0002      	movs	r2, r0
    b654:	1dfb      	adds	r3, r7, #7
    b656:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    b658:	46c0      	nop			; (mov r8, r8)
    b65a:	4b2a      	ldr	r3, [pc, #168]	; (b704 <system_gclk_gen_get_hz+0xb8>)
    b65c:	4798      	blx	r3
    b65e:	1e03      	subs	r3, r0, #0
    b660:	d1fb      	bne.n	b65a <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    b662:	4b29      	ldr	r3, [pc, #164]	; (b708 <system_gclk_gen_get_hz+0xbc>)
    b664:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b666:	4a29      	ldr	r2, [pc, #164]	; (b70c <system_gclk_gen_get_hz+0xc0>)
    b668:	1dfb      	adds	r3, r7, #7
    b66a:	781b      	ldrb	r3, [r3, #0]
    b66c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b66e:	46c0      	nop			; (mov r8, r8)
    b670:	4b24      	ldr	r3, [pc, #144]	; (b704 <system_gclk_gen_get_hz+0xb8>)
    b672:	4798      	blx	r3
    b674:	1e03      	subs	r3, r0, #0
    b676:	d1fb      	bne.n	b670 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    b678:	4b25      	ldr	r3, [pc, #148]	; (b710 <system_gclk_gen_get_hz+0xc4>)
    b67a:	685b      	ldr	r3, [r3, #4]
    b67c:	04db      	lsls	r3, r3, #19
    b67e:	0edb      	lsrs	r3, r3, #27
    b680:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    b682:	0018      	movs	r0, r3
    b684:	4b23      	ldr	r3, [pc, #140]	; (b714 <system_gclk_gen_get_hz+0xc8>)
    b686:	4798      	blx	r3
    b688:	0003      	movs	r3, r0
    b68a:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    b68c:	4a1f      	ldr	r2, [pc, #124]	; (b70c <system_gclk_gen_get_hz+0xc0>)
    b68e:	1dfb      	adds	r3, r7, #7
    b690:	781b      	ldrb	r3, [r3, #0]
    b692:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    b694:	4b1e      	ldr	r3, [pc, #120]	; (b710 <system_gclk_gen_get_hz+0xc4>)
    b696:	685b      	ldr	r3, [r3, #4]
    b698:	02db      	lsls	r3, r3, #11
    b69a:	0fdb      	lsrs	r3, r3, #31
    b69c:	b2da      	uxtb	r2, r3
    b69e:	2313      	movs	r3, #19
    b6a0:	18fb      	adds	r3, r7, r3
    b6a2:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    b6a4:	4a1c      	ldr	r2, [pc, #112]	; (b718 <system_gclk_gen_get_hz+0xcc>)
    b6a6:	1dfb      	adds	r3, r7, #7
    b6a8:	781b      	ldrb	r3, [r3, #0]
    b6aa:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    b6ac:	46c0      	nop			; (mov r8, r8)
    b6ae:	4b15      	ldr	r3, [pc, #84]	; (b704 <system_gclk_gen_get_hz+0xb8>)
    b6b0:	4798      	blx	r3
    b6b2:	1e03      	subs	r3, r0, #0
    b6b4:	d1fb      	bne.n	b6ae <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    b6b6:	4b16      	ldr	r3, [pc, #88]	; (b710 <system_gclk_gen_get_hz+0xc4>)
    b6b8:	689b      	ldr	r3, [r3, #8]
    b6ba:	021b      	lsls	r3, r3, #8
    b6bc:	0c1b      	lsrs	r3, r3, #16
    b6be:	b29b      	uxth	r3, r3
    b6c0:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    b6c2:	4b16      	ldr	r3, [pc, #88]	; (b71c <system_gclk_gen_get_hz+0xd0>)
    b6c4:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    b6c6:	2313      	movs	r3, #19
    b6c8:	18fb      	adds	r3, r7, r3
    b6ca:	781b      	ldrb	r3, [r3, #0]
    b6cc:	2b00      	cmp	r3, #0
    b6ce:	d109      	bne.n	b6e4 <system_gclk_gen_get_hz+0x98>
    b6d0:	68fb      	ldr	r3, [r7, #12]
    b6d2:	2b01      	cmp	r3, #1
    b6d4:	d906      	bls.n	b6e4 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    b6d6:	4b12      	ldr	r3, [pc, #72]	; (b720 <system_gclk_gen_get_hz+0xd4>)
    b6d8:	68f9      	ldr	r1, [r7, #12]
    b6da:	6978      	ldr	r0, [r7, #20]
    b6dc:	4798      	blx	r3
    b6de:	0003      	movs	r3, r0
    b6e0:	617b      	str	r3, [r7, #20]
    b6e2:	e00a      	b.n	b6fa <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    b6e4:	2313      	movs	r3, #19
    b6e6:	18fb      	adds	r3, r7, r3
    b6e8:	781b      	ldrb	r3, [r3, #0]
    b6ea:	2b00      	cmp	r3, #0
    b6ec:	d005      	beq.n	b6fa <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    b6ee:	68fb      	ldr	r3, [r7, #12]
    b6f0:	3301      	adds	r3, #1
    b6f2:	697a      	ldr	r2, [r7, #20]
    b6f4:	40da      	lsrs	r2, r3
    b6f6:	0013      	movs	r3, r2
    b6f8:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    b6fa:	697b      	ldr	r3, [r7, #20]
}
    b6fc:	0018      	movs	r0, r3
    b6fe:	46bd      	mov	sp, r7
    b700:	b006      	add	sp, #24
    b702:	bd80      	pop	{r7, pc}
    b704:	0000b47d 	.word	0x0000b47d
    b708:	0000b455 	.word	0x0000b455
    b70c:	40000c04 	.word	0x40000c04
    b710:	40000c00 	.word	0x40000c00
    b714:	0000adad 	.word	0x0000adad
    b718:	40000c08 	.word	0x40000c08
    b71c:	0000b469 	.word	0x0000b469
    b720:	0000bff5 	.word	0x0000bff5

0000b724 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    b724:	b580      	push	{r7, lr}
    b726:	b084      	sub	sp, #16
    b728:	af00      	add	r7, sp, #0
    b72a:	0002      	movs	r2, r0
    b72c:	6039      	str	r1, [r7, #0]
    b72e:	1dfb      	adds	r3, r7, #7
    b730:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    b732:	1dfb      	adds	r3, r7, #7
    b734:	781b      	ldrb	r3, [r3, #0]
    b736:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    b738:	683b      	ldr	r3, [r7, #0]
    b73a:	781b      	ldrb	r3, [r3, #0]
    b73c:	021b      	lsls	r3, r3, #8
    b73e:	001a      	movs	r2, r3
    b740:	68fb      	ldr	r3, [r7, #12]
    b742:	4313      	orrs	r3, r2
    b744:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    b746:	1dfb      	adds	r3, r7, #7
    b748:	781b      	ldrb	r3, [r3, #0]
    b74a:	0018      	movs	r0, r3
    b74c:	4b04      	ldr	r3, [pc, #16]	; (b760 <system_gclk_chan_set_config+0x3c>)
    b74e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    b750:	4b04      	ldr	r3, [pc, #16]	; (b764 <system_gclk_chan_set_config+0x40>)
    b752:	68fa      	ldr	r2, [r7, #12]
    b754:	b292      	uxth	r2, r2
    b756:	805a      	strh	r2, [r3, #2]
}
    b758:	46c0      	nop			; (mov r8, r8)
    b75a:	46bd      	mov	sp, r7
    b75c:	b004      	add	sp, #16
    b75e:	bd80      	pop	{r7, pc}
    b760:	0000b7b1 	.word	0x0000b7b1
    b764:	40000c00 	.word	0x40000c00

0000b768 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    b768:	b580      	push	{r7, lr}
    b76a:	b082      	sub	sp, #8
    b76c:	af00      	add	r7, sp, #0
    b76e:	0002      	movs	r2, r0
    b770:	1dfb      	adds	r3, r7, #7
    b772:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    b774:	4b0a      	ldr	r3, [pc, #40]	; (b7a0 <system_gclk_chan_enable+0x38>)
    b776:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b778:	4a0a      	ldr	r2, [pc, #40]	; (b7a4 <system_gclk_chan_enable+0x3c>)
    b77a:	1dfb      	adds	r3, r7, #7
    b77c:	781b      	ldrb	r3, [r3, #0]
    b77e:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    b780:	4909      	ldr	r1, [pc, #36]	; (b7a8 <system_gclk_chan_enable+0x40>)
    b782:	4b09      	ldr	r3, [pc, #36]	; (b7a8 <system_gclk_chan_enable+0x40>)
    b784:	885b      	ldrh	r3, [r3, #2]
    b786:	b29b      	uxth	r3, r3
    b788:	2280      	movs	r2, #128	; 0x80
    b78a:	01d2      	lsls	r2, r2, #7
    b78c:	4313      	orrs	r3, r2
    b78e:	b29b      	uxth	r3, r3
    b790:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    b792:	4b06      	ldr	r3, [pc, #24]	; (b7ac <system_gclk_chan_enable+0x44>)
    b794:	4798      	blx	r3
}
    b796:	46c0      	nop			; (mov r8, r8)
    b798:	46bd      	mov	sp, r7
    b79a:	b002      	add	sp, #8
    b79c:	bd80      	pop	{r7, pc}
    b79e:	46c0      	nop			; (mov r8, r8)
    b7a0:	0000b455 	.word	0x0000b455
    b7a4:	40000c02 	.word	0x40000c02
    b7a8:	40000c00 	.word	0x40000c00
    b7ac:	0000b469 	.word	0x0000b469

0000b7b0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    b7b0:	b580      	push	{r7, lr}
    b7b2:	b084      	sub	sp, #16
    b7b4:	af00      	add	r7, sp, #0
    b7b6:	0002      	movs	r2, r0
    b7b8:	1dfb      	adds	r3, r7, #7
    b7ba:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    b7bc:	4b1c      	ldr	r3, [pc, #112]	; (b830 <system_gclk_chan_disable+0x80>)
    b7be:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b7c0:	4a1c      	ldr	r2, [pc, #112]	; (b834 <system_gclk_chan_disable+0x84>)
    b7c2:	1dfb      	adds	r3, r7, #7
    b7c4:	781b      	ldrb	r3, [r3, #0]
    b7c6:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    b7c8:	4b1b      	ldr	r3, [pc, #108]	; (b838 <system_gclk_chan_disable+0x88>)
    b7ca:	885b      	ldrh	r3, [r3, #2]
    b7cc:	051b      	lsls	r3, r3, #20
    b7ce:	0f1b      	lsrs	r3, r3, #28
    b7d0:	b2db      	uxtb	r3, r3
    b7d2:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    b7d4:	4a18      	ldr	r2, [pc, #96]	; (b838 <system_gclk_chan_disable+0x88>)
    b7d6:	8853      	ldrh	r3, [r2, #2]
    b7d8:	4918      	ldr	r1, [pc, #96]	; (b83c <system_gclk_chan_disable+0x8c>)
    b7da:	400b      	ands	r3, r1
    b7dc:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    b7de:	4a16      	ldr	r2, [pc, #88]	; (b838 <system_gclk_chan_disable+0x88>)
    b7e0:	4b15      	ldr	r3, [pc, #84]	; (b838 <system_gclk_chan_disable+0x88>)
    b7e2:	885b      	ldrh	r3, [r3, #2]
    b7e4:	b29b      	uxth	r3, r3
    b7e6:	4916      	ldr	r1, [pc, #88]	; (b840 <system_gclk_chan_disable+0x90>)
    b7e8:	400b      	ands	r3, r1
    b7ea:	b29b      	uxth	r3, r3
    b7ec:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    b7ee:	46c0      	nop			; (mov r8, r8)
    b7f0:	4b11      	ldr	r3, [pc, #68]	; (b838 <system_gclk_chan_disable+0x88>)
    b7f2:	885b      	ldrh	r3, [r3, #2]
    b7f4:	b29b      	uxth	r3, r3
    b7f6:	001a      	movs	r2, r3
    b7f8:	2380      	movs	r3, #128	; 0x80
    b7fa:	01db      	lsls	r3, r3, #7
    b7fc:	4013      	ands	r3, r2
    b7fe:	d1f7      	bne.n	b7f0 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    b800:	4a0d      	ldr	r2, [pc, #52]	; (b838 <system_gclk_chan_disable+0x88>)
    b802:	68fb      	ldr	r3, [r7, #12]
    b804:	b2db      	uxtb	r3, r3
    b806:	1c19      	adds	r1, r3, #0
    b808:	230f      	movs	r3, #15
    b80a:	400b      	ands	r3, r1
    b80c:	b2d9      	uxtb	r1, r3
    b80e:	8853      	ldrh	r3, [r2, #2]
    b810:	1c08      	adds	r0, r1, #0
    b812:	210f      	movs	r1, #15
    b814:	4001      	ands	r1, r0
    b816:	0208      	lsls	r0, r1, #8
    b818:	4908      	ldr	r1, [pc, #32]	; (b83c <system_gclk_chan_disable+0x8c>)
    b81a:	400b      	ands	r3, r1
    b81c:	1c19      	adds	r1, r3, #0
    b81e:	1c03      	adds	r3, r0, #0
    b820:	430b      	orrs	r3, r1
    b822:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    b824:	4b07      	ldr	r3, [pc, #28]	; (b844 <system_gclk_chan_disable+0x94>)
    b826:	4798      	blx	r3
}
    b828:	46c0      	nop			; (mov r8, r8)
    b82a:	46bd      	mov	sp, r7
    b82c:	b004      	add	sp, #16
    b82e:	bd80      	pop	{r7, pc}
    b830:	0000b455 	.word	0x0000b455
    b834:	40000c02 	.word	0x40000c02
    b838:	40000c00 	.word	0x40000c00
    b83c:	fffff0ff 	.word	0xfffff0ff
    b840:	ffffbfff 	.word	0xffffbfff
    b844:	0000b469 	.word	0x0000b469

0000b848 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    b848:	b580      	push	{r7, lr}
    b84a:	b084      	sub	sp, #16
    b84c:	af00      	add	r7, sp, #0
    b84e:	0002      	movs	r2, r0
    b850:	1dfb      	adds	r3, r7, #7
    b852:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    b854:	4b0d      	ldr	r3, [pc, #52]	; (b88c <system_gclk_chan_get_hz+0x44>)
    b856:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    b858:	4a0d      	ldr	r2, [pc, #52]	; (b890 <system_gclk_chan_get_hz+0x48>)
    b85a:	1dfb      	adds	r3, r7, #7
    b85c:	781b      	ldrb	r3, [r3, #0]
    b85e:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    b860:	4b0c      	ldr	r3, [pc, #48]	; (b894 <system_gclk_chan_get_hz+0x4c>)
    b862:	885b      	ldrh	r3, [r3, #2]
    b864:	051b      	lsls	r3, r3, #20
    b866:	0f1b      	lsrs	r3, r3, #28
    b868:	b2da      	uxtb	r2, r3
    b86a:	230f      	movs	r3, #15
    b86c:	18fb      	adds	r3, r7, r3
    b86e:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    b870:	4b09      	ldr	r3, [pc, #36]	; (b898 <system_gclk_chan_get_hz+0x50>)
    b872:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    b874:	230f      	movs	r3, #15
    b876:	18fb      	adds	r3, r7, r3
    b878:	781b      	ldrb	r3, [r3, #0]
    b87a:	0018      	movs	r0, r3
    b87c:	4b07      	ldr	r3, [pc, #28]	; (b89c <system_gclk_chan_get_hz+0x54>)
    b87e:	4798      	blx	r3
    b880:	0003      	movs	r3, r0
}
    b882:	0018      	movs	r0, r3
    b884:	46bd      	mov	sp, r7
    b886:	b004      	add	sp, #16
    b888:	bd80      	pop	{r7, pc}
    b88a:	46c0      	nop			; (mov r8, r8)
    b88c:	0000b455 	.word	0x0000b455
    b890:	40000c02 	.word	0x40000c02
    b894:	40000c00 	.word	0x40000c00
    b898:	0000b469 	.word	0x0000b469
    b89c:	0000b64d 	.word	0x0000b64d

0000b8a0 <system_interrupt_clear_pending>:
 * \retval STATUS_OK           If no error was detected
 * \retval STATUS_INVALID_ARG  If an unsupported interrupt vector number was given
 */
enum status_code system_interrupt_clear_pending(
		const enum system_interrupt_vector vector)
{
    b8a0:	b580      	push	{r7, lr}
    b8a2:	b084      	sub	sp, #16
    b8a4:	af00      	add	r7, sp, #0
    b8a6:	0002      	movs	r2, r0
    b8a8:	1dfb      	adds	r3, r7, #7
    b8aa:	701a      	strb	r2, [r3, #0]
	enum status_code status = STATUS_OK;
    b8ac:	230f      	movs	r3, #15
    b8ae:	18fb      	adds	r3, r7, r3
    b8b0:	2200      	movs	r2, #0
    b8b2:	701a      	strb	r2, [r3, #0]

	if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) {
    b8b4:	1dfb      	adds	r3, r7, #7
    b8b6:	781b      	ldrb	r3, [r3, #0]
    b8b8:	2b7f      	cmp	r3, #127	; 0x7f
    b8ba:	d80b      	bhi.n	b8d4 <system_interrupt_clear_pending+0x34>
		NVIC->ICPR[0] = (1 << vector);
    b8bc:	4a13      	ldr	r2, [pc, #76]	; (b90c <system_interrupt_clear_pending+0x6c>)
    b8be:	1dfb      	adds	r3, r7, #7
    b8c0:	781b      	ldrb	r3, [r3, #0]
    b8c2:	b25b      	sxtb	r3, r3
    b8c4:	2101      	movs	r1, #1
    b8c6:	4099      	lsls	r1, r3
    b8c8:	000b      	movs	r3, r1
    b8ca:	0019      	movs	r1, r3
    b8cc:	23c0      	movs	r3, #192	; 0xc0
    b8ce:	005b      	lsls	r3, r3, #1
    b8d0:	50d1      	str	r1, [r2, r3]
    b8d2:	e014      	b.n	b8fe <system_interrupt_clear_pending+0x5e>
	} else if (vector == SYSTEM_INTERRUPT_NON_MASKABLE) {
    b8d4:	1dfb      	adds	r3, r7, #7
    b8d6:	781b      	ldrb	r3, [r3, #0]
    b8d8:	b25b      	sxtb	r3, r3
    b8da:	330e      	adds	r3, #14
    b8dc:	d101      	bne.n	b8e2 <system_interrupt_clear_pending+0x42>
		/* Note: Clearing of NMI pending interrupts does not make sense and is
		 * not supported by the device, as it has the highest priority and will
		 * always be executed at the moment it is set */
		return STATUS_ERR_INVALID_ARG;
    b8de:	2317      	movs	r3, #23
    b8e0:	e010      	b.n	b904 <system_interrupt_clear_pending+0x64>
	} else if (vector == SYSTEM_INTERRUPT_SYSTICK) {
    b8e2:	1dfb      	adds	r3, r7, #7
    b8e4:	781b      	ldrb	r3, [r3, #0]
    b8e6:	b25b      	sxtb	r3, r3
    b8e8:	3301      	adds	r3, #1
    b8ea:	d104      	bne.n	b8f6 <system_interrupt_clear_pending+0x56>
		SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk;
    b8ec:	4b08      	ldr	r3, [pc, #32]	; (b910 <system_interrupt_clear_pending+0x70>)
    b8ee:	2280      	movs	r2, #128	; 0x80
    b8f0:	0492      	lsls	r2, r2, #18
    b8f2:	605a      	str	r2, [r3, #4]
    b8f4:	e003      	b.n	b8fe <system_interrupt_clear_pending+0x5e>
	} else {
		Assert(false);
		status = STATUS_ERR_INVALID_ARG;
    b8f6:	230f      	movs	r3, #15
    b8f8:	18fb      	adds	r3, r7, r3
    b8fa:	2217      	movs	r2, #23
    b8fc:	701a      	strb	r2, [r3, #0]
	}

	return status;
    b8fe:	230f      	movs	r3, #15
    b900:	18fb      	adds	r3, r7, r3
    b902:	781b      	ldrb	r3, [r3, #0]
}
    b904:	0018      	movs	r0, r3
    b906:	46bd      	mov	sp, r7
    b908:	b004      	add	sp, #16
    b90a:	bd80      	pop	{r7, pc}
    b90c:	e000e100 	.word	0xe000e100
    b910:	e000ed00 	.word	0xe000ed00

0000b914 <system_pinmux_get_group_from_gpio_pin>:
{
    b914:	b580      	push	{r7, lr}
    b916:	b084      	sub	sp, #16
    b918:	af00      	add	r7, sp, #0
    b91a:	0002      	movs	r2, r0
    b91c:	1dfb      	adds	r3, r7, #7
    b91e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    b920:	230f      	movs	r3, #15
    b922:	18fb      	adds	r3, r7, r3
    b924:	1dfa      	adds	r2, r7, #7
    b926:	7812      	ldrb	r2, [r2, #0]
    b928:	09d2      	lsrs	r2, r2, #7
    b92a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    b92c:	230e      	movs	r3, #14
    b92e:	18fb      	adds	r3, r7, r3
    b930:	1dfa      	adds	r2, r7, #7
    b932:	7812      	ldrb	r2, [r2, #0]
    b934:	0952      	lsrs	r2, r2, #5
    b936:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    b938:	4b0d      	ldr	r3, [pc, #52]	; (b970 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    b93a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    b93c:	230f      	movs	r3, #15
    b93e:	18fb      	adds	r3, r7, r3
    b940:	781b      	ldrb	r3, [r3, #0]
    b942:	2b00      	cmp	r3, #0
    b944:	d10f      	bne.n	b966 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    b946:	230f      	movs	r3, #15
    b948:	18fb      	adds	r3, r7, r3
    b94a:	781b      	ldrb	r3, [r3, #0]
    b94c:	009b      	lsls	r3, r3, #2
    b94e:	2210      	movs	r2, #16
    b950:	4694      	mov	ip, r2
    b952:	44bc      	add	ip, r7
    b954:	4463      	add	r3, ip
    b956:	3b08      	subs	r3, #8
    b958:	681a      	ldr	r2, [r3, #0]
    b95a:	230e      	movs	r3, #14
    b95c:	18fb      	adds	r3, r7, r3
    b95e:	781b      	ldrb	r3, [r3, #0]
    b960:	01db      	lsls	r3, r3, #7
    b962:	18d3      	adds	r3, r2, r3
    b964:	e000      	b.n	b968 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    b966:	2300      	movs	r3, #0
}
    b968:	0018      	movs	r0, r3
    b96a:	46bd      	mov	sp, r7
    b96c:	b004      	add	sp, #16
    b96e:	bd80      	pop	{r7, pc}
    b970:	41004400 	.word	0x41004400

0000b974 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    b974:	b580      	push	{r7, lr}
    b976:	b088      	sub	sp, #32
    b978:	af00      	add	r7, sp, #0
    b97a:	60f8      	str	r0, [r7, #12]
    b97c:	60b9      	str	r1, [r7, #8]
    b97e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    b980:	2300      	movs	r3, #0
    b982:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    b984:	687b      	ldr	r3, [r7, #4]
    b986:	78db      	ldrb	r3, [r3, #3]
    b988:	2201      	movs	r2, #1
    b98a:	4053      	eors	r3, r2
    b98c:	b2db      	uxtb	r3, r3
    b98e:	2b00      	cmp	r3, #0
    b990:	d035      	beq.n	b9fe <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    b992:	687b      	ldr	r3, [r7, #4]
    b994:	781b      	ldrb	r3, [r3, #0]
    b996:	2b80      	cmp	r3, #128	; 0x80
    b998:	d00b      	beq.n	b9b2 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    b99a:	69fb      	ldr	r3, [r7, #28]
    b99c:	2280      	movs	r2, #128	; 0x80
    b99e:	0252      	lsls	r2, r2, #9
    b9a0:	4313      	orrs	r3, r2
    b9a2:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    b9a4:	687b      	ldr	r3, [r7, #4]
    b9a6:	781b      	ldrb	r3, [r3, #0]
    b9a8:	061b      	lsls	r3, r3, #24
    b9aa:	001a      	movs	r2, r3
    b9ac:	69fb      	ldr	r3, [r7, #28]
    b9ae:	4313      	orrs	r3, r2
    b9b0:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    b9b2:	687b      	ldr	r3, [r7, #4]
    b9b4:	785b      	ldrb	r3, [r3, #1]
    b9b6:	2b00      	cmp	r3, #0
    b9b8:	d003      	beq.n	b9c2 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    b9ba:	687b      	ldr	r3, [r7, #4]
    b9bc:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    b9be:	2b02      	cmp	r3, #2
    b9c0:	d110      	bne.n	b9e4 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    b9c2:	69fb      	ldr	r3, [r7, #28]
    b9c4:	2280      	movs	r2, #128	; 0x80
    b9c6:	0292      	lsls	r2, r2, #10
    b9c8:	4313      	orrs	r3, r2
    b9ca:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    b9cc:	687b      	ldr	r3, [r7, #4]
    b9ce:	789b      	ldrb	r3, [r3, #2]
    b9d0:	2b00      	cmp	r3, #0
    b9d2:	d004      	beq.n	b9de <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    b9d4:	69fb      	ldr	r3, [r7, #28]
    b9d6:	2280      	movs	r2, #128	; 0x80
    b9d8:	02d2      	lsls	r2, r2, #11
    b9da:	4313      	orrs	r3, r2
    b9dc:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    b9de:	68fb      	ldr	r3, [r7, #12]
    b9e0:	68ba      	ldr	r2, [r7, #8]
    b9e2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b9e4:	687b      	ldr	r3, [r7, #4]
    b9e6:	785b      	ldrb	r3, [r3, #1]
    b9e8:	2b01      	cmp	r3, #1
    b9ea:	d003      	beq.n	b9f4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    b9ec:	687b      	ldr	r3, [r7, #4]
    b9ee:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    b9f0:	2b02      	cmp	r3, #2
    b9f2:	d107      	bne.n	ba04 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    b9f4:	69fb      	ldr	r3, [r7, #28]
    b9f6:	4a22      	ldr	r2, [pc, #136]	; (ba80 <_system_pinmux_config+0x10c>)
    b9f8:	4013      	ands	r3, r2
    b9fa:	61fb      	str	r3, [r7, #28]
    b9fc:	e002      	b.n	ba04 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    b9fe:	68fb      	ldr	r3, [r7, #12]
    ba00:	68ba      	ldr	r2, [r7, #8]
    ba02:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    ba04:	68bb      	ldr	r3, [r7, #8]
    ba06:	041b      	lsls	r3, r3, #16
    ba08:	0c1b      	lsrs	r3, r3, #16
    ba0a:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    ba0c:	68bb      	ldr	r3, [r7, #8]
    ba0e:	0c1b      	lsrs	r3, r3, #16
    ba10:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    ba12:	69ba      	ldr	r2, [r7, #24]
    ba14:	69fb      	ldr	r3, [r7, #28]
    ba16:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    ba18:	22a0      	movs	r2, #160	; 0xa0
    ba1a:	05d2      	lsls	r2, r2, #23
    ba1c:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    ba1e:	68fb      	ldr	r3, [r7, #12]
    ba20:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    ba22:	697a      	ldr	r2, [r7, #20]
    ba24:	69fb      	ldr	r3, [r7, #28]
    ba26:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    ba28:	22d0      	movs	r2, #208	; 0xd0
    ba2a:	0612      	lsls	r2, r2, #24
    ba2c:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    ba2e:	68fb      	ldr	r3, [r7, #12]
    ba30:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    ba32:	687b      	ldr	r3, [r7, #4]
    ba34:	78db      	ldrb	r3, [r3, #3]
    ba36:	2201      	movs	r2, #1
    ba38:	4053      	eors	r3, r2
    ba3a:	b2db      	uxtb	r3, r3
    ba3c:	2b00      	cmp	r3, #0
    ba3e:	d01a      	beq.n	ba76 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    ba40:	69fa      	ldr	r2, [r7, #28]
    ba42:	2380      	movs	r3, #128	; 0x80
    ba44:	02db      	lsls	r3, r3, #11
    ba46:	4013      	ands	r3, r2
    ba48:	d00a      	beq.n	ba60 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    ba4a:	687b      	ldr	r3, [r7, #4]
    ba4c:	789b      	ldrb	r3, [r3, #2]
    ba4e:	2b01      	cmp	r3, #1
    ba50:	d103      	bne.n	ba5a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    ba52:	68fb      	ldr	r3, [r7, #12]
    ba54:	68ba      	ldr	r2, [r7, #8]
    ba56:	619a      	str	r2, [r3, #24]
    ba58:	e002      	b.n	ba60 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    ba5a:	68fb      	ldr	r3, [r7, #12]
    ba5c:	68ba      	ldr	r2, [r7, #8]
    ba5e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    ba60:	687b      	ldr	r3, [r7, #4]
    ba62:	785b      	ldrb	r3, [r3, #1]
    ba64:	2b01      	cmp	r3, #1
    ba66:	d003      	beq.n	ba70 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    ba68:	687b      	ldr	r3, [r7, #4]
    ba6a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    ba6c:	2b02      	cmp	r3, #2
    ba6e:	d102      	bne.n	ba76 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    ba70:	68fb      	ldr	r3, [r7, #12]
    ba72:	68ba      	ldr	r2, [r7, #8]
    ba74:	609a      	str	r2, [r3, #8]
		}
	}
}
    ba76:	46c0      	nop			; (mov r8, r8)
    ba78:	46bd      	mov	sp, r7
    ba7a:	b008      	add	sp, #32
    ba7c:	bd80      	pop	{r7, pc}
    ba7e:	46c0      	nop			; (mov r8, r8)
    ba80:	fffbffff 	.word	0xfffbffff

0000ba84 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    ba84:	b580      	push	{r7, lr}
    ba86:	b084      	sub	sp, #16
    ba88:	af00      	add	r7, sp, #0
    ba8a:	0002      	movs	r2, r0
    ba8c:	6039      	str	r1, [r7, #0]
    ba8e:	1dfb      	adds	r3, r7, #7
    ba90:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    ba92:	1dfb      	adds	r3, r7, #7
    ba94:	781b      	ldrb	r3, [r3, #0]
    ba96:	0018      	movs	r0, r3
    ba98:	4b0a      	ldr	r3, [pc, #40]	; (bac4 <system_pinmux_pin_set_config+0x40>)
    ba9a:	4798      	blx	r3
    ba9c:	0003      	movs	r3, r0
    ba9e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    baa0:	1dfb      	adds	r3, r7, #7
    baa2:	781b      	ldrb	r3, [r3, #0]
    baa4:	221f      	movs	r2, #31
    baa6:	4013      	ands	r3, r2
    baa8:	2201      	movs	r2, #1
    baaa:	409a      	lsls	r2, r3
    baac:	0013      	movs	r3, r2
    baae:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    bab0:	683a      	ldr	r2, [r7, #0]
    bab2:	68b9      	ldr	r1, [r7, #8]
    bab4:	68fb      	ldr	r3, [r7, #12]
    bab6:	0018      	movs	r0, r3
    bab8:	4b03      	ldr	r3, [pc, #12]	; (bac8 <system_pinmux_pin_set_config+0x44>)
    baba:	4798      	blx	r3
}
    babc:	46c0      	nop			; (mov r8, r8)
    babe:	46bd      	mov	sp, r7
    bac0:	b004      	add	sp, #16
    bac2:	bd80      	pop	{r7, pc}
    bac4:	0000b915 	.word	0x0000b915
    bac8:	0000b975 	.word	0x0000b975

0000bacc <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    bacc:	b580      	push	{r7, lr}
    bace:	af00      	add	r7, sp, #0
	return;
    bad0:	46c0      	nop			; (mov r8, r8)
}
    bad2:	46bd      	mov	sp, r7
    bad4:	bd80      	pop	{r7, pc}
	...

0000bad8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    bad8:	b580      	push	{r7, lr}
    bada:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    badc:	4b06      	ldr	r3, [pc, #24]	; (baf8 <system_init+0x20>)
    bade:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    bae0:	4b06      	ldr	r3, [pc, #24]	; (bafc <system_init+0x24>)
    bae2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    bae4:	4b06      	ldr	r3, [pc, #24]	; (bb00 <system_init+0x28>)
    bae6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    bae8:	4b06      	ldr	r3, [pc, #24]	; (bb04 <system_init+0x2c>)
    baea:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    baec:	4b06      	ldr	r3, [pc, #24]	; (bb08 <system_init+0x30>)
    baee:	4798      	blx	r3
}
    baf0:	46c0      	nop			; (mov r8, r8)
    baf2:	46bd      	mov	sp, r7
    baf4:	bd80      	pop	{r7, pc}
    baf6:	46c0      	nop			; (mov r8, r8)
    baf8:	0000b159 	.word	0x0000b159
    bafc:	000093cd 	.word	0x000093cd
    bb00:	0000bacd 	.word	0x0000bacd
    bb04:	0000963d 	.word	0x0000963d
    bb08:	0000bacd 	.word	0x0000bacd

0000bb0c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    bb0c:	b580      	push	{r7, lr}
    bb0e:	af00      	add	r7, sp, #0
    bb10:	2000      	movs	r0, #0
    bb12:	4b02      	ldr	r3, [pc, #8]	; (bb1c <TCC0_Handler+0x10>)
    bb14:	4798      	blx	r3
    bb16:	46c0      	nop			; (mov r8, r8)
    bb18:	46bd      	mov	sp, r7
    bb1a:	bd80      	pop	{r7, pc}
    bb1c:	0000bb49 	.word	0x0000bb49

0000bb20 <TCC1_Handler>:
    bb20:	b580      	push	{r7, lr}
    bb22:	af00      	add	r7, sp, #0
    bb24:	2001      	movs	r0, #1
    bb26:	4b02      	ldr	r3, [pc, #8]	; (bb30 <TCC1_Handler+0x10>)
    bb28:	4798      	blx	r3
    bb2a:	46c0      	nop			; (mov r8, r8)
    bb2c:	46bd      	mov	sp, r7
    bb2e:	bd80      	pop	{r7, pc}
    bb30:	0000bb49 	.word	0x0000bb49

0000bb34 <TCC2_Handler>:
    bb34:	b580      	push	{r7, lr}
    bb36:	af00      	add	r7, sp, #0
    bb38:	2002      	movs	r0, #2
    bb3a:	4b02      	ldr	r3, [pc, #8]	; (bb44 <TCC2_Handler+0x10>)
    bb3c:	4798      	blx	r3
    bb3e:	46c0      	nop			; (mov r8, r8)
    bb40:	46bd      	mov	sp, r7
    bb42:	bd80      	pop	{r7, pc}
    bb44:	0000bb49 	.word	0x0000bb49

0000bb48 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    bb48:	b580      	push	{r7, lr}
    bb4a:	b086      	sub	sp, #24
    bb4c:	af00      	add	r7, sp, #0
    bb4e:	0002      	movs	r2, r0
    bb50:	1dfb      	adds	r3, r7, #7
    bb52:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    bb54:	1dfb      	adds	r3, r7, #7
    bb56:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    bb58:	4b18      	ldr	r3, [pc, #96]	; (bbbc <_tcc_interrupt_handler+0x74>)
    bb5a:	0092      	lsls	r2, r2, #2
    bb5c:	58d3      	ldr	r3, [r2, r3]
    bb5e:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    bb60:	693b      	ldr	r3, [r7, #16]
    bb62:	681b      	ldr	r3, [r3, #0]
    bb64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    bb66:	693b      	ldr	r3, [r7, #16]
    bb68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    bb6a:	401a      	ands	r2, r3
			module->enable_callback_mask);
    bb6c:	693b      	ldr	r3, [r7, #16]
    bb6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    bb70:	4013      	ands	r3, r2
    bb72:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    bb74:	2300      	movs	r3, #0
    bb76:	617b      	str	r3, [r7, #20]
    bb78:	e019      	b.n	bbae <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    bb7a:	4b11      	ldr	r3, [pc, #68]	; (bbc0 <_tcc_interrupt_handler+0x78>)
    bb7c:	697a      	ldr	r2, [r7, #20]
    bb7e:	0092      	lsls	r2, r2, #2
    bb80:	58d3      	ldr	r3, [r2, r3]
    bb82:	68fa      	ldr	r2, [r7, #12]
    bb84:	4013      	ands	r3, r2
    bb86:	d00f      	beq.n	bba8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    bb88:	693a      	ldr	r2, [r7, #16]
    bb8a:	697b      	ldr	r3, [r7, #20]
    bb8c:	009b      	lsls	r3, r3, #2
    bb8e:	18d3      	adds	r3, r2, r3
    bb90:	3304      	adds	r3, #4
    bb92:	681b      	ldr	r3, [r3, #0]
    bb94:	693a      	ldr	r2, [r7, #16]
    bb96:	0010      	movs	r0, r2
    bb98:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    bb9a:	693b      	ldr	r3, [r7, #16]
    bb9c:	681b      	ldr	r3, [r3, #0]
    bb9e:	4a08      	ldr	r2, [pc, #32]	; (bbc0 <_tcc_interrupt_handler+0x78>)
    bba0:	6979      	ldr	r1, [r7, #20]
    bba2:	0089      	lsls	r1, r1, #2
    bba4:	588a      	ldr	r2, [r1, r2]
    bba6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    bba8:	697b      	ldr	r3, [r7, #20]
    bbaa:	3301      	adds	r3, #1
    bbac:	617b      	str	r3, [r7, #20]
    bbae:	697b      	ldr	r3, [r7, #20]
    bbb0:	2b0b      	cmp	r3, #11
    bbb2:	dde2      	ble.n	bb7a <_tcc_interrupt_handler+0x32>
		}
	}
}
    bbb4:	46c0      	nop			; (mov r8, r8)
    bbb6:	46bd      	mov	sp, r7
    bbb8:	b006      	add	sp, #24
    bbba:	bd80      	pop	{r7, pc}
    bbbc:	20004e84 	.word	0x20004e84
    bbc0:	000100bc 	.word	0x000100bc

0000bbc4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    bbc4:	b580      	push	{r7, lr}
    bbc6:	b082      	sub	sp, #8
    bbc8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    bbca:	4b2f      	ldr	r3, [pc, #188]	; (bc88 <Reset_Handler+0xc4>)
    bbcc:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    bbce:	4b2f      	ldr	r3, [pc, #188]	; (bc8c <Reset_Handler+0xc8>)
    bbd0:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    bbd2:	687a      	ldr	r2, [r7, #4]
    bbd4:	683b      	ldr	r3, [r7, #0]
    bbd6:	429a      	cmp	r2, r3
    bbd8:	d00c      	beq.n	bbf4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    bbda:	e007      	b.n	bbec <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    bbdc:	683b      	ldr	r3, [r7, #0]
    bbde:	1d1a      	adds	r2, r3, #4
    bbe0:	603a      	str	r2, [r7, #0]
    bbe2:	687a      	ldr	r2, [r7, #4]
    bbe4:	1d11      	adds	r1, r2, #4
    bbe6:	6079      	str	r1, [r7, #4]
    bbe8:	6812      	ldr	r2, [r2, #0]
    bbea:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    bbec:	683a      	ldr	r2, [r7, #0]
    bbee:	4b28      	ldr	r3, [pc, #160]	; (bc90 <Reset_Handler+0xcc>)
    bbf0:	429a      	cmp	r2, r3
    bbf2:	d3f3      	bcc.n	bbdc <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    bbf4:	4b27      	ldr	r3, [pc, #156]	; (bc94 <Reset_Handler+0xd0>)
    bbf6:	603b      	str	r3, [r7, #0]
    bbf8:	e004      	b.n	bc04 <Reset_Handler+0x40>
                *pDest++ = 0;
    bbfa:	683b      	ldr	r3, [r7, #0]
    bbfc:	1d1a      	adds	r2, r3, #4
    bbfe:	603a      	str	r2, [r7, #0]
    bc00:	2200      	movs	r2, #0
    bc02:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    bc04:	683a      	ldr	r2, [r7, #0]
    bc06:	4b24      	ldr	r3, [pc, #144]	; (bc98 <Reset_Handler+0xd4>)
    bc08:	429a      	cmp	r2, r3
    bc0a:	d3f6      	bcc.n	bbfa <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    bc0c:	4b23      	ldr	r3, [pc, #140]	; (bc9c <Reset_Handler+0xd8>)
    bc0e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    bc10:	4b23      	ldr	r3, [pc, #140]	; (bca0 <Reset_Handler+0xdc>)
    bc12:	687a      	ldr	r2, [r7, #4]
    bc14:	21ff      	movs	r1, #255	; 0xff
    bc16:	438a      	bics	r2, r1
    bc18:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    bc1a:	4a22      	ldr	r2, [pc, #136]	; (bca4 <Reset_Handler+0xe0>)
    bc1c:	2390      	movs	r3, #144	; 0x90
    bc1e:	005b      	lsls	r3, r3, #1
    bc20:	2102      	movs	r1, #2
    bc22:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    bc24:	4a20      	ldr	r2, [pc, #128]	; (bca8 <Reset_Handler+0xe4>)
    bc26:	78d3      	ldrb	r3, [r2, #3]
    bc28:	2103      	movs	r1, #3
    bc2a:	438b      	bics	r3, r1
    bc2c:	1c19      	adds	r1, r3, #0
    bc2e:	2302      	movs	r3, #2
    bc30:	430b      	orrs	r3, r1
    bc32:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    bc34:	4a1c      	ldr	r2, [pc, #112]	; (bca8 <Reset_Handler+0xe4>)
    bc36:	78d3      	ldrb	r3, [r2, #3]
    bc38:	210c      	movs	r1, #12
    bc3a:	438b      	bics	r3, r1
    bc3c:	1c19      	adds	r1, r3, #0
    bc3e:	2308      	movs	r3, #8
    bc40:	430b      	orrs	r3, r1
    bc42:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    bc44:	4a19      	ldr	r2, [pc, #100]	; (bcac <Reset_Handler+0xe8>)
    bc46:	7b93      	ldrb	r3, [r2, #14]
    bc48:	2130      	movs	r1, #48	; 0x30
    bc4a:	438b      	bics	r3, r1
    bc4c:	1c19      	adds	r1, r3, #0
    bc4e:	2320      	movs	r3, #32
    bc50:	430b      	orrs	r3, r1
    bc52:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    bc54:	4a15      	ldr	r2, [pc, #84]	; (bcac <Reset_Handler+0xe8>)
    bc56:	7b93      	ldrb	r3, [r2, #14]
    bc58:	210c      	movs	r1, #12
    bc5a:	438b      	bics	r3, r1
    bc5c:	1c19      	adds	r1, r3, #0
    bc5e:	2308      	movs	r3, #8
    bc60:	430b      	orrs	r3, r1
    bc62:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    bc64:	4a11      	ldr	r2, [pc, #68]	; (bcac <Reset_Handler+0xe8>)
    bc66:	7b93      	ldrb	r3, [r2, #14]
    bc68:	2103      	movs	r1, #3
    bc6a:	438b      	bics	r3, r1
    bc6c:	1c19      	adds	r1, r3, #0
    bc6e:	2302      	movs	r3, #2
    bc70:	430b      	orrs	r3, r1
    bc72:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    bc74:	4a0e      	ldr	r2, [pc, #56]	; (bcb0 <Reset_Handler+0xec>)
    bc76:	6853      	ldr	r3, [r2, #4]
    bc78:	2180      	movs	r1, #128	; 0x80
    bc7a:	430b      	orrs	r3, r1
    bc7c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    bc7e:	4b0d      	ldr	r3, [pc, #52]	; (bcb4 <Reset_Handler+0xf0>)
    bc80:	4798      	blx	r3

        /* Branch to main function */
        main();
    bc82:	4b0d      	ldr	r3, [pc, #52]	; (bcb8 <Reset_Handler+0xf4>)
    bc84:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    bc86:	e7fe      	b.n	bc86 <Reset_Handler+0xc2>
    bc88:	000105b0 	.word	0x000105b0
    bc8c:	20000000 	.word	0x20000000
    bc90:	20000200 	.word	0x20000200
    bc94:	20000200 	.word	0x20000200
    bc98:	20004fd4 	.word	0x20004fd4
    bc9c:	00000000 	.word	0x00000000
    bca0:	e000ed00 	.word	0xe000ed00
    bca4:	41007000 	.word	0x41007000
    bca8:	41005000 	.word	0x41005000
    bcac:	41004800 	.word	0x41004800
    bcb0:	41004000 	.word	0x41004000
    bcb4:	0000dd49 	.word	0x0000dd49
    bcb8:	0000bd9d 	.word	0x0000bd9d

0000bcbc <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void HardFault_HandlerC(unsigned long *hardfault_args);

void Dummy_Handler(void)
{
    bcbc:	b580      	push	{r7, lr}
    bcbe:	af00      	add	r7, sp, #0
  __asm volatile (
    bcc0:	2004      	movs	r0, #4
    bcc2:	4671      	mov	r1, lr
    bcc4:	4208      	tst	r0, r1
    bcc6:	d002      	beq.n	bcce <_MSP>
    bcc8:	f3ef 8009 	mrs	r0, PSP
    bccc:	e001      	b.n	bcd2 <_HALT>

0000bcce <_MSP>:
    bcce:	f3ef 8008 	mrs	r0, MSP

0000bcd2 <_HALT>:
    bcd2:	6941      	ldr	r1, [r0, #20]
    bcd4:	e004      	b.n	bce0 <HardFault_HandlerC>
    bcd6:	be00      	bkpt	0x0000
  "_HALT:              \n"
  " ldr r1,[r0,#20]  \n"
  " b HardFault_HandlerC \n"
  " bkpt #0          \n"
  );
}
    bcd8:	46c0      	nop			; (mov r8, r8)
    bcda:	46bd      	mov	sp, r7
    bcdc:	bd80      	pop	{r7, pc}
	...

0000bce0 <HardFault_HandlerC>:

void HardFault_HandlerC(unsigned long *hardfault_args) {
    bce0:	b580      	push	{r7, lr}
    bce2:	b090      	sub	sp, #64	; 0x40
    bce4:	af00      	add	r7, sp, #0
    bce6:	6078      	str	r0, [r7, #4]
	volatile unsigned long _DFSR ;
	volatile unsigned long _AFSR ;
	volatile unsigned long _BFAR ;
	volatile unsigned long _MMAR ;
	
	stacked_r0  = ((unsigned long)hardfault_args[0]) ;
    bce8:	687b      	ldr	r3, [r7, #4]
    bcea:	681b      	ldr	r3, [r3, #0]
    bcec:	63fb      	str	r3, [r7, #60]	; 0x3c
	stacked_r1  = ((unsigned long)hardfault_args[1]) ;
    bcee:	687b      	ldr	r3, [r7, #4]
    bcf0:	685b      	ldr	r3, [r3, #4]
    bcf2:	63bb      	str	r3, [r7, #56]	; 0x38
	stacked_r2  = ((unsigned long)hardfault_args[2]) ;
    bcf4:	687b      	ldr	r3, [r7, #4]
    bcf6:	689b      	ldr	r3, [r3, #8]
    bcf8:	637b      	str	r3, [r7, #52]	; 0x34
	stacked_r3  = ((unsigned long)hardfault_args[3]) ;
    bcfa:	687b      	ldr	r3, [r7, #4]
    bcfc:	68db      	ldr	r3, [r3, #12]
    bcfe:	633b      	str	r3, [r7, #48]	; 0x30
	stacked_r12 = ((unsigned long)hardfault_args[4]) ;
    bd00:	687b      	ldr	r3, [r7, #4]
    bd02:	691b      	ldr	r3, [r3, #16]
    bd04:	62fb      	str	r3, [r7, #44]	; 0x2c
	stacked_lr  = ((unsigned long)hardfault_args[5]) ;
    bd06:	687b      	ldr	r3, [r7, #4]
    bd08:	695b      	ldr	r3, [r3, #20]
    bd0a:	62bb      	str	r3, [r7, #40]	; 0x28
	stacked_pc  = ((unsigned long)hardfault_args[6]) ;
    bd0c:	687b      	ldr	r3, [r7, #4]
    bd0e:	699b      	ldr	r3, [r3, #24]
    bd10:	627b      	str	r3, [r7, #36]	; 0x24
	stacked_psr = ((unsigned long)hardfault_args[7]) ;
    bd12:	687b      	ldr	r3, [r7, #4]
    bd14:	69db      	ldr	r3, [r3, #28]
    bd16:	623b      	str	r3, [r7, #32]
	
	// Configurable Fault Status Register
	// Consists of MMSR, BFSR and UFSR
	_CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;
    bd18:	4b0b      	ldr	r3, [pc, #44]	; (bd48 <HardFault_HandlerC+0x68>)
    bd1a:	681b      	ldr	r3, [r3, #0]
    bd1c:	61fb      	str	r3, [r7, #28]
	
	// Hard Fault Status Register
	_HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
    bd1e:	4b0b      	ldr	r3, [pc, #44]	; (bd4c <HardFault_HandlerC+0x6c>)
    bd20:	681b      	ldr	r3, [r3, #0]
    bd22:	61bb      	str	r3, [r7, #24]
	
	// Debug Fault Status Register
	_DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
    bd24:	4b0a      	ldr	r3, [pc, #40]	; (bd50 <HardFault_HandlerC+0x70>)
    bd26:	681b      	ldr	r3, [r3, #0]
    bd28:	617b      	str	r3, [r7, #20]
	
	// Auxiliary Fault Status Register
	_AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
    bd2a:	4b0a      	ldr	r3, [pc, #40]	; (bd54 <HardFault_HandlerC+0x74>)
    bd2c:	681b      	ldr	r3, [r3, #0]
    bd2e:	613b      	str	r3, [r7, #16]
	
	// Read the Fault Address Registers. These may not contain valid values.
	// Check BFARVALID/MMARVALID to see if they are valid values
	// MemManage Fault Address Register
	_MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
    bd30:	4b09      	ldr	r3, [pc, #36]	; (bd58 <HardFault_HandlerC+0x78>)
    bd32:	681b      	ldr	r3, [r3, #0]
    bd34:	60bb      	str	r3, [r7, #8]
	// Bus Fault Address Register
	_BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
    bd36:	4b09      	ldr	r3, [pc, #36]	; (bd5c <HardFault_HandlerC+0x7c>)
    bd38:	681b      	ldr	r3, [r3, #0]
    bd3a:	60fb      	str	r3, [r7, #12]
	
	__asm("BKPT #0\n") ; // Break into the debugger
    bd3c:	be00      	bkpt	0x0000
	#pragma GCC diagnostic pop
    bd3e:	46c0      	nop			; (mov r8, r8)
    bd40:	46bd      	mov	sp, r7
    bd42:	b010      	add	sp, #64	; 0x40
    bd44:	bd80      	pop	{r7, pc}
    bd46:	46c0      	nop			; (mov r8, r8)
    bd48:	e000ed28 	.word	0xe000ed28
    bd4c:	e000ed2c 	.word	0xe000ed2c
    bd50:	e000ed30 	.word	0xe000ed30
    bd54:	e000ed3c 	.word	0xe000ed3c
    bd58:	e000ed34 	.word	0xe000ed34
    bd5c:	e000ed38 	.word	0xe000ed38

0000bd60 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    bd60:	b580      	push	{r7, lr}
    bd62:	b084      	sub	sp, #16
    bd64:	af00      	add	r7, sp, #0
    bd66:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    bd68:	4b0a      	ldr	r3, [pc, #40]	; (bd94 <_sbrk+0x34>)
    bd6a:	681b      	ldr	r3, [r3, #0]
    bd6c:	2b00      	cmp	r3, #0
    bd6e:	d102      	bne.n	bd76 <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    bd70:	4b08      	ldr	r3, [pc, #32]	; (bd94 <_sbrk+0x34>)
    bd72:	4a09      	ldr	r2, [pc, #36]	; (bd98 <_sbrk+0x38>)
    bd74:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    bd76:	4b07      	ldr	r3, [pc, #28]	; (bd94 <_sbrk+0x34>)
    bd78:	681b      	ldr	r3, [r3, #0]
    bd7a:	60fb      	str	r3, [r7, #12]

	heap += incr;
    bd7c:	4b05      	ldr	r3, [pc, #20]	; (bd94 <_sbrk+0x34>)
    bd7e:	681a      	ldr	r2, [r3, #0]
    bd80:	687b      	ldr	r3, [r7, #4]
    bd82:	18d2      	adds	r2, r2, r3
    bd84:	4b03      	ldr	r3, [pc, #12]	; (bd94 <_sbrk+0x34>)
    bd86:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    bd88:	68fb      	ldr	r3, [r7, #12]
}
    bd8a:	0018      	movs	r0, r3
    bd8c:	46bd      	mov	sp, r7
    bd8e:	b004      	add	sp, #16
    bd90:	bd80      	pop	{r7, pc}
    bd92:	46c0      	nop			; (mov r8, r8)
    bd94:	2000385c 	.word	0x2000385c
    bd98:	20006fd8 	.word	0x20006fd8

0000bd9c <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
    bd9c:	b580      	push	{r7, lr}
    bd9e:	af00      	add	r7, sp, #0
	/* Initialize the board. */
	system_init();
    bda0:	4b06      	ldr	r3, [pc, #24]	; (bdbc <main+0x20>)
    bda2:	4798      	blx	r3

	/* Initialize the UART console. */
	InitializeSerialConsole();
    bda4:	4b06      	ldr	r3, [pc, #24]	; (bdc0 <main+0x24>)
    bda6:	4798      	blx	r3

	//Initialize trace capabilities
	 vTraceEnable(TRC_START);
    bda8:	2001      	movs	r0, #1
    bdaa:	4b06      	ldr	r3, [pc, #24]	; (bdc4 <main+0x28>)
    bdac:	4798      	blx	r3
    // Start FreeRTOS scheduler
    vTaskStartScheduler();
    bdae:	4b06      	ldr	r3, [pc, #24]	; (bdc8 <main+0x2c>)
    bdb0:	4798      	blx	r3

	return 0; //Will not get here
    bdb2:	2300      	movs	r3, #0
}
    bdb4:	0018      	movs	r0, r3
    bdb6:	46bd      	mov	sp, r7
    bdb8:	bd80      	pop	{r7, pc}
    bdba:	46c0      	nop			; (mov r8, r8)
    bdbc:	0000bad9 	.word	0x0000bad9
    bdc0:	00008f39 	.word	0x00008f39
    bdc4:	00003741 	.word	0x00003741
    bdc8:	00007641 	.word	0x00007641

0000bdcc <vApplicationDaemonTaskStartupHook>:
* @param[in]        None
* @return           None
*****************************************************************************/
volatile uint8_t data[256];
void vApplicationDaemonTaskStartupHook(void)
{
    bdcc:	b590      	push	{r4, r7, lr}
    bdce:	b083      	sub	sp, #12
    bdd0:	af00      	add	r7, sp, #0

SerialConsoleWriteString("\r\n\r\n-----ESE516 Main Program-----\r\n");
    bdd2:	4b2e      	ldr	r3, [pc, #184]	; (be8c <vApplicationDaemonTaskStartupHook+0xc0>)
    bdd4:	0018      	movs	r0, r3
    bdd6:	4b2e      	ldr	r3, [pc, #184]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    bdd8:	4798      	blx	r3

//Initialize HW that needs FreeRTOS Initialization
SerialConsoleWriteString("\r\n\r\nInitialize HW...\r\n");
    bdda:	4b2e      	ldr	r3, [pc, #184]	; (be94 <vApplicationDaemonTaskStartupHook+0xc8>)
    bddc:	0018      	movs	r0, r3
    bdde:	4b2c      	ldr	r3, [pc, #176]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    bde0:	4798      	blx	r3
	if (I2cInitializeDriver() != STATUS_OK)
    bde2:	4b2d      	ldr	r3, [pc, #180]	; (be98 <vApplicationDaemonTaskStartupHook+0xcc>)
    bde4:	4798      	blx	r3
    bde6:	1e03      	subs	r3, r0, #0
    bde8:	d004      	beq.n	bdf4 <vApplicationDaemonTaskStartupHook+0x28>
	{
		SerialConsoleWriteString("Error initializing I2C Driver!\r\n");
    bdea:	4b2c      	ldr	r3, [pc, #176]	; (be9c <vApplicationDaemonTaskStartupHook+0xd0>)
    bdec:	0018      	movs	r0, r3
    bdee:	4b28      	ldr	r3, [pc, #160]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    bdf0:	4798      	blx	r3
    bdf2:	e003      	b.n	bdfc <vApplicationDaemonTaskStartupHook+0x30>
	}
	else
	{
		SerialConsoleWriteString("Initialized I2C Driver!\r\n");
    bdf4:	4b2a      	ldr	r3, [pc, #168]	; (bea0 <vApplicationDaemonTaskStartupHook+0xd4>)
    bdf6:	0018      	movs	r0, r3
    bdf8:	4b25      	ldr	r3, [pc, #148]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    bdfa:	4798      	blx	r3
	}

	if(0 != InitializeSeesaw())
    bdfc:	4b29      	ldr	r3, [pc, #164]	; (bea4 <vApplicationDaemonTaskStartupHook+0xd8>)
    bdfe:	4798      	blx	r3
    be00:	1e03      	subs	r3, r0, #0
    be02:	d004      	beq.n	be0e <vApplicationDaemonTaskStartupHook+0x42>
	{
		SerialConsoleWriteString("Error initializing Seesaw!\r\n");
    be04:	4b28      	ldr	r3, [pc, #160]	; (bea8 <vApplicationDaemonTaskStartupHook+0xdc>)
    be06:	0018      	movs	r0, r3
    be08:	4b21      	ldr	r3, [pc, #132]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be0a:	4798      	blx	r3
    be0c:	e003      	b.n	be16 <vApplicationDaemonTaskStartupHook+0x4a>
	}	
	else
	{
		SerialConsoleWriteString("Initialized Seesaw!\r\n");
    be0e:	4b27      	ldr	r3, [pc, #156]	; (beac <vApplicationDaemonTaskStartupHook+0xe0>)
    be10:	0018      	movs	r0, r3
    be12:	4b1f      	ldr	r3, [pc, #124]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be14:	4798      	blx	r3
	}

	uint8_t whoamI = 0;
    be16:	1dfb      	adds	r3, r7, #7
    be18:	2200      	movs	r2, #0
    be1a:	701a      	strb	r2, [r3, #0]
	(lsm6dso_device_id_get(GetImuStruct(), &whoamI));
    be1c:	4b24      	ldr	r3, [pc, #144]	; (beb0 <vApplicationDaemonTaskStartupHook+0xe4>)
    be1e:	4798      	blx	r3
    be20:	0002      	movs	r2, r0
    be22:	1dfb      	adds	r3, r7, #7
    be24:	0019      	movs	r1, r3
    be26:	0010      	movs	r0, r2
    be28:	4b22      	ldr	r3, [pc, #136]	; (beb4 <vApplicationDaemonTaskStartupHook+0xe8>)
    be2a:	4798      	blx	r3
	
	snprintf(bufferPrint, 64, "the IMU ID is: %d\r\n", whoamI);
    be2c:	1dfb      	adds	r3, r7, #7
    be2e:	781b      	ldrb	r3, [r3, #0]
    be30:	4a21      	ldr	r2, [pc, #132]	; (beb8 <vApplicationDaemonTaskStartupHook+0xec>)
    be32:	4822      	ldr	r0, [pc, #136]	; (bebc <vApplicationDaemonTaskStartupHook+0xf0>)
    be34:	2140      	movs	r1, #64	; 0x40
    be36:	4c22      	ldr	r4, [pc, #136]	; (bec0 <vApplicationDaemonTaskStartupHook+0xf4>)
    be38:	47a0      	blx	r4
	SerialConsoleWriteString(bufferPrint);
    be3a:	4b20      	ldr	r3, [pc, #128]	; (bebc <vApplicationDaemonTaskStartupHook+0xf0>)
    be3c:	0018      	movs	r0, r3
    be3e:	4b14      	ldr	r3, [pc, #80]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be40:	4798      	blx	r3
	
	if (whoamI != LSM6DSO_ID){
    be42:	1dfb      	adds	r3, r7, #7
    be44:	781b      	ldrb	r3, [r3, #0]
    be46:	2b6c      	cmp	r3, #108	; 0x6c
    be48:	d004      	beq.n	be54 <vApplicationDaemonTaskStartupHook+0x88>
		SerialConsoleWriteString("Cannot find IMU!\r\n");
    be4a:	4b1e      	ldr	r3, [pc, #120]	; (bec4 <vApplicationDaemonTaskStartupHook+0xf8>)
    be4c:	0018      	movs	r0, r3
    be4e:	4b10      	ldr	r3, [pc, #64]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be50:	4798      	blx	r3
    be52:	e010      	b.n	be76 <vApplicationDaemonTaskStartupHook+0xaa>
	}
	else
	{
		SerialConsoleWriteString("IMU found!\r\n");
    be54:	4b1c      	ldr	r3, [pc, #112]	; (bec8 <vApplicationDaemonTaskStartupHook+0xfc>)
    be56:	0018      	movs	r0, r3
    be58:	4b0d      	ldr	r3, [pc, #52]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be5a:	4798      	blx	r3
		if(InitImu() == 0)
    be5c:	4b1b      	ldr	r3, [pc, #108]	; (becc <vApplicationDaemonTaskStartupHook+0x100>)
    be5e:	4798      	blx	r3
    be60:	1e03      	subs	r3, r0, #0
    be62:	d104      	bne.n	be6e <vApplicationDaemonTaskStartupHook+0xa2>
		{
			SerialConsoleWriteString("IMU initialized!\r\n");
    be64:	4b1a      	ldr	r3, [pc, #104]	; (bed0 <vApplicationDaemonTaskStartupHook+0x104>)
    be66:	0018      	movs	r0, r3
    be68:	4b09      	ldr	r3, [pc, #36]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be6a:	4798      	blx	r3
    be6c:	e003      	b.n	be76 <vApplicationDaemonTaskStartupHook+0xaa>
		}
		else
		{
			SerialConsoleWriteString("Could not initialize IMU\r\n");
    be6e:	4b19      	ldr	r3, [pc, #100]	; (bed4 <vApplicationDaemonTaskStartupHook+0x108>)
    be70:	0018      	movs	r0, r3
    be72:	4b07      	ldr	r3, [pc, #28]	; (be90 <vApplicationDaemonTaskStartupHook+0xc4>)
    be74:	4798      	blx	r3
		}
	}
	

	StartTasks();
    be76:	4b18      	ldr	r3, [pc, #96]	; (bed8 <vApplicationDaemonTaskStartupHook+0x10c>)
    be78:	4798      	blx	r3

	vTaskSuspend(daemonTaskHandle);
    be7a:	4b18      	ldr	r3, [pc, #96]	; (bedc <vApplicationDaemonTaskStartupHook+0x110>)
    be7c:	681b      	ldr	r3, [r3, #0]
    be7e:	0018      	movs	r0, r3
    be80:	4b17      	ldr	r3, [pc, #92]	; (bee0 <vApplicationDaemonTaskStartupHook+0x114>)
    be82:	4798      	blx	r3
}
    be84:	46c0      	nop			; (mov r8, r8)
    be86:	46bd      	mov	sp, r7
    be88:	b003      	add	sp, #12
    be8a:	bd90      	pop	{r4, r7, pc}
    be8c:	000100ec 	.word	0x000100ec
    be90:	00008fa9 	.word	0x00008fa9
    be94:	00010110 	.word	0x00010110
    be98:	000011c5 	.word	0x000011c5
    be9c:	00010128 	.word	0x00010128
    bea0:	0001014c 	.word	0x0001014c
    bea4:	000024e1 	.word	0x000024e1
    bea8:	00010168 	.word	0x00010168
    beac:	00010188 	.word	0x00010188
    beb0:	00002409 	.word	0x00002409
    beb4:	00001f4d 	.word	0x00001f4d
    beb8:	000101a0 	.word	0x000101a0
    bebc:	20004f90 	.word	0x20004f90
    bec0:	0000df3d 	.word	0x0000df3d
    bec4:	000101b4 	.word	0x000101b4
    bec8:	000101c8 	.word	0x000101c8
    becc:	00002419 	.word	0x00002419
    bed0:	000101d8 	.word	0x000101d8
    bed4:	000101ec 	.word	0x000101ec
    bed8:	0000bee5 	.word	0x0000bee5
    bedc:	20003864 	.word	0x20003864
    bee0:	000074e5 	.word	0x000074e5

0000bee4 <StartTasks>:
* @details
* @param[in]        None
* @return           None
*****************************************************************************/
static void StartTasks(void)
{
    bee4:	b590      	push	{r4, r7, lr}
    bee6:	b083      	sub	sp, #12
    bee8:	af02      	add	r7, sp, #8

snprintf(bufferPrint, 64, "Heap before starting tasks: %d\r\n", xPortGetFreeHeapSize());
    beea:	4b26      	ldr	r3, [pc, #152]	; (bf84 <StartTasks+0xa0>)
    beec:	4798      	blx	r3
    beee:	0003      	movs	r3, r0
    bef0:	4a25      	ldr	r2, [pc, #148]	; (bf88 <StartTasks+0xa4>)
    bef2:	4826      	ldr	r0, [pc, #152]	; (bf8c <StartTasks+0xa8>)
    bef4:	2140      	movs	r1, #64	; 0x40
    bef6:	4c26      	ldr	r4, [pc, #152]	; (bf90 <StartTasks+0xac>)
    bef8:	47a0      	blx	r4
SerialConsoleWriteString(bufferPrint);
    befa:	4b24      	ldr	r3, [pc, #144]	; (bf8c <StartTasks+0xa8>)
    befc:	0018      	movs	r0, r3
    befe:	4b25      	ldr	r3, [pc, #148]	; (bf94 <StartTasks+0xb0>)
    bf00:	4798      	blx	r3

//Initialize Tasks here

if (xTaskCreate(vCommandConsoleTask, "CLI_TASK", CLI_TASK_SIZE, NULL, CLI_PRIORITY, &cliTaskHandle) != pdPASS) {
    bf02:	23c8      	movs	r3, #200	; 0xc8
    bf04:	005a      	lsls	r2, r3, #1
    bf06:	4924      	ldr	r1, [pc, #144]	; (bf98 <StartTasks+0xb4>)
    bf08:	4824      	ldr	r0, [pc, #144]	; (bf9c <StartTasks+0xb8>)
    bf0a:	4b25      	ldr	r3, [pc, #148]	; (bfa0 <StartTasks+0xbc>)
    bf0c:	9301      	str	r3, [sp, #4]
    bf0e:	2304      	movs	r3, #4
    bf10:	9300      	str	r3, [sp, #0]
    bf12:	2300      	movs	r3, #0
    bf14:	4c23      	ldr	r4, [pc, #140]	; (bfa4 <StartTasks+0xc0>)
    bf16:	47a0      	blx	r4
    bf18:	0003      	movs	r3, r0
    bf1a:	2b01      	cmp	r3, #1
    bf1c:	d003      	beq.n	bf26 <StartTasks+0x42>
	SerialConsoleWriteString("ERR: CLI task could not be initialized!\r\n");
    bf1e:	4b22      	ldr	r3, [pc, #136]	; (bfa8 <StartTasks+0xc4>)
    bf20:	0018      	movs	r0, r3
    bf22:	4b1c      	ldr	r3, [pc, #112]	; (bf94 <StartTasks+0xb0>)
    bf24:	4798      	blx	r3
}

snprintf(bufferPrint, 64, "Heap after starting CLI: %d\r\n", xPortGetFreeHeapSize());
    bf26:	4b17      	ldr	r3, [pc, #92]	; (bf84 <StartTasks+0xa0>)
    bf28:	4798      	blx	r3
    bf2a:	0003      	movs	r3, r0
    bf2c:	4a1f      	ldr	r2, [pc, #124]	; (bfac <StartTasks+0xc8>)
    bf2e:	4817      	ldr	r0, [pc, #92]	; (bf8c <StartTasks+0xa8>)
    bf30:	2140      	movs	r1, #64	; 0x40
    bf32:	4c17      	ldr	r4, [pc, #92]	; (bf90 <StartTasks+0xac>)
    bf34:	47a0      	blx	r4
SerialConsoleWriteString(bufferPrint);
    bf36:	4b15      	ldr	r3, [pc, #84]	; (bf8c <StartTasks+0xa8>)
    bf38:	0018      	movs	r0, r3
    bf3a:	4b16      	ldr	r3, [pc, #88]	; (bf94 <StartTasks+0xb0>)
    bf3c:	4798      	blx	r3



if(xTaskCreate(vUiHandlerTask, "UI Task", UI_TASK_SIZE, NULL, UI_TASK_PRIORITY, &uiTaskHandle) != pdPASS) {
    bf3e:	2380      	movs	r3, #128	; 0x80
    bf40:	005a      	lsls	r2, r3, #1
    bf42:	491b      	ldr	r1, [pc, #108]	; (bfb0 <StartTasks+0xcc>)
    bf44:	481b      	ldr	r0, [pc, #108]	; (bfb4 <StartTasks+0xd0>)
    bf46:	4b1c      	ldr	r3, [pc, #112]	; (bfb8 <StartTasks+0xd4>)
    bf48:	9301      	str	r3, [sp, #4]
    bf4a:	2303      	movs	r3, #3
    bf4c:	9300      	str	r3, [sp, #0]
    bf4e:	2300      	movs	r3, #0
    bf50:	4c14      	ldr	r4, [pc, #80]	; (bfa4 <StartTasks+0xc0>)
    bf52:	47a0      	blx	r4
    bf54:	0003      	movs	r3, r0
    bf56:	2b01      	cmp	r3, #1
    bf58:	d003      	beq.n	bf62 <StartTasks+0x7e>
	SerialConsoleWriteString("ERR: UI task could not be initialized!\r\n");
    bf5a:	4b18      	ldr	r3, [pc, #96]	; (bfbc <StartTasks+0xd8>)
    bf5c:	0018      	movs	r0, r3
    bf5e:	4b0d      	ldr	r3, [pc, #52]	; (bf94 <StartTasks+0xb0>)
    bf60:	4798      	blx	r3
}

snprintf(bufferPrint, 64, "Heap after starting UI Task: %d\r\n", xPortGetFreeHeapSize());
    bf62:	4b08      	ldr	r3, [pc, #32]	; (bf84 <StartTasks+0xa0>)
    bf64:	4798      	blx	r3
    bf66:	0003      	movs	r3, r0
    bf68:	4a15      	ldr	r2, [pc, #84]	; (bfc0 <StartTasks+0xdc>)
    bf6a:	4808      	ldr	r0, [pc, #32]	; (bf8c <StartTasks+0xa8>)
    bf6c:	2140      	movs	r1, #64	; 0x40
    bf6e:	4c08      	ldr	r4, [pc, #32]	; (bf90 <StartTasks+0xac>)
    bf70:	47a0      	blx	r4
SerialConsoleWriteString(bufferPrint);
    bf72:	4b06      	ldr	r3, [pc, #24]	; (bf8c <StartTasks+0xa8>)
    bf74:	0018      	movs	r0, r3
    bf76:	4b07      	ldr	r3, [pc, #28]	; (bf94 <StartTasks+0xb0>)
    bf78:	4798      	blx	r3
}
    bf7a:	46c0      	nop			; (mov r8, r8)
    bf7c:	46bd      	mov	sp, r7
    bf7e:	b001      	add	sp, #4
    bf80:	bd90      	pop	{r4, r7, pc}
    bf82:	46c0      	nop			; (mov r8, r8)
    bf84:	00005631 	.word	0x00005631
    bf88:	00010208 	.word	0x00010208
    bf8c:	20004f90 	.word	0x20004f90
    bf90:	0000df3d 	.word	0x0000df3d
    bf94:	00008fa9 	.word	0x00008fa9
    bf98:	0001022c 	.word	0x0001022c
    bf9c:	000008ed 	.word	0x000008ed
    bfa0:	20003860 	.word	0x20003860
    bfa4:	00007075 	.word	0x00007075
    bfa8:	00010238 	.word	0x00010238
    bfac:	00010264 	.word	0x00010264
    bfb0:	00010284 	.word	0x00010284
    bfb4:	00002945 	.word	0x00002945
    bfb8:	20003868 	.word	0x20003868
    bfbc:	0001028c 	.word	0x0001028c
    bfc0:	000102b8 	.word	0x000102b8

0000bfc4 <vApplicationMallocFailedHook>:




void vApplicationMallocFailedHook(void)
{
    bfc4:	b580      	push	{r7, lr}
    bfc6:	af00      	add	r7, sp, #0
SerialConsoleWriteString("Error on memory allocation on FREERTOS!\r\n");
    bfc8:	4b02      	ldr	r3, [pc, #8]	; (bfd4 <vApplicationMallocFailedHook+0x10>)
    bfca:	0018      	movs	r0, r3
    bfcc:	4b02      	ldr	r3, [pc, #8]	; (bfd8 <vApplicationMallocFailedHook+0x14>)
    bfce:	4798      	blx	r3
while(1);
    bfd0:	e7fe      	b.n	bfd0 <vApplicationMallocFailedHook+0xc>
    bfd2:	46c0      	nop			; (mov r8, r8)
    bfd4:	000102dc 	.word	0x000102dc
    bfd8:	00008fa9 	.word	0x00008fa9

0000bfdc <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook(void)
{
    bfdc:	b580      	push	{r7, lr}
    bfde:	af00      	add	r7, sp, #0
SerialConsoleWriteString("Error on stack overflow on FREERTOS!\r\n");
    bfe0:	4b02      	ldr	r3, [pc, #8]	; (bfec <vApplicationStackOverflowHook+0x10>)
    bfe2:	0018      	movs	r0, r3
    bfe4:	4b02      	ldr	r3, [pc, #8]	; (bff0 <vApplicationStackOverflowHook+0x14>)
    bfe6:	4798      	blx	r3
while(1);
    bfe8:	e7fe      	b.n	bfe8 <vApplicationStackOverflowHook+0xc>
    bfea:	46c0      	nop			; (mov r8, r8)
    bfec:	00010308 	.word	0x00010308
    bff0:	00008fa9 	.word	0x00008fa9

0000bff4 <__udivsi3>:
    bff4:	2200      	movs	r2, #0
    bff6:	0843      	lsrs	r3, r0, #1
    bff8:	428b      	cmp	r3, r1
    bffa:	d374      	bcc.n	c0e6 <__udivsi3+0xf2>
    bffc:	0903      	lsrs	r3, r0, #4
    bffe:	428b      	cmp	r3, r1
    c000:	d35f      	bcc.n	c0c2 <__udivsi3+0xce>
    c002:	0a03      	lsrs	r3, r0, #8
    c004:	428b      	cmp	r3, r1
    c006:	d344      	bcc.n	c092 <__udivsi3+0x9e>
    c008:	0b03      	lsrs	r3, r0, #12
    c00a:	428b      	cmp	r3, r1
    c00c:	d328      	bcc.n	c060 <__udivsi3+0x6c>
    c00e:	0c03      	lsrs	r3, r0, #16
    c010:	428b      	cmp	r3, r1
    c012:	d30d      	bcc.n	c030 <__udivsi3+0x3c>
    c014:	22ff      	movs	r2, #255	; 0xff
    c016:	0209      	lsls	r1, r1, #8
    c018:	ba12      	rev	r2, r2
    c01a:	0c03      	lsrs	r3, r0, #16
    c01c:	428b      	cmp	r3, r1
    c01e:	d302      	bcc.n	c026 <__udivsi3+0x32>
    c020:	1212      	asrs	r2, r2, #8
    c022:	0209      	lsls	r1, r1, #8
    c024:	d065      	beq.n	c0f2 <__udivsi3+0xfe>
    c026:	0b03      	lsrs	r3, r0, #12
    c028:	428b      	cmp	r3, r1
    c02a:	d319      	bcc.n	c060 <__udivsi3+0x6c>
    c02c:	e000      	b.n	c030 <__udivsi3+0x3c>
    c02e:	0a09      	lsrs	r1, r1, #8
    c030:	0bc3      	lsrs	r3, r0, #15
    c032:	428b      	cmp	r3, r1
    c034:	d301      	bcc.n	c03a <__udivsi3+0x46>
    c036:	03cb      	lsls	r3, r1, #15
    c038:	1ac0      	subs	r0, r0, r3
    c03a:	4152      	adcs	r2, r2
    c03c:	0b83      	lsrs	r3, r0, #14
    c03e:	428b      	cmp	r3, r1
    c040:	d301      	bcc.n	c046 <__udivsi3+0x52>
    c042:	038b      	lsls	r3, r1, #14
    c044:	1ac0      	subs	r0, r0, r3
    c046:	4152      	adcs	r2, r2
    c048:	0b43      	lsrs	r3, r0, #13
    c04a:	428b      	cmp	r3, r1
    c04c:	d301      	bcc.n	c052 <__udivsi3+0x5e>
    c04e:	034b      	lsls	r3, r1, #13
    c050:	1ac0      	subs	r0, r0, r3
    c052:	4152      	adcs	r2, r2
    c054:	0b03      	lsrs	r3, r0, #12
    c056:	428b      	cmp	r3, r1
    c058:	d301      	bcc.n	c05e <__udivsi3+0x6a>
    c05a:	030b      	lsls	r3, r1, #12
    c05c:	1ac0      	subs	r0, r0, r3
    c05e:	4152      	adcs	r2, r2
    c060:	0ac3      	lsrs	r3, r0, #11
    c062:	428b      	cmp	r3, r1
    c064:	d301      	bcc.n	c06a <__udivsi3+0x76>
    c066:	02cb      	lsls	r3, r1, #11
    c068:	1ac0      	subs	r0, r0, r3
    c06a:	4152      	adcs	r2, r2
    c06c:	0a83      	lsrs	r3, r0, #10
    c06e:	428b      	cmp	r3, r1
    c070:	d301      	bcc.n	c076 <__udivsi3+0x82>
    c072:	028b      	lsls	r3, r1, #10
    c074:	1ac0      	subs	r0, r0, r3
    c076:	4152      	adcs	r2, r2
    c078:	0a43      	lsrs	r3, r0, #9
    c07a:	428b      	cmp	r3, r1
    c07c:	d301      	bcc.n	c082 <__udivsi3+0x8e>
    c07e:	024b      	lsls	r3, r1, #9
    c080:	1ac0      	subs	r0, r0, r3
    c082:	4152      	adcs	r2, r2
    c084:	0a03      	lsrs	r3, r0, #8
    c086:	428b      	cmp	r3, r1
    c088:	d301      	bcc.n	c08e <__udivsi3+0x9a>
    c08a:	020b      	lsls	r3, r1, #8
    c08c:	1ac0      	subs	r0, r0, r3
    c08e:	4152      	adcs	r2, r2
    c090:	d2cd      	bcs.n	c02e <__udivsi3+0x3a>
    c092:	09c3      	lsrs	r3, r0, #7
    c094:	428b      	cmp	r3, r1
    c096:	d301      	bcc.n	c09c <__udivsi3+0xa8>
    c098:	01cb      	lsls	r3, r1, #7
    c09a:	1ac0      	subs	r0, r0, r3
    c09c:	4152      	adcs	r2, r2
    c09e:	0983      	lsrs	r3, r0, #6
    c0a0:	428b      	cmp	r3, r1
    c0a2:	d301      	bcc.n	c0a8 <__udivsi3+0xb4>
    c0a4:	018b      	lsls	r3, r1, #6
    c0a6:	1ac0      	subs	r0, r0, r3
    c0a8:	4152      	adcs	r2, r2
    c0aa:	0943      	lsrs	r3, r0, #5
    c0ac:	428b      	cmp	r3, r1
    c0ae:	d301      	bcc.n	c0b4 <__udivsi3+0xc0>
    c0b0:	014b      	lsls	r3, r1, #5
    c0b2:	1ac0      	subs	r0, r0, r3
    c0b4:	4152      	adcs	r2, r2
    c0b6:	0903      	lsrs	r3, r0, #4
    c0b8:	428b      	cmp	r3, r1
    c0ba:	d301      	bcc.n	c0c0 <__udivsi3+0xcc>
    c0bc:	010b      	lsls	r3, r1, #4
    c0be:	1ac0      	subs	r0, r0, r3
    c0c0:	4152      	adcs	r2, r2
    c0c2:	08c3      	lsrs	r3, r0, #3
    c0c4:	428b      	cmp	r3, r1
    c0c6:	d301      	bcc.n	c0cc <__udivsi3+0xd8>
    c0c8:	00cb      	lsls	r3, r1, #3
    c0ca:	1ac0      	subs	r0, r0, r3
    c0cc:	4152      	adcs	r2, r2
    c0ce:	0883      	lsrs	r3, r0, #2
    c0d0:	428b      	cmp	r3, r1
    c0d2:	d301      	bcc.n	c0d8 <__udivsi3+0xe4>
    c0d4:	008b      	lsls	r3, r1, #2
    c0d6:	1ac0      	subs	r0, r0, r3
    c0d8:	4152      	adcs	r2, r2
    c0da:	0843      	lsrs	r3, r0, #1
    c0dc:	428b      	cmp	r3, r1
    c0de:	d301      	bcc.n	c0e4 <__udivsi3+0xf0>
    c0e0:	004b      	lsls	r3, r1, #1
    c0e2:	1ac0      	subs	r0, r0, r3
    c0e4:	4152      	adcs	r2, r2
    c0e6:	1a41      	subs	r1, r0, r1
    c0e8:	d200      	bcs.n	c0ec <__udivsi3+0xf8>
    c0ea:	4601      	mov	r1, r0
    c0ec:	4152      	adcs	r2, r2
    c0ee:	4610      	mov	r0, r2
    c0f0:	4770      	bx	lr
    c0f2:	e7ff      	b.n	c0f4 <__udivsi3+0x100>
    c0f4:	b501      	push	{r0, lr}
    c0f6:	2000      	movs	r0, #0
    c0f8:	f000 f806 	bl	c108 <__aeabi_idiv0>
    c0fc:	bd02      	pop	{r1, pc}
    c0fe:	46c0      	nop			; (mov r8, r8)

0000c100 <__aeabi_uidivmod>:
    c100:	2900      	cmp	r1, #0
    c102:	d0f7      	beq.n	c0f4 <__udivsi3+0x100>
    c104:	e776      	b.n	bff4 <__udivsi3>
    c106:	4770      	bx	lr

0000c108 <__aeabi_idiv0>:
    c108:	4770      	bx	lr
    c10a:	46c0      	nop			; (mov r8, r8)

0000c10c <__aeabi_lmul>:
    c10c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c10e:	46ce      	mov	lr, r9
    c110:	4647      	mov	r7, r8
    c112:	0415      	lsls	r5, r2, #16
    c114:	0c2d      	lsrs	r5, r5, #16
    c116:	002e      	movs	r6, r5
    c118:	b580      	push	{r7, lr}
    c11a:	0407      	lsls	r7, r0, #16
    c11c:	0c14      	lsrs	r4, r2, #16
    c11e:	0c3f      	lsrs	r7, r7, #16
    c120:	4699      	mov	r9, r3
    c122:	0c03      	lsrs	r3, r0, #16
    c124:	437e      	muls	r6, r7
    c126:	435d      	muls	r5, r3
    c128:	4367      	muls	r7, r4
    c12a:	4363      	muls	r3, r4
    c12c:	197f      	adds	r7, r7, r5
    c12e:	0c34      	lsrs	r4, r6, #16
    c130:	19e4      	adds	r4, r4, r7
    c132:	469c      	mov	ip, r3
    c134:	42a5      	cmp	r5, r4
    c136:	d903      	bls.n	c140 <__aeabi_lmul+0x34>
    c138:	2380      	movs	r3, #128	; 0x80
    c13a:	025b      	lsls	r3, r3, #9
    c13c:	4698      	mov	r8, r3
    c13e:	44c4      	add	ip, r8
    c140:	464b      	mov	r3, r9
    c142:	4351      	muls	r1, r2
    c144:	4343      	muls	r3, r0
    c146:	0436      	lsls	r6, r6, #16
    c148:	0c36      	lsrs	r6, r6, #16
    c14a:	0c25      	lsrs	r5, r4, #16
    c14c:	0424      	lsls	r4, r4, #16
    c14e:	4465      	add	r5, ip
    c150:	19a4      	adds	r4, r4, r6
    c152:	1859      	adds	r1, r3, r1
    c154:	1949      	adds	r1, r1, r5
    c156:	0020      	movs	r0, r4
    c158:	bc0c      	pop	{r2, r3}
    c15a:	4690      	mov	r8, r2
    c15c:	4699      	mov	r9, r3
    c15e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000c160 <__aeabi_fmul>:
    c160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c162:	4657      	mov	r7, sl
    c164:	464e      	mov	r6, r9
    c166:	4645      	mov	r5, r8
    c168:	46de      	mov	lr, fp
    c16a:	b5e0      	push	{r5, r6, r7, lr}
    c16c:	0247      	lsls	r7, r0, #9
    c16e:	0046      	lsls	r6, r0, #1
    c170:	4688      	mov	r8, r1
    c172:	0a7f      	lsrs	r7, r7, #9
    c174:	0e36      	lsrs	r6, r6, #24
    c176:	0fc4      	lsrs	r4, r0, #31
    c178:	2e00      	cmp	r6, #0
    c17a:	d047      	beq.n	c20c <__aeabi_fmul+0xac>
    c17c:	2eff      	cmp	r6, #255	; 0xff
    c17e:	d024      	beq.n	c1ca <__aeabi_fmul+0x6a>
    c180:	00fb      	lsls	r3, r7, #3
    c182:	2780      	movs	r7, #128	; 0x80
    c184:	04ff      	lsls	r7, r7, #19
    c186:	431f      	orrs	r7, r3
    c188:	2300      	movs	r3, #0
    c18a:	4699      	mov	r9, r3
    c18c:	469a      	mov	sl, r3
    c18e:	3e7f      	subs	r6, #127	; 0x7f
    c190:	4643      	mov	r3, r8
    c192:	025d      	lsls	r5, r3, #9
    c194:	0058      	lsls	r0, r3, #1
    c196:	0fdb      	lsrs	r3, r3, #31
    c198:	0a6d      	lsrs	r5, r5, #9
    c19a:	0e00      	lsrs	r0, r0, #24
    c19c:	4698      	mov	r8, r3
    c19e:	d043      	beq.n	c228 <__aeabi_fmul+0xc8>
    c1a0:	28ff      	cmp	r0, #255	; 0xff
    c1a2:	d03b      	beq.n	c21c <__aeabi_fmul+0xbc>
    c1a4:	00eb      	lsls	r3, r5, #3
    c1a6:	2580      	movs	r5, #128	; 0x80
    c1a8:	2200      	movs	r2, #0
    c1aa:	04ed      	lsls	r5, r5, #19
    c1ac:	431d      	orrs	r5, r3
    c1ae:	387f      	subs	r0, #127	; 0x7f
    c1b0:	1836      	adds	r6, r6, r0
    c1b2:	1c73      	adds	r3, r6, #1
    c1b4:	4641      	mov	r1, r8
    c1b6:	469b      	mov	fp, r3
    c1b8:	464b      	mov	r3, r9
    c1ba:	4061      	eors	r1, r4
    c1bc:	4313      	orrs	r3, r2
    c1be:	2b0f      	cmp	r3, #15
    c1c0:	d864      	bhi.n	c28c <__aeabi_fmul+0x12c>
    c1c2:	4875      	ldr	r0, [pc, #468]	; (c398 <__aeabi_fmul+0x238>)
    c1c4:	009b      	lsls	r3, r3, #2
    c1c6:	58c3      	ldr	r3, [r0, r3]
    c1c8:	469f      	mov	pc, r3
    c1ca:	2f00      	cmp	r7, #0
    c1cc:	d142      	bne.n	c254 <__aeabi_fmul+0xf4>
    c1ce:	2308      	movs	r3, #8
    c1d0:	4699      	mov	r9, r3
    c1d2:	3b06      	subs	r3, #6
    c1d4:	26ff      	movs	r6, #255	; 0xff
    c1d6:	469a      	mov	sl, r3
    c1d8:	e7da      	b.n	c190 <__aeabi_fmul+0x30>
    c1da:	4641      	mov	r1, r8
    c1dc:	2a02      	cmp	r2, #2
    c1de:	d028      	beq.n	c232 <__aeabi_fmul+0xd2>
    c1e0:	2a03      	cmp	r2, #3
    c1e2:	d100      	bne.n	c1e6 <__aeabi_fmul+0x86>
    c1e4:	e0ce      	b.n	c384 <__aeabi_fmul+0x224>
    c1e6:	2a01      	cmp	r2, #1
    c1e8:	d000      	beq.n	c1ec <__aeabi_fmul+0x8c>
    c1ea:	e0ac      	b.n	c346 <__aeabi_fmul+0x1e6>
    c1ec:	4011      	ands	r1, r2
    c1ee:	2000      	movs	r0, #0
    c1f0:	2200      	movs	r2, #0
    c1f2:	b2cc      	uxtb	r4, r1
    c1f4:	0240      	lsls	r0, r0, #9
    c1f6:	05d2      	lsls	r2, r2, #23
    c1f8:	0a40      	lsrs	r0, r0, #9
    c1fa:	07e4      	lsls	r4, r4, #31
    c1fc:	4310      	orrs	r0, r2
    c1fe:	4320      	orrs	r0, r4
    c200:	bc3c      	pop	{r2, r3, r4, r5}
    c202:	4690      	mov	r8, r2
    c204:	4699      	mov	r9, r3
    c206:	46a2      	mov	sl, r4
    c208:	46ab      	mov	fp, r5
    c20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c20c:	2f00      	cmp	r7, #0
    c20e:	d115      	bne.n	c23c <__aeabi_fmul+0xdc>
    c210:	2304      	movs	r3, #4
    c212:	4699      	mov	r9, r3
    c214:	3b03      	subs	r3, #3
    c216:	2600      	movs	r6, #0
    c218:	469a      	mov	sl, r3
    c21a:	e7b9      	b.n	c190 <__aeabi_fmul+0x30>
    c21c:	20ff      	movs	r0, #255	; 0xff
    c21e:	2202      	movs	r2, #2
    c220:	2d00      	cmp	r5, #0
    c222:	d0c5      	beq.n	c1b0 <__aeabi_fmul+0x50>
    c224:	2203      	movs	r2, #3
    c226:	e7c3      	b.n	c1b0 <__aeabi_fmul+0x50>
    c228:	2d00      	cmp	r5, #0
    c22a:	d119      	bne.n	c260 <__aeabi_fmul+0x100>
    c22c:	2000      	movs	r0, #0
    c22e:	2201      	movs	r2, #1
    c230:	e7be      	b.n	c1b0 <__aeabi_fmul+0x50>
    c232:	2401      	movs	r4, #1
    c234:	22ff      	movs	r2, #255	; 0xff
    c236:	400c      	ands	r4, r1
    c238:	2000      	movs	r0, #0
    c23a:	e7db      	b.n	c1f4 <__aeabi_fmul+0x94>
    c23c:	0038      	movs	r0, r7
    c23e:	f001 fd65 	bl	dd0c <__clzsi2>
    c242:	2676      	movs	r6, #118	; 0x76
    c244:	1f43      	subs	r3, r0, #5
    c246:	409f      	lsls	r7, r3
    c248:	2300      	movs	r3, #0
    c24a:	4276      	negs	r6, r6
    c24c:	1a36      	subs	r6, r6, r0
    c24e:	4699      	mov	r9, r3
    c250:	469a      	mov	sl, r3
    c252:	e79d      	b.n	c190 <__aeabi_fmul+0x30>
    c254:	230c      	movs	r3, #12
    c256:	4699      	mov	r9, r3
    c258:	3b09      	subs	r3, #9
    c25a:	26ff      	movs	r6, #255	; 0xff
    c25c:	469a      	mov	sl, r3
    c25e:	e797      	b.n	c190 <__aeabi_fmul+0x30>
    c260:	0028      	movs	r0, r5
    c262:	f001 fd53 	bl	dd0c <__clzsi2>
    c266:	1f43      	subs	r3, r0, #5
    c268:	409d      	lsls	r5, r3
    c26a:	2376      	movs	r3, #118	; 0x76
    c26c:	425b      	negs	r3, r3
    c26e:	1a18      	subs	r0, r3, r0
    c270:	2200      	movs	r2, #0
    c272:	e79d      	b.n	c1b0 <__aeabi_fmul+0x50>
    c274:	2080      	movs	r0, #128	; 0x80
    c276:	2400      	movs	r4, #0
    c278:	03c0      	lsls	r0, r0, #15
    c27a:	22ff      	movs	r2, #255	; 0xff
    c27c:	e7ba      	b.n	c1f4 <__aeabi_fmul+0x94>
    c27e:	003d      	movs	r5, r7
    c280:	4652      	mov	r2, sl
    c282:	e7ab      	b.n	c1dc <__aeabi_fmul+0x7c>
    c284:	003d      	movs	r5, r7
    c286:	0021      	movs	r1, r4
    c288:	4652      	mov	r2, sl
    c28a:	e7a7      	b.n	c1dc <__aeabi_fmul+0x7c>
    c28c:	0c3b      	lsrs	r3, r7, #16
    c28e:	469c      	mov	ip, r3
    c290:	042a      	lsls	r2, r5, #16
    c292:	0c12      	lsrs	r2, r2, #16
    c294:	0c2b      	lsrs	r3, r5, #16
    c296:	0014      	movs	r4, r2
    c298:	4660      	mov	r0, ip
    c29a:	4665      	mov	r5, ip
    c29c:	043f      	lsls	r7, r7, #16
    c29e:	0c3f      	lsrs	r7, r7, #16
    c2a0:	437c      	muls	r4, r7
    c2a2:	4342      	muls	r2, r0
    c2a4:	435d      	muls	r5, r3
    c2a6:	437b      	muls	r3, r7
    c2a8:	0c27      	lsrs	r7, r4, #16
    c2aa:	189b      	adds	r3, r3, r2
    c2ac:	18ff      	adds	r7, r7, r3
    c2ae:	42ba      	cmp	r2, r7
    c2b0:	d903      	bls.n	c2ba <__aeabi_fmul+0x15a>
    c2b2:	2380      	movs	r3, #128	; 0x80
    c2b4:	025b      	lsls	r3, r3, #9
    c2b6:	469c      	mov	ip, r3
    c2b8:	4465      	add	r5, ip
    c2ba:	0424      	lsls	r4, r4, #16
    c2bc:	043a      	lsls	r2, r7, #16
    c2be:	0c24      	lsrs	r4, r4, #16
    c2c0:	1912      	adds	r2, r2, r4
    c2c2:	0193      	lsls	r3, r2, #6
    c2c4:	1e5c      	subs	r4, r3, #1
    c2c6:	41a3      	sbcs	r3, r4
    c2c8:	0c3f      	lsrs	r7, r7, #16
    c2ca:	0e92      	lsrs	r2, r2, #26
    c2cc:	197d      	adds	r5, r7, r5
    c2ce:	431a      	orrs	r2, r3
    c2d0:	01ad      	lsls	r5, r5, #6
    c2d2:	4315      	orrs	r5, r2
    c2d4:	012b      	lsls	r3, r5, #4
    c2d6:	d504      	bpl.n	c2e2 <__aeabi_fmul+0x182>
    c2d8:	2301      	movs	r3, #1
    c2da:	465e      	mov	r6, fp
    c2dc:	086a      	lsrs	r2, r5, #1
    c2de:	401d      	ands	r5, r3
    c2e0:	4315      	orrs	r5, r2
    c2e2:	0032      	movs	r2, r6
    c2e4:	327f      	adds	r2, #127	; 0x7f
    c2e6:	2a00      	cmp	r2, #0
    c2e8:	dd25      	ble.n	c336 <__aeabi_fmul+0x1d6>
    c2ea:	076b      	lsls	r3, r5, #29
    c2ec:	d004      	beq.n	c2f8 <__aeabi_fmul+0x198>
    c2ee:	230f      	movs	r3, #15
    c2f0:	402b      	ands	r3, r5
    c2f2:	2b04      	cmp	r3, #4
    c2f4:	d000      	beq.n	c2f8 <__aeabi_fmul+0x198>
    c2f6:	3504      	adds	r5, #4
    c2f8:	012b      	lsls	r3, r5, #4
    c2fa:	d503      	bpl.n	c304 <__aeabi_fmul+0x1a4>
    c2fc:	0032      	movs	r2, r6
    c2fe:	4b27      	ldr	r3, [pc, #156]	; (c39c <__aeabi_fmul+0x23c>)
    c300:	3280      	adds	r2, #128	; 0x80
    c302:	401d      	ands	r5, r3
    c304:	2afe      	cmp	r2, #254	; 0xfe
    c306:	dc94      	bgt.n	c232 <__aeabi_fmul+0xd2>
    c308:	2401      	movs	r4, #1
    c30a:	01a8      	lsls	r0, r5, #6
    c30c:	0a40      	lsrs	r0, r0, #9
    c30e:	b2d2      	uxtb	r2, r2
    c310:	400c      	ands	r4, r1
    c312:	e76f      	b.n	c1f4 <__aeabi_fmul+0x94>
    c314:	2080      	movs	r0, #128	; 0x80
    c316:	03c0      	lsls	r0, r0, #15
    c318:	4207      	tst	r7, r0
    c31a:	d007      	beq.n	c32c <__aeabi_fmul+0x1cc>
    c31c:	4205      	tst	r5, r0
    c31e:	d105      	bne.n	c32c <__aeabi_fmul+0x1cc>
    c320:	4328      	orrs	r0, r5
    c322:	0240      	lsls	r0, r0, #9
    c324:	0a40      	lsrs	r0, r0, #9
    c326:	4644      	mov	r4, r8
    c328:	22ff      	movs	r2, #255	; 0xff
    c32a:	e763      	b.n	c1f4 <__aeabi_fmul+0x94>
    c32c:	4338      	orrs	r0, r7
    c32e:	0240      	lsls	r0, r0, #9
    c330:	0a40      	lsrs	r0, r0, #9
    c332:	22ff      	movs	r2, #255	; 0xff
    c334:	e75e      	b.n	c1f4 <__aeabi_fmul+0x94>
    c336:	2401      	movs	r4, #1
    c338:	1aa3      	subs	r3, r4, r2
    c33a:	2b1b      	cmp	r3, #27
    c33c:	dd05      	ble.n	c34a <__aeabi_fmul+0x1ea>
    c33e:	400c      	ands	r4, r1
    c340:	2200      	movs	r2, #0
    c342:	2000      	movs	r0, #0
    c344:	e756      	b.n	c1f4 <__aeabi_fmul+0x94>
    c346:	465e      	mov	r6, fp
    c348:	e7cb      	b.n	c2e2 <__aeabi_fmul+0x182>
    c34a:	002a      	movs	r2, r5
    c34c:	2020      	movs	r0, #32
    c34e:	40da      	lsrs	r2, r3
    c350:	1ac3      	subs	r3, r0, r3
    c352:	409d      	lsls	r5, r3
    c354:	002b      	movs	r3, r5
    c356:	1e5d      	subs	r5, r3, #1
    c358:	41ab      	sbcs	r3, r5
    c35a:	4313      	orrs	r3, r2
    c35c:	075a      	lsls	r2, r3, #29
    c35e:	d004      	beq.n	c36a <__aeabi_fmul+0x20a>
    c360:	220f      	movs	r2, #15
    c362:	401a      	ands	r2, r3
    c364:	2a04      	cmp	r2, #4
    c366:	d000      	beq.n	c36a <__aeabi_fmul+0x20a>
    c368:	3304      	adds	r3, #4
    c36a:	015a      	lsls	r2, r3, #5
    c36c:	d504      	bpl.n	c378 <__aeabi_fmul+0x218>
    c36e:	2401      	movs	r4, #1
    c370:	2201      	movs	r2, #1
    c372:	400c      	ands	r4, r1
    c374:	2000      	movs	r0, #0
    c376:	e73d      	b.n	c1f4 <__aeabi_fmul+0x94>
    c378:	2401      	movs	r4, #1
    c37a:	019b      	lsls	r3, r3, #6
    c37c:	0a58      	lsrs	r0, r3, #9
    c37e:	400c      	ands	r4, r1
    c380:	2200      	movs	r2, #0
    c382:	e737      	b.n	c1f4 <__aeabi_fmul+0x94>
    c384:	2080      	movs	r0, #128	; 0x80
    c386:	2401      	movs	r4, #1
    c388:	03c0      	lsls	r0, r0, #15
    c38a:	4328      	orrs	r0, r5
    c38c:	0240      	lsls	r0, r0, #9
    c38e:	0a40      	lsrs	r0, r0, #9
    c390:	400c      	ands	r4, r1
    c392:	22ff      	movs	r2, #255	; 0xff
    c394:	e72e      	b.n	c1f4 <__aeabi_fmul+0x94>
    c396:	46c0      	nop			; (mov r8, r8)
    c398:	00010330 	.word	0x00010330
    c39c:	f7ffffff 	.word	0xf7ffffff

0000c3a0 <__aeabi_f2iz>:
    c3a0:	0241      	lsls	r1, r0, #9
    c3a2:	0043      	lsls	r3, r0, #1
    c3a4:	0fc2      	lsrs	r2, r0, #31
    c3a6:	0a49      	lsrs	r1, r1, #9
    c3a8:	0e1b      	lsrs	r3, r3, #24
    c3aa:	2000      	movs	r0, #0
    c3ac:	2b7e      	cmp	r3, #126	; 0x7e
    c3ae:	dd0d      	ble.n	c3cc <__aeabi_f2iz+0x2c>
    c3b0:	2b9d      	cmp	r3, #157	; 0x9d
    c3b2:	dc0c      	bgt.n	c3ce <__aeabi_f2iz+0x2e>
    c3b4:	2080      	movs	r0, #128	; 0x80
    c3b6:	0400      	lsls	r0, r0, #16
    c3b8:	4301      	orrs	r1, r0
    c3ba:	2b95      	cmp	r3, #149	; 0x95
    c3bc:	dc0a      	bgt.n	c3d4 <__aeabi_f2iz+0x34>
    c3be:	2096      	movs	r0, #150	; 0x96
    c3c0:	1ac3      	subs	r3, r0, r3
    c3c2:	40d9      	lsrs	r1, r3
    c3c4:	4248      	negs	r0, r1
    c3c6:	2a00      	cmp	r2, #0
    c3c8:	d100      	bne.n	c3cc <__aeabi_f2iz+0x2c>
    c3ca:	0008      	movs	r0, r1
    c3cc:	4770      	bx	lr
    c3ce:	4b03      	ldr	r3, [pc, #12]	; (c3dc <__aeabi_f2iz+0x3c>)
    c3d0:	18d0      	adds	r0, r2, r3
    c3d2:	e7fb      	b.n	c3cc <__aeabi_f2iz+0x2c>
    c3d4:	3b96      	subs	r3, #150	; 0x96
    c3d6:	4099      	lsls	r1, r3
    c3d8:	e7f4      	b.n	c3c4 <__aeabi_f2iz+0x24>
    c3da:	46c0      	nop			; (mov r8, r8)
    c3dc:	7fffffff 	.word	0x7fffffff

0000c3e0 <__aeabi_i2f>:
    c3e0:	b570      	push	{r4, r5, r6, lr}
    c3e2:	2800      	cmp	r0, #0
    c3e4:	d030      	beq.n	c448 <__aeabi_i2f+0x68>
    c3e6:	17c3      	asrs	r3, r0, #31
    c3e8:	18c4      	adds	r4, r0, r3
    c3ea:	405c      	eors	r4, r3
    c3ec:	0fc5      	lsrs	r5, r0, #31
    c3ee:	0020      	movs	r0, r4
    c3f0:	f001 fc8c 	bl	dd0c <__clzsi2>
    c3f4:	239e      	movs	r3, #158	; 0x9e
    c3f6:	1a1b      	subs	r3, r3, r0
    c3f8:	2b96      	cmp	r3, #150	; 0x96
    c3fa:	dc0d      	bgt.n	c418 <__aeabi_i2f+0x38>
    c3fc:	2296      	movs	r2, #150	; 0x96
    c3fe:	1ad2      	subs	r2, r2, r3
    c400:	4094      	lsls	r4, r2
    c402:	002a      	movs	r2, r5
    c404:	0264      	lsls	r4, r4, #9
    c406:	0a64      	lsrs	r4, r4, #9
    c408:	b2db      	uxtb	r3, r3
    c40a:	0264      	lsls	r4, r4, #9
    c40c:	05db      	lsls	r3, r3, #23
    c40e:	0a60      	lsrs	r0, r4, #9
    c410:	07d2      	lsls	r2, r2, #31
    c412:	4318      	orrs	r0, r3
    c414:	4310      	orrs	r0, r2
    c416:	bd70      	pop	{r4, r5, r6, pc}
    c418:	2b99      	cmp	r3, #153	; 0x99
    c41a:	dc19      	bgt.n	c450 <__aeabi_i2f+0x70>
    c41c:	2299      	movs	r2, #153	; 0x99
    c41e:	1ad2      	subs	r2, r2, r3
    c420:	2a00      	cmp	r2, #0
    c422:	dd29      	ble.n	c478 <__aeabi_i2f+0x98>
    c424:	4094      	lsls	r4, r2
    c426:	0022      	movs	r2, r4
    c428:	4c14      	ldr	r4, [pc, #80]	; (c47c <__aeabi_i2f+0x9c>)
    c42a:	4014      	ands	r4, r2
    c42c:	0751      	lsls	r1, r2, #29
    c42e:	d004      	beq.n	c43a <__aeabi_i2f+0x5a>
    c430:	210f      	movs	r1, #15
    c432:	400a      	ands	r2, r1
    c434:	2a04      	cmp	r2, #4
    c436:	d000      	beq.n	c43a <__aeabi_i2f+0x5a>
    c438:	3404      	adds	r4, #4
    c43a:	0162      	lsls	r2, r4, #5
    c43c:	d413      	bmi.n	c466 <__aeabi_i2f+0x86>
    c43e:	01a4      	lsls	r4, r4, #6
    c440:	0a64      	lsrs	r4, r4, #9
    c442:	b2db      	uxtb	r3, r3
    c444:	002a      	movs	r2, r5
    c446:	e7e0      	b.n	c40a <__aeabi_i2f+0x2a>
    c448:	2200      	movs	r2, #0
    c44a:	2300      	movs	r3, #0
    c44c:	2400      	movs	r4, #0
    c44e:	e7dc      	b.n	c40a <__aeabi_i2f+0x2a>
    c450:	2205      	movs	r2, #5
    c452:	0021      	movs	r1, r4
    c454:	1a12      	subs	r2, r2, r0
    c456:	40d1      	lsrs	r1, r2
    c458:	22b9      	movs	r2, #185	; 0xb9
    c45a:	1ad2      	subs	r2, r2, r3
    c45c:	4094      	lsls	r4, r2
    c45e:	1e62      	subs	r2, r4, #1
    c460:	4194      	sbcs	r4, r2
    c462:	430c      	orrs	r4, r1
    c464:	e7da      	b.n	c41c <__aeabi_i2f+0x3c>
    c466:	4b05      	ldr	r3, [pc, #20]	; (c47c <__aeabi_i2f+0x9c>)
    c468:	002a      	movs	r2, r5
    c46a:	401c      	ands	r4, r3
    c46c:	239f      	movs	r3, #159	; 0x9f
    c46e:	01a4      	lsls	r4, r4, #6
    c470:	1a1b      	subs	r3, r3, r0
    c472:	0a64      	lsrs	r4, r4, #9
    c474:	b2db      	uxtb	r3, r3
    c476:	e7c8      	b.n	c40a <__aeabi_i2f+0x2a>
    c478:	0022      	movs	r2, r4
    c47a:	e7d5      	b.n	c428 <__aeabi_i2f+0x48>
    c47c:	fbffffff 	.word	0xfbffffff

0000c480 <__aeabi_dadd>:
    c480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c482:	4645      	mov	r5, r8
    c484:	46de      	mov	lr, fp
    c486:	4657      	mov	r7, sl
    c488:	464e      	mov	r6, r9
    c48a:	030c      	lsls	r4, r1, #12
    c48c:	b5e0      	push	{r5, r6, r7, lr}
    c48e:	004e      	lsls	r6, r1, #1
    c490:	0fc9      	lsrs	r1, r1, #31
    c492:	4688      	mov	r8, r1
    c494:	000d      	movs	r5, r1
    c496:	0a61      	lsrs	r1, r4, #9
    c498:	0f44      	lsrs	r4, r0, #29
    c49a:	430c      	orrs	r4, r1
    c49c:	00c7      	lsls	r7, r0, #3
    c49e:	0319      	lsls	r1, r3, #12
    c4a0:	0058      	lsls	r0, r3, #1
    c4a2:	0fdb      	lsrs	r3, r3, #31
    c4a4:	469b      	mov	fp, r3
    c4a6:	0a4b      	lsrs	r3, r1, #9
    c4a8:	0f51      	lsrs	r1, r2, #29
    c4aa:	430b      	orrs	r3, r1
    c4ac:	0d76      	lsrs	r6, r6, #21
    c4ae:	0d40      	lsrs	r0, r0, #21
    c4b0:	0019      	movs	r1, r3
    c4b2:	00d2      	lsls	r2, r2, #3
    c4b4:	45d8      	cmp	r8, fp
    c4b6:	d100      	bne.n	c4ba <__aeabi_dadd+0x3a>
    c4b8:	e0ae      	b.n	c618 <__aeabi_dadd+0x198>
    c4ba:	1a35      	subs	r5, r6, r0
    c4bc:	2d00      	cmp	r5, #0
    c4be:	dc00      	bgt.n	c4c2 <__aeabi_dadd+0x42>
    c4c0:	e0f6      	b.n	c6b0 <__aeabi_dadd+0x230>
    c4c2:	2800      	cmp	r0, #0
    c4c4:	d10f      	bne.n	c4e6 <__aeabi_dadd+0x66>
    c4c6:	4313      	orrs	r3, r2
    c4c8:	d100      	bne.n	c4cc <__aeabi_dadd+0x4c>
    c4ca:	e0db      	b.n	c684 <__aeabi_dadd+0x204>
    c4cc:	1e6b      	subs	r3, r5, #1
    c4ce:	2b00      	cmp	r3, #0
    c4d0:	d000      	beq.n	c4d4 <__aeabi_dadd+0x54>
    c4d2:	e137      	b.n	c744 <__aeabi_dadd+0x2c4>
    c4d4:	1aba      	subs	r2, r7, r2
    c4d6:	4297      	cmp	r7, r2
    c4d8:	41bf      	sbcs	r7, r7
    c4da:	1a64      	subs	r4, r4, r1
    c4dc:	427f      	negs	r7, r7
    c4de:	1be4      	subs	r4, r4, r7
    c4e0:	2601      	movs	r6, #1
    c4e2:	0017      	movs	r7, r2
    c4e4:	e024      	b.n	c530 <__aeabi_dadd+0xb0>
    c4e6:	4bc6      	ldr	r3, [pc, #792]	; (c800 <__aeabi_dadd+0x380>)
    c4e8:	429e      	cmp	r6, r3
    c4ea:	d04d      	beq.n	c588 <__aeabi_dadd+0x108>
    c4ec:	2380      	movs	r3, #128	; 0x80
    c4ee:	041b      	lsls	r3, r3, #16
    c4f0:	4319      	orrs	r1, r3
    c4f2:	2d38      	cmp	r5, #56	; 0x38
    c4f4:	dd00      	ble.n	c4f8 <__aeabi_dadd+0x78>
    c4f6:	e107      	b.n	c708 <__aeabi_dadd+0x288>
    c4f8:	2d1f      	cmp	r5, #31
    c4fa:	dd00      	ble.n	c4fe <__aeabi_dadd+0x7e>
    c4fc:	e138      	b.n	c770 <__aeabi_dadd+0x2f0>
    c4fe:	2020      	movs	r0, #32
    c500:	1b43      	subs	r3, r0, r5
    c502:	469a      	mov	sl, r3
    c504:	000b      	movs	r3, r1
    c506:	4650      	mov	r0, sl
    c508:	4083      	lsls	r3, r0
    c50a:	4699      	mov	r9, r3
    c50c:	0013      	movs	r3, r2
    c50e:	4648      	mov	r0, r9
    c510:	40eb      	lsrs	r3, r5
    c512:	4318      	orrs	r0, r3
    c514:	0003      	movs	r3, r0
    c516:	4650      	mov	r0, sl
    c518:	4082      	lsls	r2, r0
    c51a:	1e50      	subs	r0, r2, #1
    c51c:	4182      	sbcs	r2, r0
    c51e:	40e9      	lsrs	r1, r5
    c520:	431a      	orrs	r2, r3
    c522:	1aba      	subs	r2, r7, r2
    c524:	1a61      	subs	r1, r4, r1
    c526:	4297      	cmp	r7, r2
    c528:	41a4      	sbcs	r4, r4
    c52a:	0017      	movs	r7, r2
    c52c:	4264      	negs	r4, r4
    c52e:	1b0c      	subs	r4, r1, r4
    c530:	0223      	lsls	r3, r4, #8
    c532:	d562      	bpl.n	c5fa <__aeabi_dadd+0x17a>
    c534:	0264      	lsls	r4, r4, #9
    c536:	0a65      	lsrs	r5, r4, #9
    c538:	2d00      	cmp	r5, #0
    c53a:	d100      	bne.n	c53e <__aeabi_dadd+0xbe>
    c53c:	e0df      	b.n	c6fe <__aeabi_dadd+0x27e>
    c53e:	0028      	movs	r0, r5
    c540:	f001 fbe4 	bl	dd0c <__clzsi2>
    c544:	0003      	movs	r3, r0
    c546:	3b08      	subs	r3, #8
    c548:	2b1f      	cmp	r3, #31
    c54a:	dd00      	ble.n	c54e <__aeabi_dadd+0xce>
    c54c:	e0d2      	b.n	c6f4 <__aeabi_dadd+0x274>
    c54e:	2220      	movs	r2, #32
    c550:	003c      	movs	r4, r7
    c552:	1ad2      	subs	r2, r2, r3
    c554:	409d      	lsls	r5, r3
    c556:	40d4      	lsrs	r4, r2
    c558:	409f      	lsls	r7, r3
    c55a:	4325      	orrs	r5, r4
    c55c:	429e      	cmp	r6, r3
    c55e:	dd00      	ble.n	c562 <__aeabi_dadd+0xe2>
    c560:	e0c4      	b.n	c6ec <__aeabi_dadd+0x26c>
    c562:	1b9e      	subs	r6, r3, r6
    c564:	1c73      	adds	r3, r6, #1
    c566:	2b1f      	cmp	r3, #31
    c568:	dd00      	ble.n	c56c <__aeabi_dadd+0xec>
    c56a:	e0f1      	b.n	c750 <__aeabi_dadd+0x2d0>
    c56c:	2220      	movs	r2, #32
    c56e:	0038      	movs	r0, r7
    c570:	0029      	movs	r1, r5
    c572:	1ad2      	subs	r2, r2, r3
    c574:	40d8      	lsrs	r0, r3
    c576:	4091      	lsls	r1, r2
    c578:	4097      	lsls	r7, r2
    c57a:	002c      	movs	r4, r5
    c57c:	4301      	orrs	r1, r0
    c57e:	1e78      	subs	r0, r7, #1
    c580:	4187      	sbcs	r7, r0
    c582:	40dc      	lsrs	r4, r3
    c584:	2600      	movs	r6, #0
    c586:	430f      	orrs	r7, r1
    c588:	077b      	lsls	r3, r7, #29
    c58a:	d009      	beq.n	c5a0 <__aeabi_dadd+0x120>
    c58c:	230f      	movs	r3, #15
    c58e:	403b      	ands	r3, r7
    c590:	2b04      	cmp	r3, #4
    c592:	d005      	beq.n	c5a0 <__aeabi_dadd+0x120>
    c594:	1d3b      	adds	r3, r7, #4
    c596:	42bb      	cmp	r3, r7
    c598:	41bf      	sbcs	r7, r7
    c59a:	427f      	negs	r7, r7
    c59c:	19e4      	adds	r4, r4, r7
    c59e:	001f      	movs	r7, r3
    c5a0:	0223      	lsls	r3, r4, #8
    c5a2:	d52c      	bpl.n	c5fe <__aeabi_dadd+0x17e>
    c5a4:	4b96      	ldr	r3, [pc, #600]	; (c800 <__aeabi_dadd+0x380>)
    c5a6:	3601      	adds	r6, #1
    c5a8:	429e      	cmp	r6, r3
    c5aa:	d100      	bne.n	c5ae <__aeabi_dadd+0x12e>
    c5ac:	e09a      	b.n	c6e4 <__aeabi_dadd+0x264>
    c5ae:	4645      	mov	r5, r8
    c5b0:	4b94      	ldr	r3, [pc, #592]	; (c804 <__aeabi_dadd+0x384>)
    c5b2:	08ff      	lsrs	r7, r7, #3
    c5b4:	401c      	ands	r4, r3
    c5b6:	0760      	lsls	r0, r4, #29
    c5b8:	0576      	lsls	r6, r6, #21
    c5ba:	0264      	lsls	r4, r4, #9
    c5bc:	4307      	orrs	r7, r0
    c5be:	0b24      	lsrs	r4, r4, #12
    c5c0:	0d76      	lsrs	r6, r6, #21
    c5c2:	2100      	movs	r1, #0
    c5c4:	0324      	lsls	r4, r4, #12
    c5c6:	0b23      	lsrs	r3, r4, #12
    c5c8:	0d0c      	lsrs	r4, r1, #20
    c5ca:	4a8f      	ldr	r2, [pc, #572]	; (c808 <__aeabi_dadd+0x388>)
    c5cc:	0524      	lsls	r4, r4, #20
    c5ce:	431c      	orrs	r4, r3
    c5d0:	4014      	ands	r4, r2
    c5d2:	0533      	lsls	r3, r6, #20
    c5d4:	4323      	orrs	r3, r4
    c5d6:	005b      	lsls	r3, r3, #1
    c5d8:	07ed      	lsls	r5, r5, #31
    c5da:	085b      	lsrs	r3, r3, #1
    c5dc:	432b      	orrs	r3, r5
    c5de:	0038      	movs	r0, r7
    c5e0:	0019      	movs	r1, r3
    c5e2:	bc3c      	pop	{r2, r3, r4, r5}
    c5e4:	4690      	mov	r8, r2
    c5e6:	4699      	mov	r9, r3
    c5e8:	46a2      	mov	sl, r4
    c5ea:	46ab      	mov	fp, r5
    c5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c5ee:	4664      	mov	r4, ip
    c5f0:	4304      	orrs	r4, r0
    c5f2:	d100      	bne.n	c5f6 <__aeabi_dadd+0x176>
    c5f4:	e211      	b.n	ca1a <__aeabi_dadd+0x59a>
    c5f6:	0004      	movs	r4, r0
    c5f8:	4667      	mov	r7, ip
    c5fa:	077b      	lsls	r3, r7, #29
    c5fc:	d1c6      	bne.n	c58c <__aeabi_dadd+0x10c>
    c5fe:	4645      	mov	r5, r8
    c600:	0760      	lsls	r0, r4, #29
    c602:	08ff      	lsrs	r7, r7, #3
    c604:	4307      	orrs	r7, r0
    c606:	08e4      	lsrs	r4, r4, #3
    c608:	4b7d      	ldr	r3, [pc, #500]	; (c800 <__aeabi_dadd+0x380>)
    c60a:	429e      	cmp	r6, r3
    c60c:	d030      	beq.n	c670 <__aeabi_dadd+0x1f0>
    c60e:	0324      	lsls	r4, r4, #12
    c610:	0576      	lsls	r6, r6, #21
    c612:	0b24      	lsrs	r4, r4, #12
    c614:	0d76      	lsrs	r6, r6, #21
    c616:	e7d4      	b.n	c5c2 <__aeabi_dadd+0x142>
    c618:	1a33      	subs	r3, r6, r0
    c61a:	469a      	mov	sl, r3
    c61c:	2b00      	cmp	r3, #0
    c61e:	dd78      	ble.n	c712 <__aeabi_dadd+0x292>
    c620:	2800      	cmp	r0, #0
    c622:	d031      	beq.n	c688 <__aeabi_dadd+0x208>
    c624:	4876      	ldr	r0, [pc, #472]	; (c800 <__aeabi_dadd+0x380>)
    c626:	4286      	cmp	r6, r0
    c628:	d0ae      	beq.n	c588 <__aeabi_dadd+0x108>
    c62a:	2080      	movs	r0, #128	; 0x80
    c62c:	0400      	lsls	r0, r0, #16
    c62e:	4301      	orrs	r1, r0
    c630:	4653      	mov	r3, sl
    c632:	2b38      	cmp	r3, #56	; 0x38
    c634:	dc00      	bgt.n	c638 <__aeabi_dadd+0x1b8>
    c636:	e0e9      	b.n	c80c <__aeabi_dadd+0x38c>
    c638:	430a      	orrs	r2, r1
    c63a:	1e51      	subs	r1, r2, #1
    c63c:	418a      	sbcs	r2, r1
    c63e:	2100      	movs	r1, #0
    c640:	19d2      	adds	r2, r2, r7
    c642:	42ba      	cmp	r2, r7
    c644:	41bf      	sbcs	r7, r7
    c646:	1909      	adds	r1, r1, r4
    c648:	427c      	negs	r4, r7
    c64a:	0017      	movs	r7, r2
    c64c:	190c      	adds	r4, r1, r4
    c64e:	0223      	lsls	r3, r4, #8
    c650:	d5d3      	bpl.n	c5fa <__aeabi_dadd+0x17a>
    c652:	4b6b      	ldr	r3, [pc, #428]	; (c800 <__aeabi_dadd+0x380>)
    c654:	3601      	adds	r6, #1
    c656:	429e      	cmp	r6, r3
    c658:	d100      	bne.n	c65c <__aeabi_dadd+0x1dc>
    c65a:	e13a      	b.n	c8d2 <__aeabi_dadd+0x452>
    c65c:	2001      	movs	r0, #1
    c65e:	4b69      	ldr	r3, [pc, #420]	; (c804 <__aeabi_dadd+0x384>)
    c660:	401c      	ands	r4, r3
    c662:	087b      	lsrs	r3, r7, #1
    c664:	4007      	ands	r7, r0
    c666:	431f      	orrs	r7, r3
    c668:	07e0      	lsls	r0, r4, #31
    c66a:	4307      	orrs	r7, r0
    c66c:	0864      	lsrs	r4, r4, #1
    c66e:	e78b      	b.n	c588 <__aeabi_dadd+0x108>
    c670:	0023      	movs	r3, r4
    c672:	433b      	orrs	r3, r7
    c674:	d100      	bne.n	c678 <__aeabi_dadd+0x1f8>
    c676:	e1cb      	b.n	ca10 <__aeabi_dadd+0x590>
    c678:	2280      	movs	r2, #128	; 0x80
    c67a:	0312      	lsls	r2, r2, #12
    c67c:	4314      	orrs	r4, r2
    c67e:	0324      	lsls	r4, r4, #12
    c680:	0b24      	lsrs	r4, r4, #12
    c682:	e79e      	b.n	c5c2 <__aeabi_dadd+0x142>
    c684:	002e      	movs	r6, r5
    c686:	e77f      	b.n	c588 <__aeabi_dadd+0x108>
    c688:	0008      	movs	r0, r1
    c68a:	4310      	orrs	r0, r2
    c68c:	d100      	bne.n	c690 <__aeabi_dadd+0x210>
    c68e:	e0b4      	b.n	c7fa <__aeabi_dadd+0x37a>
    c690:	1e58      	subs	r0, r3, #1
    c692:	2800      	cmp	r0, #0
    c694:	d000      	beq.n	c698 <__aeabi_dadd+0x218>
    c696:	e0de      	b.n	c856 <__aeabi_dadd+0x3d6>
    c698:	18ba      	adds	r2, r7, r2
    c69a:	42ba      	cmp	r2, r7
    c69c:	419b      	sbcs	r3, r3
    c69e:	1864      	adds	r4, r4, r1
    c6a0:	425b      	negs	r3, r3
    c6a2:	18e4      	adds	r4, r4, r3
    c6a4:	0017      	movs	r7, r2
    c6a6:	2601      	movs	r6, #1
    c6a8:	0223      	lsls	r3, r4, #8
    c6aa:	d5a6      	bpl.n	c5fa <__aeabi_dadd+0x17a>
    c6ac:	2602      	movs	r6, #2
    c6ae:	e7d5      	b.n	c65c <__aeabi_dadd+0x1dc>
    c6b0:	2d00      	cmp	r5, #0
    c6b2:	d16e      	bne.n	c792 <__aeabi_dadd+0x312>
    c6b4:	1c70      	adds	r0, r6, #1
    c6b6:	0540      	lsls	r0, r0, #21
    c6b8:	0d40      	lsrs	r0, r0, #21
    c6ba:	2801      	cmp	r0, #1
    c6bc:	dc00      	bgt.n	c6c0 <__aeabi_dadd+0x240>
    c6be:	e0f9      	b.n	c8b4 <__aeabi_dadd+0x434>
    c6c0:	1ab8      	subs	r0, r7, r2
    c6c2:	4684      	mov	ip, r0
    c6c4:	4287      	cmp	r7, r0
    c6c6:	4180      	sbcs	r0, r0
    c6c8:	1ae5      	subs	r5, r4, r3
    c6ca:	4240      	negs	r0, r0
    c6cc:	1a2d      	subs	r5, r5, r0
    c6ce:	0228      	lsls	r0, r5, #8
    c6d0:	d400      	bmi.n	c6d4 <__aeabi_dadd+0x254>
    c6d2:	e089      	b.n	c7e8 <__aeabi_dadd+0x368>
    c6d4:	1bd7      	subs	r7, r2, r7
    c6d6:	42ba      	cmp	r2, r7
    c6d8:	4192      	sbcs	r2, r2
    c6da:	1b1c      	subs	r4, r3, r4
    c6dc:	4252      	negs	r2, r2
    c6de:	1aa5      	subs	r5, r4, r2
    c6e0:	46d8      	mov	r8, fp
    c6e2:	e729      	b.n	c538 <__aeabi_dadd+0xb8>
    c6e4:	4645      	mov	r5, r8
    c6e6:	2400      	movs	r4, #0
    c6e8:	2700      	movs	r7, #0
    c6ea:	e76a      	b.n	c5c2 <__aeabi_dadd+0x142>
    c6ec:	4c45      	ldr	r4, [pc, #276]	; (c804 <__aeabi_dadd+0x384>)
    c6ee:	1af6      	subs	r6, r6, r3
    c6f0:	402c      	ands	r4, r5
    c6f2:	e749      	b.n	c588 <__aeabi_dadd+0x108>
    c6f4:	003d      	movs	r5, r7
    c6f6:	3828      	subs	r0, #40	; 0x28
    c6f8:	4085      	lsls	r5, r0
    c6fa:	2700      	movs	r7, #0
    c6fc:	e72e      	b.n	c55c <__aeabi_dadd+0xdc>
    c6fe:	0038      	movs	r0, r7
    c700:	f001 fb04 	bl	dd0c <__clzsi2>
    c704:	3020      	adds	r0, #32
    c706:	e71d      	b.n	c544 <__aeabi_dadd+0xc4>
    c708:	430a      	orrs	r2, r1
    c70a:	1e51      	subs	r1, r2, #1
    c70c:	418a      	sbcs	r2, r1
    c70e:	2100      	movs	r1, #0
    c710:	e707      	b.n	c522 <__aeabi_dadd+0xa2>
    c712:	2b00      	cmp	r3, #0
    c714:	d000      	beq.n	c718 <__aeabi_dadd+0x298>
    c716:	e0f3      	b.n	c900 <__aeabi_dadd+0x480>
    c718:	1c70      	adds	r0, r6, #1
    c71a:	0543      	lsls	r3, r0, #21
    c71c:	0d5b      	lsrs	r3, r3, #21
    c71e:	2b01      	cmp	r3, #1
    c720:	dc00      	bgt.n	c724 <__aeabi_dadd+0x2a4>
    c722:	e0ad      	b.n	c880 <__aeabi_dadd+0x400>
    c724:	4b36      	ldr	r3, [pc, #216]	; (c800 <__aeabi_dadd+0x380>)
    c726:	4298      	cmp	r0, r3
    c728:	d100      	bne.n	c72c <__aeabi_dadd+0x2ac>
    c72a:	e0d1      	b.n	c8d0 <__aeabi_dadd+0x450>
    c72c:	18ba      	adds	r2, r7, r2
    c72e:	42ba      	cmp	r2, r7
    c730:	41bf      	sbcs	r7, r7
    c732:	1864      	adds	r4, r4, r1
    c734:	427f      	negs	r7, r7
    c736:	19e4      	adds	r4, r4, r7
    c738:	07e7      	lsls	r7, r4, #31
    c73a:	0852      	lsrs	r2, r2, #1
    c73c:	4317      	orrs	r7, r2
    c73e:	0864      	lsrs	r4, r4, #1
    c740:	0006      	movs	r6, r0
    c742:	e721      	b.n	c588 <__aeabi_dadd+0x108>
    c744:	482e      	ldr	r0, [pc, #184]	; (c800 <__aeabi_dadd+0x380>)
    c746:	4285      	cmp	r5, r0
    c748:	d100      	bne.n	c74c <__aeabi_dadd+0x2cc>
    c74a:	e093      	b.n	c874 <__aeabi_dadd+0x3f4>
    c74c:	001d      	movs	r5, r3
    c74e:	e6d0      	b.n	c4f2 <__aeabi_dadd+0x72>
    c750:	0029      	movs	r1, r5
    c752:	3e1f      	subs	r6, #31
    c754:	40f1      	lsrs	r1, r6
    c756:	2b20      	cmp	r3, #32
    c758:	d100      	bne.n	c75c <__aeabi_dadd+0x2dc>
    c75a:	e08d      	b.n	c878 <__aeabi_dadd+0x3f8>
    c75c:	2240      	movs	r2, #64	; 0x40
    c75e:	1ad3      	subs	r3, r2, r3
    c760:	409d      	lsls	r5, r3
    c762:	432f      	orrs	r7, r5
    c764:	1e7d      	subs	r5, r7, #1
    c766:	41af      	sbcs	r7, r5
    c768:	2400      	movs	r4, #0
    c76a:	430f      	orrs	r7, r1
    c76c:	2600      	movs	r6, #0
    c76e:	e744      	b.n	c5fa <__aeabi_dadd+0x17a>
    c770:	002b      	movs	r3, r5
    c772:	0008      	movs	r0, r1
    c774:	3b20      	subs	r3, #32
    c776:	40d8      	lsrs	r0, r3
    c778:	0003      	movs	r3, r0
    c77a:	2d20      	cmp	r5, #32
    c77c:	d100      	bne.n	c780 <__aeabi_dadd+0x300>
    c77e:	e07d      	b.n	c87c <__aeabi_dadd+0x3fc>
    c780:	2040      	movs	r0, #64	; 0x40
    c782:	1b45      	subs	r5, r0, r5
    c784:	40a9      	lsls	r1, r5
    c786:	430a      	orrs	r2, r1
    c788:	1e51      	subs	r1, r2, #1
    c78a:	418a      	sbcs	r2, r1
    c78c:	2100      	movs	r1, #0
    c78e:	431a      	orrs	r2, r3
    c790:	e6c7      	b.n	c522 <__aeabi_dadd+0xa2>
    c792:	2e00      	cmp	r6, #0
    c794:	d050      	beq.n	c838 <__aeabi_dadd+0x3b8>
    c796:	4e1a      	ldr	r6, [pc, #104]	; (c800 <__aeabi_dadd+0x380>)
    c798:	42b0      	cmp	r0, r6
    c79a:	d057      	beq.n	c84c <__aeabi_dadd+0x3cc>
    c79c:	2680      	movs	r6, #128	; 0x80
    c79e:	426b      	negs	r3, r5
    c7a0:	4699      	mov	r9, r3
    c7a2:	0436      	lsls	r6, r6, #16
    c7a4:	4334      	orrs	r4, r6
    c7a6:	464b      	mov	r3, r9
    c7a8:	2b38      	cmp	r3, #56	; 0x38
    c7aa:	dd00      	ble.n	c7ae <__aeabi_dadd+0x32e>
    c7ac:	e0d6      	b.n	c95c <__aeabi_dadd+0x4dc>
    c7ae:	2b1f      	cmp	r3, #31
    c7b0:	dd00      	ble.n	c7b4 <__aeabi_dadd+0x334>
    c7b2:	e135      	b.n	ca20 <__aeabi_dadd+0x5a0>
    c7b4:	2620      	movs	r6, #32
    c7b6:	1af5      	subs	r5, r6, r3
    c7b8:	0026      	movs	r6, r4
    c7ba:	40ae      	lsls	r6, r5
    c7bc:	46b2      	mov	sl, r6
    c7be:	003e      	movs	r6, r7
    c7c0:	40de      	lsrs	r6, r3
    c7c2:	46ac      	mov	ip, r5
    c7c4:	0035      	movs	r5, r6
    c7c6:	4656      	mov	r6, sl
    c7c8:	432e      	orrs	r6, r5
    c7ca:	4665      	mov	r5, ip
    c7cc:	40af      	lsls	r7, r5
    c7ce:	1e7d      	subs	r5, r7, #1
    c7d0:	41af      	sbcs	r7, r5
    c7d2:	40dc      	lsrs	r4, r3
    c7d4:	4337      	orrs	r7, r6
    c7d6:	1bd7      	subs	r7, r2, r7
    c7d8:	42ba      	cmp	r2, r7
    c7da:	4192      	sbcs	r2, r2
    c7dc:	1b0c      	subs	r4, r1, r4
    c7de:	4252      	negs	r2, r2
    c7e0:	1aa4      	subs	r4, r4, r2
    c7e2:	0006      	movs	r6, r0
    c7e4:	46d8      	mov	r8, fp
    c7e6:	e6a3      	b.n	c530 <__aeabi_dadd+0xb0>
    c7e8:	4664      	mov	r4, ip
    c7ea:	4667      	mov	r7, ip
    c7ec:	432c      	orrs	r4, r5
    c7ee:	d000      	beq.n	c7f2 <__aeabi_dadd+0x372>
    c7f0:	e6a2      	b.n	c538 <__aeabi_dadd+0xb8>
    c7f2:	2500      	movs	r5, #0
    c7f4:	2600      	movs	r6, #0
    c7f6:	2700      	movs	r7, #0
    c7f8:	e706      	b.n	c608 <__aeabi_dadd+0x188>
    c7fa:	001e      	movs	r6, r3
    c7fc:	e6c4      	b.n	c588 <__aeabi_dadd+0x108>
    c7fe:	46c0      	nop			; (mov r8, r8)
    c800:	000007ff 	.word	0x000007ff
    c804:	ff7fffff 	.word	0xff7fffff
    c808:	800fffff 	.word	0x800fffff
    c80c:	2b1f      	cmp	r3, #31
    c80e:	dc63      	bgt.n	c8d8 <__aeabi_dadd+0x458>
    c810:	2020      	movs	r0, #32
    c812:	1ac3      	subs	r3, r0, r3
    c814:	0008      	movs	r0, r1
    c816:	4098      	lsls	r0, r3
    c818:	469c      	mov	ip, r3
    c81a:	4683      	mov	fp, r0
    c81c:	4653      	mov	r3, sl
    c81e:	0010      	movs	r0, r2
    c820:	40d8      	lsrs	r0, r3
    c822:	0003      	movs	r3, r0
    c824:	4658      	mov	r0, fp
    c826:	4318      	orrs	r0, r3
    c828:	4663      	mov	r3, ip
    c82a:	409a      	lsls	r2, r3
    c82c:	1e53      	subs	r3, r2, #1
    c82e:	419a      	sbcs	r2, r3
    c830:	4653      	mov	r3, sl
    c832:	4302      	orrs	r2, r0
    c834:	40d9      	lsrs	r1, r3
    c836:	e703      	b.n	c640 <__aeabi_dadd+0x1c0>
    c838:	0026      	movs	r6, r4
    c83a:	433e      	orrs	r6, r7
    c83c:	d006      	beq.n	c84c <__aeabi_dadd+0x3cc>
    c83e:	43eb      	mvns	r3, r5
    c840:	4699      	mov	r9, r3
    c842:	2b00      	cmp	r3, #0
    c844:	d0c7      	beq.n	c7d6 <__aeabi_dadd+0x356>
    c846:	4e94      	ldr	r6, [pc, #592]	; (ca98 <__aeabi_dadd+0x618>)
    c848:	42b0      	cmp	r0, r6
    c84a:	d1ac      	bne.n	c7a6 <__aeabi_dadd+0x326>
    c84c:	000c      	movs	r4, r1
    c84e:	0017      	movs	r7, r2
    c850:	0006      	movs	r6, r0
    c852:	46d8      	mov	r8, fp
    c854:	e698      	b.n	c588 <__aeabi_dadd+0x108>
    c856:	4b90      	ldr	r3, [pc, #576]	; (ca98 <__aeabi_dadd+0x618>)
    c858:	459a      	cmp	sl, r3
    c85a:	d00b      	beq.n	c874 <__aeabi_dadd+0x3f4>
    c85c:	4682      	mov	sl, r0
    c85e:	e6e7      	b.n	c630 <__aeabi_dadd+0x1b0>
    c860:	2800      	cmp	r0, #0
    c862:	d000      	beq.n	c866 <__aeabi_dadd+0x3e6>
    c864:	e09e      	b.n	c9a4 <__aeabi_dadd+0x524>
    c866:	0018      	movs	r0, r3
    c868:	4310      	orrs	r0, r2
    c86a:	d100      	bne.n	c86e <__aeabi_dadd+0x3ee>
    c86c:	e0e9      	b.n	ca42 <__aeabi_dadd+0x5c2>
    c86e:	001c      	movs	r4, r3
    c870:	0017      	movs	r7, r2
    c872:	46d8      	mov	r8, fp
    c874:	4e88      	ldr	r6, [pc, #544]	; (ca98 <__aeabi_dadd+0x618>)
    c876:	e687      	b.n	c588 <__aeabi_dadd+0x108>
    c878:	2500      	movs	r5, #0
    c87a:	e772      	b.n	c762 <__aeabi_dadd+0x2e2>
    c87c:	2100      	movs	r1, #0
    c87e:	e782      	b.n	c786 <__aeabi_dadd+0x306>
    c880:	0023      	movs	r3, r4
    c882:	433b      	orrs	r3, r7
    c884:	2e00      	cmp	r6, #0
    c886:	d000      	beq.n	c88a <__aeabi_dadd+0x40a>
    c888:	e0ab      	b.n	c9e2 <__aeabi_dadd+0x562>
    c88a:	2b00      	cmp	r3, #0
    c88c:	d100      	bne.n	c890 <__aeabi_dadd+0x410>
    c88e:	e0e7      	b.n	ca60 <__aeabi_dadd+0x5e0>
    c890:	000b      	movs	r3, r1
    c892:	4313      	orrs	r3, r2
    c894:	d100      	bne.n	c898 <__aeabi_dadd+0x418>
    c896:	e677      	b.n	c588 <__aeabi_dadd+0x108>
    c898:	18ba      	adds	r2, r7, r2
    c89a:	42ba      	cmp	r2, r7
    c89c:	41bf      	sbcs	r7, r7
    c89e:	1864      	adds	r4, r4, r1
    c8a0:	427f      	negs	r7, r7
    c8a2:	19e4      	adds	r4, r4, r7
    c8a4:	0223      	lsls	r3, r4, #8
    c8a6:	d400      	bmi.n	c8aa <__aeabi_dadd+0x42a>
    c8a8:	e0f2      	b.n	ca90 <__aeabi_dadd+0x610>
    c8aa:	4b7c      	ldr	r3, [pc, #496]	; (ca9c <__aeabi_dadd+0x61c>)
    c8ac:	0017      	movs	r7, r2
    c8ae:	401c      	ands	r4, r3
    c8b0:	0006      	movs	r6, r0
    c8b2:	e669      	b.n	c588 <__aeabi_dadd+0x108>
    c8b4:	0020      	movs	r0, r4
    c8b6:	4338      	orrs	r0, r7
    c8b8:	2e00      	cmp	r6, #0
    c8ba:	d1d1      	bne.n	c860 <__aeabi_dadd+0x3e0>
    c8bc:	2800      	cmp	r0, #0
    c8be:	d15b      	bne.n	c978 <__aeabi_dadd+0x4f8>
    c8c0:	001c      	movs	r4, r3
    c8c2:	4314      	orrs	r4, r2
    c8c4:	d100      	bne.n	c8c8 <__aeabi_dadd+0x448>
    c8c6:	e0a8      	b.n	ca1a <__aeabi_dadd+0x59a>
    c8c8:	001c      	movs	r4, r3
    c8ca:	0017      	movs	r7, r2
    c8cc:	46d8      	mov	r8, fp
    c8ce:	e65b      	b.n	c588 <__aeabi_dadd+0x108>
    c8d0:	0006      	movs	r6, r0
    c8d2:	2400      	movs	r4, #0
    c8d4:	2700      	movs	r7, #0
    c8d6:	e697      	b.n	c608 <__aeabi_dadd+0x188>
    c8d8:	4650      	mov	r0, sl
    c8da:	000b      	movs	r3, r1
    c8dc:	3820      	subs	r0, #32
    c8de:	40c3      	lsrs	r3, r0
    c8e0:	4699      	mov	r9, r3
    c8e2:	4653      	mov	r3, sl
    c8e4:	2b20      	cmp	r3, #32
    c8e6:	d100      	bne.n	c8ea <__aeabi_dadd+0x46a>
    c8e8:	e095      	b.n	ca16 <__aeabi_dadd+0x596>
    c8ea:	2340      	movs	r3, #64	; 0x40
    c8ec:	4650      	mov	r0, sl
    c8ee:	1a1b      	subs	r3, r3, r0
    c8f0:	4099      	lsls	r1, r3
    c8f2:	430a      	orrs	r2, r1
    c8f4:	1e51      	subs	r1, r2, #1
    c8f6:	418a      	sbcs	r2, r1
    c8f8:	464b      	mov	r3, r9
    c8fa:	2100      	movs	r1, #0
    c8fc:	431a      	orrs	r2, r3
    c8fe:	e69f      	b.n	c640 <__aeabi_dadd+0x1c0>
    c900:	2e00      	cmp	r6, #0
    c902:	d130      	bne.n	c966 <__aeabi_dadd+0x4e6>
    c904:	0026      	movs	r6, r4
    c906:	433e      	orrs	r6, r7
    c908:	d067      	beq.n	c9da <__aeabi_dadd+0x55a>
    c90a:	43db      	mvns	r3, r3
    c90c:	469a      	mov	sl, r3
    c90e:	2b00      	cmp	r3, #0
    c910:	d01c      	beq.n	c94c <__aeabi_dadd+0x4cc>
    c912:	4e61      	ldr	r6, [pc, #388]	; (ca98 <__aeabi_dadd+0x618>)
    c914:	42b0      	cmp	r0, r6
    c916:	d060      	beq.n	c9da <__aeabi_dadd+0x55a>
    c918:	4653      	mov	r3, sl
    c91a:	2b38      	cmp	r3, #56	; 0x38
    c91c:	dd00      	ble.n	c920 <__aeabi_dadd+0x4a0>
    c91e:	e096      	b.n	ca4e <__aeabi_dadd+0x5ce>
    c920:	2b1f      	cmp	r3, #31
    c922:	dd00      	ble.n	c926 <__aeabi_dadd+0x4a6>
    c924:	e09f      	b.n	ca66 <__aeabi_dadd+0x5e6>
    c926:	2620      	movs	r6, #32
    c928:	1af3      	subs	r3, r6, r3
    c92a:	0026      	movs	r6, r4
    c92c:	409e      	lsls	r6, r3
    c92e:	469c      	mov	ip, r3
    c930:	46b3      	mov	fp, r6
    c932:	4653      	mov	r3, sl
    c934:	003e      	movs	r6, r7
    c936:	40de      	lsrs	r6, r3
    c938:	0033      	movs	r3, r6
    c93a:	465e      	mov	r6, fp
    c93c:	431e      	orrs	r6, r3
    c93e:	4663      	mov	r3, ip
    c940:	409f      	lsls	r7, r3
    c942:	1e7b      	subs	r3, r7, #1
    c944:	419f      	sbcs	r7, r3
    c946:	4653      	mov	r3, sl
    c948:	40dc      	lsrs	r4, r3
    c94a:	4337      	orrs	r7, r6
    c94c:	18bf      	adds	r7, r7, r2
    c94e:	4297      	cmp	r7, r2
    c950:	4192      	sbcs	r2, r2
    c952:	1864      	adds	r4, r4, r1
    c954:	4252      	negs	r2, r2
    c956:	18a4      	adds	r4, r4, r2
    c958:	0006      	movs	r6, r0
    c95a:	e678      	b.n	c64e <__aeabi_dadd+0x1ce>
    c95c:	4327      	orrs	r7, r4
    c95e:	1e7c      	subs	r4, r7, #1
    c960:	41a7      	sbcs	r7, r4
    c962:	2400      	movs	r4, #0
    c964:	e737      	b.n	c7d6 <__aeabi_dadd+0x356>
    c966:	4e4c      	ldr	r6, [pc, #304]	; (ca98 <__aeabi_dadd+0x618>)
    c968:	42b0      	cmp	r0, r6
    c96a:	d036      	beq.n	c9da <__aeabi_dadd+0x55a>
    c96c:	2680      	movs	r6, #128	; 0x80
    c96e:	425b      	negs	r3, r3
    c970:	0436      	lsls	r6, r6, #16
    c972:	469a      	mov	sl, r3
    c974:	4334      	orrs	r4, r6
    c976:	e7cf      	b.n	c918 <__aeabi_dadd+0x498>
    c978:	0018      	movs	r0, r3
    c97a:	4310      	orrs	r0, r2
    c97c:	d100      	bne.n	c980 <__aeabi_dadd+0x500>
    c97e:	e603      	b.n	c588 <__aeabi_dadd+0x108>
    c980:	1ab8      	subs	r0, r7, r2
    c982:	4684      	mov	ip, r0
    c984:	4567      	cmp	r7, ip
    c986:	41ad      	sbcs	r5, r5
    c988:	1ae0      	subs	r0, r4, r3
    c98a:	426d      	negs	r5, r5
    c98c:	1b40      	subs	r0, r0, r5
    c98e:	0205      	lsls	r5, r0, #8
    c990:	d400      	bmi.n	c994 <__aeabi_dadd+0x514>
    c992:	e62c      	b.n	c5ee <__aeabi_dadd+0x16e>
    c994:	1bd7      	subs	r7, r2, r7
    c996:	42ba      	cmp	r2, r7
    c998:	4192      	sbcs	r2, r2
    c99a:	1b1c      	subs	r4, r3, r4
    c99c:	4252      	negs	r2, r2
    c99e:	1aa4      	subs	r4, r4, r2
    c9a0:	46d8      	mov	r8, fp
    c9a2:	e5f1      	b.n	c588 <__aeabi_dadd+0x108>
    c9a4:	0018      	movs	r0, r3
    c9a6:	4310      	orrs	r0, r2
    c9a8:	d100      	bne.n	c9ac <__aeabi_dadd+0x52c>
    c9aa:	e763      	b.n	c874 <__aeabi_dadd+0x3f4>
    c9ac:	08f8      	lsrs	r0, r7, #3
    c9ae:	0767      	lsls	r7, r4, #29
    c9b0:	4307      	orrs	r7, r0
    c9b2:	2080      	movs	r0, #128	; 0x80
    c9b4:	08e4      	lsrs	r4, r4, #3
    c9b6:	0300      	lsls	r0, r0, #12
    c9b8:	4204      	tst	r4, r0
    c9ba:	d008      	beq.n	c9ce <__aeabi_dadd+0x54e>
    c9bc:	08dd      	lsrs	r5, r3, #3
    c9be:	4205      	tst	r5, r0
    c9c0:	d105      	bne.n	c9ce <__aeabi_dadd+0x54e>
    c9c2:	08d2      	lsrs	r2, r2, #3
    c9c4:	0759      	lsls	r1, r3, #29
    c9c6:	4311      	orrs	r1, r2
    c9c8:	000f      	movs	r7, r1
    c9ca:	002c      	movs	r4, r5
    c9cc:	46d8      	mov	r8, fp
    c9ce:	0f7b      	lsrs	r3, r7, #29
    c9d0:	00e4      	lsls	r4, r4, #3
    c9d2:	431c      	orrs	r4, r3
    c9d4:	00ff      	lsls	r7, r7, #3
    c9d6:	4e30      	ldr	r6, [pc, #192]	; (ca98 <__aeabi_dadd+0x618>)
    c9d8:	e5d6      	b.n	c588 <__aeabi_dadd+0x108>
    c9da:	000c      	movs	r4, r1
    c9dc:	0017      	movs	r7, r2
    c9de:	0006      	movs	r6, r0
    c9e0:	e5d2      	b.n	c588 <__aeabi_dadd+0x108>
    c9e2:	2b00      	cmp	r3, #0
    c9e4:	d038      	beq.n	ca58 <__aeabi_dadd+0x5d8>
    c9e6:	000b      	movs	r3, r1
    c9e8:	4313      	orrs	r3, r2
    c9ea:	d100      	bne.n	c9ee <__aeabi_dadd+0x56e>
    c9ec:	e742      	b.n	c874 <__aeabi_dadd+0x3f4>
    c9ee:	08f8      	lsrs	r0, r7, #3
    c9f0:	0767      	lsls	r7, r4, #29
    c9f2:	4307      	orrs	r7, r0
    c9f4:	2080      	movs	r0, #128	; 0x80
    c9f6:	08e4      	lsrs	r4, r4, #3
    c9f8:	0300      	lsls	r0, r0, #12
    c9fa:	4204      	tst	r4, r0
    c9fc:	d0e7      	beq.n	c9ce <__aeabi_dadd+0x54e>
    c9fe:	08cb      	lsrs	r3, r1, #3
    ca00:	4203      	tst	r3, r0
    ca02:	d1e4      	bne.n	c9ce <__aeabi_dadd+0x54e>
    ca04:	08d2      	lsrs	r2, r2, #3
    ca06:	0749      	lsls	r1, r1, #29
    ca08:	4311      	orrs	r1, r2
    ca0a:	000f      	movs	r7, r1
    ca0c:	001c      	movs	r4, r3
    ca0e:	e7de      	b.n	c9ce <__aeabi_dadd+0x54e>
    ca10:	2700      	movs	r7, #0
    ca12:	2400      	movs	r4, #0
    ca14:	e5d5      	b.n	c5c2 <__aeabi_dadd+0x142>
    ca16:	2100      	movs	r1, #0
    ca18:	e76b      	b.n	c8f2 <__aeabi_dadd+0x472>
    ca1a:	2500      	movs	r5, #0
    ca1c:	2700      	movs	r7, #0
    ca1e:	e5f3      	b.n	c608 <__aeabi_dadd+0x188>
    ca20:	464e      	mov	r6, r9
    ca22:	0025      	movs	r5, r4
    ca24:	3e20      	subs	r6, #32
    ca26:	40f5      	lsrs	r5, r6
    ca28:	464b      	mov	r3, r9
    ca2a:	002e      	movs	r6, r5
    ca2c:	2b20      	cmp	r3, #32
    ca2e:	d02d      	beq.n	ca8c <__aeabi_dadd+0x60c>
    ca30:	2540      	movs	r5, #64	; 0x40
    ca32:	1aed      	subs	r5, r5, r3
    ca34:	40ac      	lsls	r4, r5
    ca36:	4327      	orrs	r7, r4
    ca38:	1e7c      	subs	r4, r7, #1
    ca3a:	41a7      	sbcs	r7, r4
    ca3c:	2400      	movs	r4, #0
    ca3e:	4337      	orrs	r7, r6
    ca40:	e6c9      	b.n	c7d6 <__aeabi_dadd+0x356>
    ca42:	2480      	movs	r4, #128	; 0x80
    ca44:	2500      	movs	r5, #0
    ca46:	0324      	lsls	r4, r4, #12
    ca48:	4e13      	ldr	r6, [pc, #76]	; (ca98 <__aeabi_dadd+0x618>)
    ca4a:	2700      	movs	r7, #0
    ca4c:	e5dc      	b.n	c608 <__aeabi_dadd+0x188>
    ca4e:	4327      	orrs	r7, r4
    ca50:	1e7c      	subs	r4, r7, #1
    ca52:	41a7      	sbcs	r7, r4
    ca54:	2400      	movs	r4, #0
    ca56:	e779      	b.n	c94c <__aeabi_dadd+0x4cc>
    ca58:	000c      	movs	r4, r1
    ca5a:	0017      	movs	r7, r2
    ca5c:	4e0e      	ldr	r6, [pc, #56]	; (ca98 <__aeabi_dadd+0x618>)
    ca5e:	e593      	b.n	c588 <__aeabi_dadd+0x108>
    ca60:	000c      	movs	r4, r1
    ca62:	0017      	movs	r7, r2
    ca64:	e590      	b.n	c588 <__aeabi_dadd+0x108>
    ca66:	4656      	mov	r6, sl
    ca68:	0023      	movs	r3, r4
    ca6a:	3e20      	subs	r6, #32
    ca6c:	40f3      	lsrs	r3, r6
    ca6e:	4699      	mov	r9, r3
    ca70:	4653      	mov	r3, sl
    ca72:	2b20      	cmp	r3, #32
    ca74:	d00e      	beq.n	ca94 <__aeabi_dadd+0x614>
    ca76:	2340      	movs	r3, #64	; 0x40
    ca78:	4656      	mov	r6, sl
    ca7a:	1b9b      	subs	r3, r3, r6
    ca7c:	409c      	lsls	r4, r3
    ca7e:	4327      	orrs	r7, r4
    ca80:	1e7c      	subs	r4, r7, #1
    ca82:	41a7      	sbcs	r7, r4
    ca84:	464b      	mov	r3, r9
    ca86:	2400      	movs	r4, #0
    ca88:	431f      	orrs	r7, r3
    ca8a:	e75f      	b.n	c94c <__aeabi_dadd+0x4cc>
    ca8c:	2400      	movs	r4, #0
    ca8e:	e7d2      	b.n	ca36 <__aeabi_dadd+0x5b6>
    ca90:	0017      	movs	r7, r2
    ca92:	e5b2      	b.n	c5fa <__aeabi_dadd+0x17a>
    ca94:	2400      	movs	r4, #0
    ca96:	e7f2      	b.n	ca7e <__aeabi_dadd+0x5fe>
    ca98:	000007ff 	.word	0x000007ff
    ca9c:	ff7fffff 	.word	0xff7fffff

0000caa0 <__aeabi_ddiv>:
    caa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    caa2:	4657      	mov	r7, sl
    caa4:	4645      	mov	r5, r8
    caa6:	46de      	mov	lr, fp
    caa8:	464e      	mov	r6, r9
    caaa:	b5e0      	push	{r5, r6, r7, lr}
    caac:	004c      	lsls	r4, r1, #1
    caae:	030e      	lsls	r6, r1, #12
    cab0:	b087      	sub	sp, #28
    cab2:	4683      	mov	fp, r0
    cab4:	4692      	mov	sl, r2
    cab6:	001d      	movs	r5, r3
    cab8:	4680      	mov	r8, r0
    caba:	0b36      	lsrs	r6, r6, #12
    cabc:	0d64      	lsrs	r4, r4, #21
    cabe:	0fcf      	lsrs	r7, r1, #31
    cac0:	2c00      	cmp	r4, #0
    cac2:	d04f      	beq.n	cb64 <__aeabi_ddiv+0xc4>
    cac4:	4b6f      	ldr	r3, [pc, #444]	; (cc84 <__aeabi_ddiv+0x1e4>)
    cac6:	429c      	cmp	r4, r3
    cac8:	d035      	beq.n	cb36 <__aeabi_ddiv+0x96>
    caca:	2380      	movs	r3, #128	; 0x80
    cacc:	0f42      	lsrs	r2, r0, #29
    cace:	041b      	lsls	r3, r3, #16
    cad0:	00f6      	lsls	r6, r6, #3
    cad2:	4313      	orrs	r3, r2
    cad4:	4333      	orrs	r3, r6
    cad6:	4699      	mov	r9, r3
    cad8:	00c3      	lsls	r3, r0, #3
    cada:	4698      	mov	r8, r3
    cadc:	4b6a      	ldr	r3, [pc, #424]	; (cc88 <__aeabi_ddiv+0x1e8>)
    cade:	2600      	movs	r6, #0
    cae0:	469c      	mov	ip, r3
    cae2:	2300      	movs	r3, #0
    cae4:	4464      	add	r4, ip
    cae6:	9303      	str	r3, [sp, #12]
    cae8:	032b      	lsls	r3, r5, #12
    caea:	0b1b      	lsrs	r3, r3, #12
    caec:	469b      	mov	fp, r3
    caee:	006b      	lsls	r3, r5, #1
    caf0:	0fed      	lsrs	r5, r5, #31
    caf2:	4650      	mov	r0, sl
    caf4:	0d5b      	lsrs	r3, r3, #21
    caf6:	9501      	str	r5, [sp, #4]
    caf8:	d05e      	beq.n	cbb8 <__aeabi_ddiv+0x118>
    cafa:	4a62      	ldr	r2, [pc, #392]	; (cc84 <__aeabi_ddiv+0x1e4>)
    cafc:	4293      	cmp	r3, r2
    cafe:	d053      	beq.n	cba8 <__aeabi_ddiv+0x108>
    cb00:	465a      	mov	r2, fp
    cb02:	00d1      	lsls	r1, r2, #3
    cb04:	2280      	movs	r2, #128	; 0x80
    cb06:	0f40      	lsrs	r0, r0, #29
    cb08:	0412      	lsls	r2, r2, #16
    cb0a:	4302      	orrs	r2, r0
    cb0c:	430a      	orrs	r2, r1
    cb0e:	4693      	mov	fp, r2
    cb10:	4652      	mov	r2, sl
    cb12:	00d1      	lsls	r1, r2, #3
    cb14:	4a5c      	ldr	r2, [pc, #368]	; (cc88 <__aeabi_ddiv+0x1e8>)
    cb16:	4694      	mov	ip, r2
    cb18:	2200      	movs	r2, #0
    cb1a:	4463      	add	r3, ip
    cb1c:	0038      	movs	r0, r7
    cb1e:	4068      	eors	r0, r5
    cb20:	4684      	mov	ip, r0
    cb22:	9002      	str	r0, [sp, #8]
    cb24:	1ae4      	subs	r4, r4, r3
    cb26:	4316      	orrs	r6, r2
    cb28:	2e0f      	cmp	r6, #15
    cb2a:	d900      	bls.n	cb2e <__aeabi_ddiv+0x8e>
    cb2c:	e0b4      	b.n	cc98 <__aeabi_ddiv+0x1f8>
    cb2e:	4b57      	ldr	r3, [pc, #348]	; (cc8c <__aeabi_ddiv+0x1ec>)
    cb30:	00b6      	lsls	r6, r6, #2
    cb32:	599b      	ldr	r3, [r3, r6]
    cb34:	469f      	mov	pc, r3
    cb36:	0003      	movs	r3, r0
    cb38:	4333      	orrs	r3, r6
    cb3a:	4699      	mov	r9, r3
    cb3c:	d16c      	bne.n	cc18 <__aeabi_ddiv+0x178>
    cb3e:	2300      	movs	r3, #0
    cb40:	4698      	mov	r8, r3
    cb42:	3302      	adds	r3, #2
    cb44:	2608      	movs	r6, #8
    cb46:	9303      	str	r3, [sp, #12]
    cb48:	e7ce      	b.n	cae8 <__aeabi_ddiv+0x48>
    cb4a:	46cb      	mov	fp, r9
    cb4c:	4641      	mov	r1, r8
    cb4e:	9a03      	ldr	r2, [sp, #12]
    cb50:	9701      	str	r7, [sp, #4]
    cb52:	2a02      	cmp	r2, #2
    cb54:	d165      	bne.n	cc22 <__aeabi_ddiv+0x182>
    cb56:	9b01      	ldr	r3, [sp, #4]
    cb58:	4c4a      	ldr	r4, [pc, #296]	; (cc84 <__aeabi_ddiv+0x1e4>)
    cb5a:	469c      	mov	ip, r3
    cb5c:	2300      	movs	r3, #0
    cb5e:	2200      	movs	r2, #0
    cb60:	4698      	mov	r8, r3
    cb62:	e06b      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cb64:	0003      	movs	r3, r0
    cb66:	4333      	orrs	r3, r6
    cb68:	4699      	mov	r9, r3
    cb6a:	d04e      	beq.n	cc0a <__aeabi_ddiv+0x16a>
    cb6c:	2e00      	cmp	r6, #0
    cb6e:	d100      	bne.n	cb72 <__aeabi_ddiv+0xd2>
    cb70:	e1bc      	b.n	ceec <__aeabi_ddiv+0x44c>
    cb72:	0030      	movs	r0, r6
    cb74:	f001 f8ca 	bl	dd0c <__clzsi2>
    cb78:	0003      	movs	r3, r0
    cb7a:	3b0b      	subs	r3, #11
    cb7c:	2b1c      	cmp	r3, #28
    cb7e:	dd00      	ble.n	cb82 <__aeabi_ddiv+0xe2>
    cb80:	e1ac      	b.n	cedc <__aeabi_ddiv+0x43c>
    cb82:	221d      	movs	r2, #29
    cb84:	1ad3      	subs	r3, r2, r3
    cb86:	465a      	mov	r2, fp
    cb88:	0001      	movs	r1, r0
    cb8a:	40da      	lsrs	r2, r3
    cb8c:	3908      	subs	r1, #8
    cb8e:	408e      	lsls	r6, r1
    cb90:	0013      	movs	r3, r2
    cb92:	4333      	orrs	r3, r6
    cb94:	4699      	mov	r9, r3
    cb96:	465b      	mov	r3, fp
    cb98:	408b      	lsls	r3, r1
    cb9a:	4698      	mov	r8, r3
    cb9c:	2300      	movs	r3, #0
    cb9e:	4c3c      	ldr	r4, [pc, #240]	; (cc90 <__aeabi_ddiv+0x1f0>)
    cba0:	2600      	movs	r6, #0
    cba2:	1a24      	subs	r4, r4, r0
    cba4:	9303      	str	r3, [sp, #12]
    cba6:	e79f      	b.n	cae8 <__aeabi_ddiv+0x48>
    cba8:	4651      	mov	r1, sl
    cbaa:	465a      	mov	r2, fp
    cbac:	4311      	orrs	r1, r2
    cbae:	d129      	bne.n	cc04 <__aeabi_ddiv+0x164>
    cbb0:	2200      	movs	r2, #0
    cbb2:	4693      	mov	fp, r2
    cbb4:	3202      	adds	r2, #2
    cbb6:	e7b1      	b.n	cb1c <__aeabi_ddiv+0x7c>
    cbb8:	4659      	mov	r1, fp
    cbba:	4301      	orrs	r1, r0
    cbbc:	d01e      	beq.n	cbfc <__aeabi_ddiv+0x15c>
    cbbe:	465b      	mov	r3, fp
    cbc0:	2b00      	cmp	r3, #0
    cbc2:	d100      	bne.n	cbc6 <__aeabi_ddiv+0x126>
    cbc4:	e19e      	b.n	cf04 <__aeabi_ddiv+0x464>
    cbc6:	4658      	mov	r0, fp
    cbc8:	f001 f8a0 	bl	dd0c <__clzsi2>
    cbcc:	0003      	movs	r3, r0
    cbce:	3b0b      	subs	r3, #11
    cbd0:	2b1c      	cmp	r3, #28
    cbd2:	dd00      	ble.n	cbd6 <__aeabi_ddiv+0x136>
    cbd4:	e18f      	b.n	cef6 <__aeabi_ddiv+0x456>
    cbd6:	0002      	movs	r2, r0
    cbd8:	4659      	mov	r1, fp
    cbda:	3a08      	subs	r2, #8
    cbdc:	4091      	lsls	r1, r2
    cbde:	468b      	mov	fp, r1
    cbe0:	211d      	movs	r1, #29
    cbe2:	1acb      	subs	r3, r1, r3
    cbe4:	4651      	mov	r1, sl
    cbe6:	40d9      	lsrs	r1, r3
    cbe8:	000b      	movs	r3, r1
    cbea:	4659      	mov	r1, fp
    cbec:	430b      	orrs	r3, r1
    cbee:	4651      	mov	r1, sl
    cbf0:	469b      	mov	fp, r3
    cbf2:	4091      	lsls	r1, r2
    cbf4:	4b26      	ldr	r3, [pc, #152]	; (cc90 <__aeabi_ddiv+0x1f0>)
    cbf6:	2200      	movs	r2, #0
    cbf8:	1a1b      	subs	r3, r3, r0
    cbfa:	e78f      	b.n	cb1c <__aeabi_ddiv+0x7c>
    cbfc:	2300      	movs	r3, #0
    cbfe:	2201      	movs	r2, #1
    cc00:	469b      	mov	fp, r3
    cc02:	e78b      	b.n	cb1c <__aeabi_ddiv+0x7c>
    cc04:	4651      	mov	r1, sl
    cc06:	2203      	movs	r2, #3
    cc08:	e788      	b.n	cb1c <__aeabi_ddiv+0x7c>
    cc0a:	2300      	movs	r3, #0
    cc0c:	4698      	mov	r8, r3
    cc0e:	3301      	adds	r3, #1
    cc10:	2604      	movs	r6, #4
    cc12:	2400      	movs	r4, #0
    cc14:	9303      	str	r3, [sp, #12]
    cc16:	e767      	b.n	cae8 <__aeabi_ddiv+0x48>
    cc18:	2303      	movs	r3, #3
    cc1a:	46b1      	mov	r9, r6
    cc1c:	9303      	str	r3, [sp, #12]
    cc1e:	260c      	movs	r6, #12
    cc20:	e762      	b.n	cae8 <__aeabi_ddiv+0x48>
    cc22:	2a03      	cmp	r2, #3
    cc24:	d100      	bne.n	cc28 <__aeabi_ddiv+0x188>
    cc26:	e25c      	b.n	d0e2 <__aeabi_ddiv+0x642>
    cc28:	9b01      	ldr	r3, [sp, #4]
    cc2a:	2a01      	cmp	r2, #1
    cc2c:	d000      	beq.n	cc30 <__aeabi_ddiv+0x190>
    cc2e:	e1e4      	b.n	cffa <__aeabi_ddiv+0x55a>
    cc30:	4013      	ands	r3, r2
    cc32:	469c      	mov	ip, r3
    cc34:	2300      	movs	r3, #0
    cc36:	2400      	movs	r4, #0
    cc38:	2200      	movs	r2, #0
    cc3a:	4698      	mov	r8, r3
    cc3c:	2100      	movs	r1, #0
    cc3e:	0312      	lsls	r2, r2, #12
    cc40:	0b13      	lsrs	r3, r2, #12
    cc42:	0d0a      	lsrs	r2, r1, #20
    cc44:	0512      	lsls	r2, r2, #20
    cc46:	431a      	orrs	r2, r3
    cc48:	0523      	lsls	r3, r4, #20
    cc4a:	4c12      	ldr	r4, [pc, #72]	; (cc94 <__aeabi_ddiv+0x1f4>)
    cc4c:	4640      	mov	r0, r8
    cc4e:	4022      	ands	r2, r4
    cc50:	4313      	orrs	r3, r2
    cc52:	4662      	mov	r2, ip
    cc54:	005b      	lsls	r3, r3, #1
    cc56:	07d2      	lsls	r2, r2, #31
    cc58:	085b      	lsrs	r3, r3, #1
    cc5a:	4313      	orrs	r3, r2
    cc5c:	0019      	movs	r1, r3
    cc5e:	b007      	add	sp, #28
    cc60:	bc3c      	pop	{r2, r3, r4, r5}
    cc62:	4690      	mov	r8, r2
    cc64:	4699      	mov	r9, r3
    cc66:	46a2      	mov	sl, r4
    cc68:	46ab      	mov	fp, r5
    cc6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cc6c:	2300      	movs	r3, #0
    cc6e:	2280      	movs	r2, #128	; 0x80
    cc70:	469c      	mov	ip, r3
    cc72:	0312      	lsls	r2, r2, #12
    cc74:	4698      	mov	r8, r3
    cc76:	4c03      	ldr	r4, [pc, #12]	; (cc84 <__aeabi_ddiv+0x1e4>)
    cc78:	e7e0      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cc7a:	2300      	movs	r3, #0
    cc7c:	4c01      	ldr	r4, [pc, #4]	; (cc84 <__aeabi_ddiv+0x1e4>)
    cc7e:	2200      	movs	r2, #0
    cc80:	4698      	mov	r8, r3
    cc82:	e7db      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cc84:	000007ff 	.word	0x000007ff
    cc88:	fffffc01 	.word	0xfffffc01
    cc8c:	00010370 	.word	0x00010370
    cc90:	fffffc0d 	.word	0xfffffc0d
    cc94:	800fffff 	.word	0x800fffff
    cc98:	45d9      	cmp	r9, fp
    cc9a:	d900      	bls.n	cc9e <__aeabi_ddiv+0x1fe>
    cc9c:	e139      	b.n	cf12 <__aeabi_ddiv+0x472>
    cc9e:	d100      	bne.n	cca2 <__aeabi_ddiv+0x202>
    cca0:	e134      	b.n	cf0c <__aeabi_ddiv+0x46c>
    cca2:	2300      	movs	r3, #0
    cca4:	4646      	mov	r6, r8
    cca6:	464d      	mov	r5, r9
    cca8:	469a      	mov	sl, r3
    ccaa:	3c01      	subs	r4, #1
    ccac:	465b      	mov	r3, fp
    ccae:	0e0a      	lsrs	r2, r1, #24
    ccb0:	021b      	lsls	r3, r3, #8
    ccb2:	431a      	orrs	r2, r3
    ccb4:	020b      	lsls	r3, r1, #8
    ccb6:	0c17      	lsrs	r7, r2, #16
    ccb8:	9303      	str	r3, [sp, #12]
    ccba:	0413      	lsls	r3, r2, #16
    ccbc:	0c1b      	lsrs	r3, r3, #16
    ccbe:	0039      	movs	r1, r7
    ccc0:	0028      	movs	r0, r5
    ccc2:	4690      	mov	r8, r2
    ccc4:	9301      	str	r3, [sp, #4]
    ccc6:	f7ff f995 	bl	bff4 <__udivsi3>
    ccca:	0002      	movs	r2, r0
    cccc:	9b01      	ldr	r3, [sp, #4]
    ccce:	4683      	mov	fp, r0
    ccd0:	435a      	muls	r2, r3
    ccd2:	0028      	movs	r0, r5
    ccd4:	0039      	movs	r1, r7
    ccd6:	4691      	mov	r9, r2
    ccd8:	f7ff fa12 	bl	c100 <__aeabi_uidivmod>
    ccdc:	0c35      	lsrs	r5, r6, #16
    ccde:	0409      	lsls	r1, r1, #16
    cce0:	430d      	orrs	r5, r1
    cce2:	45a9      	cmp	r9, r5
    cce4:	d90d      	bls.n	cd02 <__aeabi_ddiv+0x262>
    cce6:	465b      	mov	r3, fp
    cce8:	4445      	add	r5, r8
    ccea:	3b01      	subs	r3, #1
    ccec:	45a8      	cmp	r8, r5
    ccee:	d900      	bls.n	ccf2 <__aeabi_ddiv+0x252>
    ccf0:	e13a      	b.n	cf68 <__aeabi_ddiv+0x4c8>
    ccf2:	45a9      	cmp	r9, r5
    ccf4:	d800      	bhi.n	ccf8 <__aeabi_ddiv+0x258>
    ccf6:	e137      	b.n	cf68 <__aeabi_ddiv+0x4c8>
    ccf8:	2302      	movs	r3, #2
    ccfa:	425b      	negs	r3, r3
    ccfc:	469c      	mov	ip, r3
    ccfe:	4445      	add	r5, r8
    cd00:	44e3      	add	fp, ip
    cd02:	464b      	mov	r3, r9
    cd04:	1aeb      	subs	r3, r5, r3
    cd06:	0039      	movs	r1, r7
    cd08:	0018      	movs	r0, r3
    cd0a:	9304      	str	r3, [sp, #16]
    cd0c:	f7ff f972 	bl	bff4 <__udivsi3>
    cd10:	9b01      	ldr	r3, [sp, #4]
    cd12:	0005      	movs	r5, r0
    cd14:	4343      	muls	r3, r0
    cd16:	0039      	movs	r1, r7
    cd18:	9804      	ldr	r0, [sp, #16]
    cd1a:	4699      	mov	r9, r3
    cd1c:	f7ff f9f0 	bl	c100 <__aeabi_uidivmod>
    cd20:	0433      	lsls	r3, r6, #16
    cd22:	0409      	lsls	r1, r1, #16
    cd24:	0c1b      	lsrs	r3, r3, #16
    cd26:	430b      	orrs	r3, r1
    cd28:	4599      	cmp	r9, r3
    cd2a:	d909      	bls.n	cd40 <__aeabi_ddiv+0x2a0>
    cd2c:	4443      	add	r3, r8
    cd2e:	1e6a      	subs	r2, r5, #1
    cd30:	4598      	cmp	r8, r3
    cd32:	d900      	bls.n	cd36 <__aeabi_ddiv+0x296>
    cd34:	e11a      	b.n	cf6c <__aeabi_ddiv+0x4cc>
    cd36:	4599      	cmp	r9, r3
    cd38:	d800      	bhi.n	cd3c <__aeabi_ddiv+0x29c>
    cd3a:	e117      	b.n	cf6c <__aeabi_ddiv+0x4cc>
    cd3c:	3d02      	subs	r5, #2
    cd3e:	4443      	add	r3, r8
    cd40:	464a      	mov	r2, r9
    cd42:	1a9b      	subs	r3, r3, r2
    cd44:	465a      	mov	r2, fp
    cd46:	0412      	lsls	r2, r2, #16
    cd48:	432a      	orrs	r2, r5
    cd4a:	9903      	ldr	r1, [sp, #12]
    cd4c:	4693      	mov	fp, r2
    cd4e:	0c10      	lsrs	r0, r2, #16
    cd50:	0c0a      	lsrs	r2, r1, #16
    cd52:	4691      	mov	r9, r2
    cd54:	0409      	lsls	r1, r1, #16
    cd56:	465a      	mov	r2, fp
    cd58:	0c09      	lsrs	r1, r1, #16
    cd5a:	464e      	mov	r6, r9
    cd5c:	000d      	movs	r5, r1
    cd5e:	0412      	lsls	r2, r2, #16
    cd60:	0c12      	lsrs	r2, r2, #16
    cd62:	4345      	muls	r5, r0
    cd64:	9105      	str	r1, [sp, #20]
    cd66:	4351      	muls	r1, r2
    cd68:	4372      	muls	r2, r6
    cd6a:	4370      	muls	r0, r6
    cd6c:	1952      	adds	r2, r2, r5
    cd6e:	0c0e      	lsrs	r6, r1, #16
    cd70:	18b2      	adds	r2, r6, r2
    cd72:	4295      	cmp	r5, r2
    cd74:	d903      	bls.n	cd7e <__aeabi_ddiv+0x2de>
    cd76:	2580      	movs	r5, #128	; 0x80
    cd78:	026d      	lsls	r5, r5, #9
    cd7a:	46ac      	mov	ip, r5
    cd7c:	4460      	add	r0, ip
    cd7e:	0c15      	lsrs	r5, r2, #16
    cd80:	0409      	lsls	r1, r1, #16
    cd82:	0412      	lsls	r2, r2, #16
    cd84:	0c09      	lsrs	r1, r1, #16
    cd86:	1828      	adds	r0, r5, r0
    cd88:	1852      	adds	r2, r2, r1
    cd8a:	4283      	cmp	r3, r0
    cd8c:	d200      	bcs.n	cd90 <__aeabi_ddiv+0x2f0>
    cd8e:	e0ce      	b.n	cf2e <__aeabi_ddiv+0x48e>
    cd90:	d100      	bne.n	cd94 <__aeabi_ddiv+0x2f4>
    cd92:	e0c8      	b.n	cf26 <__aeabi_ddiv+0x486>
    cd94:	1a1d      	subs	r5, r3, r0
    cd96:	4653      	mov	r3, sl
    cd98:	1a9e      	subs	r6, r3, r2
    cd9a:	45b2      	cmp	sl, r6
    cd9c:	4192      	sbcs	r2, r2
    cd9e:	4252      	negs	r2, r2
    cda0:	1aab      	subs	r3, r5, r2
    cda2:	469a      	mov	sl, r3
    cda4:	4598      	cmp	r8, r3
    cda6:	d100      	bne.n	cdaa <__aeabi_ddiv+0x30a>
    cda8:	e117      	b.n	cfda <__aeabi_ddiv+0x53a>
    cdaa:	0039      	movs	r1, r7
    cdac:	0018      	movs	r0, r3
    cdae:	f7ff f921 	bl	bff4 <__udivsi3>
    cdb2:	9b01      	ldr	r3, [sp, #4]
    cdb4:	0005      	movs	r5, r0
    cdb6:	4343      	muls	r3, r0
    cdb8:	0039      	movs	r1, r7
    cdba:	4650      	mov	r0, sl
    cdbc:	9304      	str	r3, [sp, #16]
    cdbe:	f7ff f99f 	bl	c100 <__aeabi_uidivmod>
    cdc2:	9804      	ldr	r0, [sp, #16]
    cdc4:	040b      	lsls	r3, r1, #16
    cdc6:	0c31      	lsrs	r1, r6, #16
    cdc8:	4319      	orrs	r1, r3
    cdca:	4288      	cmp	r0, r1
    cdcc:	d909      	bls.n	cde2 <__aeabi_ddiv+0x342>
    cdce:	4441      	add	r1, r8
    cdd0:	1e6b      	subs	r3, r5, #1
    cdd2:	4588      	cmp	r8, r1
    cdd4:	d900      	bls.n	cdd8 <__aeabi_ddiv+0x338>
    cdd6:	e107      	b.n	cfe8 <__aeabi_ddiv+0x548>
    cdd8:	4288      	cmp	r0, r1
    cdda:	d800      	bhi.n	cdde <__aeabi_ddiv+0x33e>
    cddc:	e104      	b.n	cfe8 <__aeabi_ddiv+0x548>
    cdde:	3d02      	subs	r5, #2
    cde0:	4441      	add	r1, r8
    cde2:	9b04      	ldr	r3, [sp, #16]
    cde4:	1acb      	subs	r3, r1, r3
    cde6:	0018      	movs	r0, r3
    cde8:	0039      	movs	r1, r7
    cdea:	9304      	str	r3, [sp, #16]
    cdec:	f7ff f902 	bl	bff4 <__udivsi3>
    cdf0:	9b01      	ldr	r3, [sp, #4]
    cdf2:	4682      	mov	sl, r0
    cdf4:	4343      	muls	r3, r0
    cdf6:	0039      	movs	r1, r7
    cdf8:	9804      	ldr	r0, [sp, #16]
    cdfa:	9301      	str	r3, [sp, #4]
    cdfc:	f7ff f980 	bl	c100 <__aeabi_uidivmod>
    ce00:	9801      	ldr	r0, [sp, #4]
    ce02:	040b      	lsls	r3, r1, #16
    ce04:	0431      	lsls	r1, r6, #16
    ce06:	0c09      	lsrs	r1, r1, #16
    ce08:	4319      	orrs	r1, r3
    ce0a:	4288      	cmp	r0, r1
    ce0c:	d90d      	bls.n	ce2a <__aeabi_ddiv+0x38a>
    ce0e:	4653      	mov	r3, sl
    ce10:	4441      	add	r1, r8
    ce12:	3b01      	subs	r3, #1
    ce14:	4588      	cmp	r8, r1
    ce16:	d900      	bls.n	ce1a <__aeabi_ddiv+0x37a>
    ce18:	e0e8      	b.n	cfec <__aeabi_ddiv+0x54c>
    ce1a:	4288      	cmp	r0, r1
    ce1c:	d800      	bhi.n	ce20 <__aeabi_ddiv+0x380>
    ce1e:	e0e5      	b.n	cfec <__aeabi_ddiv+0x54c>
    ce20:	2302      	movs	r3, #2
    ce22:	425b      	negs	r3, r3
    ce24:	469c      	mov	ip, r3
    ce26:	4441      	add	r1, r8
    ce28:	44e2      	add	sl, ip
    ce2a:	9b01      	ldr	r3, [sp, #4]
    ce2c:	042d      	lsls	r5, r5, #16
    ce2e:	1ace      	subs	r6, r1, r3
    ce30:	4651      	mov	r1, sl
    ce32:	4329      	orrs	r1, r5
    ce34:	9d05      	ldr	r5, [sp, #20]
    ce36:	464f      	mov	r7, r9
    ce38:	002a      	movs	r2, r5
    ce3a:	040b      	lsls	r3, r1, #16
    ce3c:	0c08      	lsrs	r0, r1, #16
    ce3e:	0c1b      	lsrs	r3, r3, #16
    ce40:	435a      	muls	r2, r3
    ce42:	4345      	muls	r5, r0
    ce44:	437b      	muls	r3, r7
    ce46:	4378      	muls	r0, r7
    ce48:	195b      	adds	r3, r3, r5
    ce4a:	0c17      	lsrs	r7, r2, #16
    ce4c:	18fb      	adds	r3, r7, r3
    ce4e:	429d      	cmp	r5, r3
    ce50:	d903      	bls.n	ce5a <__aeabi_ddiv+0x3ba>
    ce52:	2580      	movs	r5, #128	; 0x80
    ce54:	026d      	lsls	r5, r5, #9
    ce56:	46ac      	mov	ip, r5
    ce58:	4460      	add	r0, ip
    ce5a:	0c1d      	lsrs	r5, r3, #16
    ce5c:	0412      	lsls	r2, r2, #16
    ce5e:	041b      	lsls	r3, r3, #16
    ce60:	0c12      	lsrs	r2, r2, #16
    ce62:	1828      	adds	r0, r5, r0
    ce64:	189b      	adds	r3, r3, r2
    ce66:	4286      	cmp	r6, r0
    ce68:	d200      	bcs.n	ce6c <__aeabi_ddiv+0x3cc>
    ce6a:	e093      	b.n	cf94 <__aeabi_ddiv+0x4f4>
    ce6c:	d100      	bne.n	ce70 <__aeabi_ddiv+0x3d0>
    ce6e:	e08e      	b.n	cf8e <__aeabi_ddiv+0x4ee>
    ce70:	2301      	movs	r3, #1
    ce72:	4319      	orrs	r1, r3
    ce74:	4ba0      	ldr	r3, [pc, #640]	; (d0f8 <__aeabi_ddiv+0x658>)
    ce76:	18e3      	adds	r3, r4, r3
    ce78:	2b00      	cmp	r3, #0
    ce7a:	dc00      	bgt.n	ce7e <__aeabi_ddiv+0x3de>
    ce7c:	e099      	b.n	cfb2 <__aeabi_ddiv+0x512>
    ce7e:	074a      	lsls	r2, r1, #29
    ce80:	d000      	beq.n	ce84 <__aeabi_ddiv+0x3e4>
    ce82:	e09e      	b.n	cfc2 <__aeabi_ddiv+0x522>
    ce84:	465a      	mov	r2, fp
    ce86:	01d2      	lsls	r2, r2, #7
    ce88:	d506      	bpl.n	ce98 <__aeabi_ddiv+0x3f8>
    ce8a:	465a      	mov	r2, fp
    ce8c:	4b9b      	ldr	r3, [pc, #620]	; (d0fc <__aeabi_ddiv+0x65c>)
    ce8e:	401a      	ands	r2, r3
    ce90:	2380      	movs	r3, #128	; 0x80
    ce92:	4693      	mov	fp, r2
    ce94:	00db      	lsls	r3, r3, #3
    ce96:	18e3      	adds	r3, r4, r3
    ce98:	4a99      	ldr	r2, [pc, #612]	; (d100 <__aeabi_ddiv+0x660>)
    ce9a:	4293      	cmp	r3, r2
    ce9c:	dd68      	ble.n	cf70 <__aeabi_ddiv+0x4d0>
    ce9e:	2301      	movs	r3, #1
    cea0:	9a02      	ldr	r2, [sp, #8]
    cea2:	4c98      	ldr	r4, [pc, #608]	; (d104 <__aeabi_ddiv+0x664>)
    cea4:	401a      	ands	r2, r3
    cea6:	2300      	movs	r3, #0
    cea8:	4694      	mov	ip, r2
    ceaa:	4698      	mov	r8, r3
    ceac:	2200      	movs	r2, #0
    ceae:	e6c5      	b.n	cc3c <__aeabi_ddiv+0x19c>
    ceb0:	2280      	movs	r2, #128	; 0x80
    ceb2:	464b      	mov	r3, r9
    ceb4:	0312      	lsls	r2, r2, #12
    ceb6:	4213      	tst	r3, r2
    ceb8:	d00a      	beq.n	ced0 <__aeabi_ddiv+0x430>
    ceba:	465b      	mov	r3, fp
    cebc:	4213      	tst	r3, r2
    cebe:	d106      	bne.n	cece <__aeabi_ddiv+0x42e>
    cec0:	431a      	orrs	r2, r3
    cec2:	0312      	lsls	r2, r2, #12
    cec4:	0b12      	lsrs	r2, r2, #12
    cec6:	46ac      	mov	ip, r5
    cec8:	4688      	mov	r8, r1
    ceca:	4c8e      	ldr	r4, [pc, #568]	; (d104 <__aeabi_ddiv+0x664>)
    cecc:	e6b6      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cece:	464b      	mov	r3, r9
    ced0:	431a      	orrs	r2, r3
    ced2:	0312      	lsls	r2, r2, #12
    ced4:	0b12      	lsrs	r2, r2, #12
    ced6:	46bc      	mov	ip, r7
    ced8:	4c8a      	ldr	r4, [pc, #552]	; (d104 <__aeabi_ddiv+0x664>)
    ceda:	e6af      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cedc:	0003      	movs	r3, r0
    cede:	465a      	mov	r2, fp
    cee0:	3b28      	subs	r3, #40	; 0x28
    cee2:	409a      	lsls	r2, r3
    cee4:	2300      	movs	r3, #0
    cee6:	4691      	mov	r9, r2
    cee8:	4698      	mov	r8, r3
    ceea:	e657      	b.n	cb9c <__aeabi_ddiv+0xfc>
    ceec:	4658      	mov	r0, fp
    ceee:	f000 ff0d 	bl	dd0c <__clzsi2>
    cef2:	3020      	adds	r0, #32
    cef4:	e640      	b.n	cb78 <__aeabi_ddiv+0xd8>
    cef6:	0003      	movs	r3, r0
    cef8:	4652      	mov	r2, sl
    cefa:	3b28      	subs	r3, #40	; 0x28
    cefc:	409a      	lsls	r2, r3
    cefe:	2100      	movs	r1, #0
    cf00:	4693      	mov	fp, r2
    cf02:	e677      	b.n	cbf4 <__aeabi_ddiv+0x154>
    cf04:	f000 ff02 	bl	dd0c <__clzsi2>
    cf08:	3020      	adds	r0, #32
    cf0a:	e65f      	b.n	cbcc <__aeabi_ddiv+0x12c>
    cf0c:	4588      	cmp	r8, r1
    cf0e:	d200      	bcs.n	cf12 <__aeabi_ddiv+0x472>
    cf10:	e6c7      	b.n	cca2 <__aeabi_ddiv+0x202>
    cf12:	464b      	mov	r3, r9
    cf14:	07de      	lsls	r6, r3, #31
    cf16:	085d      	lsrs	r5, r3, #1
    cf18:	4643      	mov	r3, r8
    cf1a:	085b      	lsrs	r3, r3, #1
    cf1c:	431e      	orrs	r6, r3
    cf1e:	4643      	mov	r3, r8
    cf20:	07db      	lsls	r3, r3, #31
    cf22:	469a      	mov	sl, r3
    cf24:	e6c2      	b.n	ccac <__aeabi_ddiv+0x20c>
    cf26:	2500      	movs	r5, #0
    cf28:	4592      	cmp	sl, r2
    cf2a:	d300      	bcc.n	cf2e <__aeabi_ddiv+0x48e>
    cf2c:	e733      	b.n	cd96 <__aeabi_ddiv+0x2f6>
    cf2e:	9e03      	ldr	r6, [sp, #12]
    cf30:	4659      	mov	r1, fp
    cf32:	46b4      	mov	ip, r6
    cf34:	44e2      	add	sl, ip
    cf36:	45b2      	cmp	sl, r6
    cf38:	41ad      	sbcs	r5, r5
    cf3a:	426d      	negs	r5, r5
    cf3c:	4445      	add	r5, r8
    cf3e:	18eb      	adds	r3, r5, r3
    cf40:	3901      	subs	r1, #1
    cf42:	4598      	cmp	r8, r3
    cf44:	d207      	bcs.n	cf56 <__aeabi_ddiv+0x4b6>
    cf46:	4298      	cmp	r0, r3
    cf48:	d900      	bls.n	cf4c <__aeabi_ddiv+0x4ac>
    cf4a:	e07f      	b.n	d04c <__aeabi_ddiv+0x5ac>
    cf4c:	d100      	bne.n	cf50 <__aeabi_ddiv+0x4b0>
    cf4e:	e0bc      	b.n	d0ca <__aeabi_ddiv+0x62a>
    cf50:	1a1d      	subs	r5, r3, r0
    cf52:	468b      	mov	fp, r1
    cf54:	e71f      	b.n	cd96 <__aeabi_ddiv+0x2f6>
    cf56:	4598      	cmp	r8, r3
    cf58:	d1fa      	bne.n	cf50 <__aeabi_ddiv+0x4b0>
    cf5a:	9d03      	ldr	r5, [sp, #12]
    cf5c:	4555      	cmp	r5, sl
    cf5e:	d9f2      	bls.n	cf46 <__aeabi_ddiv+0x4a6>
    cf60:	4643      	mov	r3, r8
    cf62:	468b      	mov	fp, r1
    cf64:	1a1d      	subs	r5, r3, r0
    cf66:	e716      	b.n	cd96 <__aeabi_ddiv+0x2f6>
    cf68:	469b      	mov	fp, r3
    cf6a:	e6ca      	b.n	cd02 <__aeabi_ddiv+0x262>
    cf6c:	0015      	movs	r5, r2
    cf6e:	e6e7      	b.n	cd40 <__aeabi_ddiv+0x2a0>
    cf70:	465a      	mov	r2, fp
    cf72:	08c9      	lsrs	r1, r1, #3
    cf74:	0752      	lsls	r2, r2, #29
    cf76:	430a      	orrs	r2, r1
    cf78:	055b      	lsls	r3, r3, #21
    cf7a:	4690      	mov	r8, r2
    cf7c:	0d5c      	lsrs	r4, r3, #21
    cf7e:	465a      	mov	r2, fp
    cf80:	2301      	movs	r3, #1
    cf82:	9902      	ldr	r1, [sp, #8]
    cf84:	0252      	lsls	r2, r2, #9
    cf86:	4019      	ands	r1, r3
    cf88:	0b12      	lsrs	r2, r2, #12
    cf8a:	468c      	mov	ip, r1
    cf8c:	e656      	b.n	cc3c <__aeabi_ddiv+0x19c>
    cf8e:	2b00      	cmp	r3, #0
    cf90:	d100      	bne.n	cf94 <__aeabi_ddiv+0x4f4>
    cf92:	e76f      	b.n	ce74 <__aeabi_ddiv+0x3d4>
    cf94:	4446      	add	r6, r8
    cf96:	1e4a      	subs	r2, r1, #1
    cf98:	45b0      	cmp	r8, r6
    cf9a:	d929      	bls.n	cff0 <__aeabi_ddiv+0x550>
    cf9c:	0011      	movs	r1, r2
    cf9e:	4286      	cmp	r6, r0
    cfa0:	d000      	beq.n	cfa4 <__aeabi_ddiv+0x504>
    cfa2:	e765      	b.n	ce70 <__aeabi_ddiv+0x3d0>
    cfa4:	9a03      	ldr	r2, [sp, #12]
    cfa6:	4293      	cmp	r3, r2
    cfa8:	d000      	beq.n	cfac <__aeabi_ddiv+0x50c>
    cfaa:	e761      	b.n	ce70 <__aeabi_ddiv+0x3d0>
    cfac:	e762      	b.n	ce74 <__aeabi_ddiv+0x3d4>
    cfae:	2101      	movs	r1, #1
    cfb0:	4249      	negs	r1, r1
    cfb2:	2001      	movs	r0, #1
    cfb4:	1ac2      	subs	r2, r0, r3
    cfb6:	2a38      	cmp	r2, #56	; 0x38
    cfb8:	dd21      	ble.n	cffe <__aeabi_ddiv+0x55e>
    cfba:	9b02      	ldr	r3, [sp, #8]
    cfbc:	4003      	ands	r3, r0
    cfbe:	469c      	mov	ip, r3
    cfc0:	e638      	b.n	cc34 <__aeabi_ddiv+0x194>
    cfc2:	220f      	movs	r2, #15
    cfc4:	400a      	ands	r2, r1
    cfc6:	2a04      	cmp	r2, #4
    cfc8:	d100      	bne.n	cfcc <__aeabi_ddiv+0x52c>
    cfca:	e75b      	b.n	ce84 <__aeabi_ddiv+0x3e4>
    cfcc:	000a      	movs	r2, r1
    cfce:	1d11      	adds	r1, r2, #4
    cfd0:	4291      	cmp	r1, r2
    cfd2:	4192      	sbcs	r2, r2
    cfd4:	4252      	negs	r2, r2
    cfd6:	4493      	add	fp, r2
    cfd8:	e754      	b.n	ce84 <__aeabi_ddiv+0x3e4>
    cfda:	4b47      	ldr	r3, [pc, #284]	; (d0f8 <__aeabi_ddiv+0x658>)
    cfdc:	18e3      	adds	r3, r4, r3
    cfde:	2b00      	cmp	r3, #0
    cfe0:	dde5      	ble.n	cfae <__aeabi_ddiv+0x50e>
    cfe2:	2201      	movs	r2, #1
    cfe4:	4252      	negs	r2, r2
    cfe6:	e7f2      	b.n	cfce <__aeabi_ddiv+0x52e>
    cfe8:	001d      	movs	r5, r3
    cfea:	e6fa      	b.n	cde2 <__aeabi_ddiv+0x342>
    cfec:	469a      	mov	sl, r3
    cfee:	e71c      	b.n	ce2a <__aeabi_ddiv+0x38a>
    cff0:	42b0      	cmp	r0, r6
    cff2:	d839      	bhi.n	d068 <__aeabi_ddiv+0x5c8>
    cff4:	d06e      	beq.n	d0d4 <__aeabi_ddiv+0x634>
    cff6:	0011      	movs	r1, r2
    cff8:	e73a      	b.n	ce70 <__aeabi_ddiv+0x3d0>
    cffa:	9302      	str	r3, [sp, #8]
    cffc:	e73a      	b.n	ce74 <__aeabi_ddiv+0x3d4>
    cffe:	2a1f      	cmp	r2, #31
    d000:	dc3c      	bgt.n	d07c <__aeabi_ddiv+0x5dc>
    d002:	2320      	movs	r3, #32
    d004:	1a9b      	subs	r3, r3, r2
    d006:	000c      	movs	r4, r1
    d008:	4658      	mov	r0, fp
    d00a:	4099      	lsls	r1, r3
    d00c:	4098      	lsls	r0, r3
    d00e:	1e4b      	subs	r3, r1, #1
    d010:	4199      	sbcs	r1, r3
    d012:	465b      	mov	r3, fp
    d014:	40d4      	lsrs	r4, r2
    d016:	40d3      	lsrs	r3, r2
    d018:	4320      	orrs	r0, r4
    d01a:	4308      	orrs	r0, r1
    d01c:	001a      	movs	r2, r3
    d01e:	0743      	lsls	r3, r0, #29
    d020:	d009      	beq.n	d036 <__aeabi_ddiv+0x596>
    d022:	230f      	movs	r3, #15
    d024:	4003      	ands	r3, r0
    d026:	2b04      	cmp	r3, #4
    d028:	d005      	beq.n	d036 <__aeabi_ddiv+0x596>
    d02a:	0001      	movs	r1, r0
    d02c:	1d08      	adds	r0, r1, #4
    d02e:	4288      	cmp	r0, r1
    d030:	419b      	sbcs	r3, r3
    d032:	425b      	negs	r3, r3
    d034:	18d2      	adds	r2, r2, r3
    d036:	0213      	lsls	r3, r2, #8
    d038:	d53a      	bpl.n	d0b0 <__aeabi_ddiv+0x610>
    d03a:	2301      	movs	r3, #1
    d03c:	9a02      	ldr	r2, [sp, #8]
    d03e:	2401      	movs	r4, #1
    d040:	401a      	ands	r2, r3
    d042:	2300      	movs	r3, #0
    d044:	4694      	mov	ip, r2
    d046:	4698      	mov	r8, r3
    d048:	2200      	movs	r2, #0
    d04a:	e5f7      	b.n	cc3c <__aeabi_ddiv+0x19c>
    d04c:	2102      	movs	r1, #2
    d04e:	4249      	negs	r1, r1
    d050:	468c      	mov	ip, r1
    d052:	9d03      	ldr	r5, [sp, #12]
    d054:	44e3      	add	fp, ip
    d056:	46ac      	mov	ip, r5
    d058:	44e2      	add	sl, ip
    d05a:	45aa      	cmp	sl, r5
    d05c:	41ad      	sbcs	r5, r5
    d05e:	426d      	negs	r5, r5
    d060:	4445      	add	r5, r8
    d062:	18ed      	adds	r5, r5, r3
    d064:	1a2d      	subs	r5, r5, r0
    d066:	e696      	b.n	cd96 <__aeabi_ddiv+0x2f6>
    d068:	1e8a      	subs	r2, r1, #2
    d06a:	9903      	ldr	r1, [sp, #12]
    d06c:	004d      	lsls	r5, r1, #1
    d06e:	428d      	cmp	r5, r1
    d070:	4189      	sbcs	r1, r1
    d072:	4249      	negs	r1, r1
    d074:	4441      	add	r1, r8
    d076:	1876      	adds	r6, r6, r1
    d078:	9503      	str	r5, [sp, #12]
    d07a:	e78f      	b.n	cf9c <__aeabi_ddiv+0x4fc>
    d07c:	201f      	movs	r0, #31
    d07e:	4240      	negs	r0, r0
    d080:	1ac3      	subs	r3, r0, r3
    d082:	4658      	mov	r0, fp
    d084:	40d8      	lsrs	r0, r3
    d086:	0003      	movs	r3, r0
    d088:	2a20      	cmp	r2, #32
    d08a:	d028      	beq.n	d0de <__aeabi_ddiv+0x63e>
    d08c:	2040      	movs	r0, #64	; 0x40
    d08e:	465d      	mov	r5, fp
    d090:	1a82      	subs	r2, r0, r2
    d092:	4095      	lsls	r5, r2
    d094:	4329      	orrs	r1, r5
    d096:	1e4a      	subs	r2, r1, #1
    d098:	4191      	sbcs	r1, r2
    d09a:	4319      	orrs	r1, r3
    d09c:	2307      	movs	r3, #7
    d09e:	2200      	movs	r2, #0
    d0a0:	400b      	ands	r3, r1
    d0a2:	d009      	beq.n	d0b8 <__aeabi_ddiv+0x618>
    d0a4:	230f      	movs	r3, #15
    d0a6:	2200      	movs	r2, #0
    d0a8:	400b      	ands	r3, r1
    d0aa:	0008      	movs	r0, r1
    d0ac:	2b04      	cmp	r3, #4
    d0ae:	d1bd      	bne.n	d02c <__aeabi_ddiv+0x58c>
    d0b0:	0001      	movs	r1, r0
    d0b2:	0753      	lsls	r3, r2, #29
    d0b4:	0252      	lsls	r2, r2, #9
    d0b6:	0b12      	lsrs	r2, r2, #12
    d0b8:	08c9      	lsrs	r1, r1, #3
    d0ba:	4319      	orrs	r1, r3
    d0bc:	2301      	movs	r3, #1
    d0be:	4688      	mov	r8, r1
    d0c0:	9902      	ldr	r1, [sp, #8]
    d0c2:	2400      	movs	r4, #0
    d0c4:	4019      	ands	r1, r3
    d0c6:	468c      	mov	ip, r1
    d0c8:	e5b8      	b.n	cc3c <__aeabi_ddiv+0x19c>
    d0ca:	4552      	cmp	r2, sl
    d0cc:	d8be      	bhi.n	d04c <__aeabi_ddiv+0x5ac>
    d0ce:	468b      	mov	fp, r1
    d0d0:	2500      	movs	r5, #0
    d0d2:	e660      	b.n	cd96 <__aeabi_ddiv+0x2f6>
    d0d4:	9d03      	ldr	r5, [sp, #12]
    d0d6:	429d      	cmp	r5, r3
    d0d8:	d3c6      	bcc.n	d068 <__aeabi_ddiv+0x5c8>
    d0da:	0011      	movs	r1, r2
    d0dc:	e762      	b.n	cfa4 <__aeabi_ddiv+0x504>
    d0de:	2500      	movs	r5, #0
    d0e0:	e7d8      	b.n	d094 <__aeabi_ddiv+0x5f4>
    d0e2:	2280      	movs	r2, #128	; 0x80
    d0e4:	465b      	mov	r3, fp
    d0e6:	0312      	lsls	r2, r2, #12
    d0e8:	431a      	orrs	r2, r3
    d0ea:	9b01      	ldr	r3, [sp, #4]
    d0ec:	0312      	lsls	r2, r2, #12
    d0ee:	0b12      	lsrs	r2, r2, #12
    d0f0:	469c      	mov	ip, r3
    d0f2:	4688      	mov	r8, r1
    d0f4:	4c03      	ldr	r4, [pc, #12]	; (d104 <__aeabi_ddiv+0x664>)
    d0f6:	e5a1      	b.n	cc3c <__aeabi_ddiv+0x19c>
    d0f8:	000003ff 	.word	0x000003ff
    d0fc:	feffffff 	.word	0xfeffffff
    d100:	000007fe 	.word	0x000007fe
    d104:	000007ff 	.word	0x000007ff

0000d108 <__aeabi_dmul>:
    d108:	b5f0      	push	{r4, r5, r6, r7, lr}
    d10a:	4657      	mov	r7, sl
    d10c:	4645      	mov	r5, r8
    d10e:	46de      	mov	lr, fp
    d110:	464e      	mov	r6, r9
    d112:	b5e0      	push	{r5, r6, r7, lr}
    d114:	030c      	lsls	r4, r1, #12
    d116:	4698      	mov	r8, r3
    d118:	004e      	lsls	r6, r1, #1
    d11a:	0b23      	lsrs	r3, r4, #12
    d11c:	b087      	sub	sp, #28
    d11e:	0007      	movs	r7, r0
    d120:	4692      	mov	sl, r2
    d122:	469b      	mov	fp, r3
    d124:	0d76      	lsrs	r6, r6, #21
    d126:	0fcd      	lsrs	r5, r1, #31
    d128:	2e00      	cmp	r6, #0
    d12a:	d06b      	beq.n	d204 <__aeabi_dmul+0xfc>
    d12c:	4b6d      	ldr	r3, [pc, #436]	; (d2e4 <__aeabi_dmul+0x1dc>)
    d12e:	429e      	cmp	r6, r3
    d130:	d035      	beq.n	d19e <__aeabi_dmul+0x96>
    d132:	2480      	movs	r4, #128	; 0x80
    d134:	465b      	mov	r3, fp
    d136:	0f42      	lsrs	r2, r0, #29
    d138:	0424      	lsls	r4, r4, #16
    d13a:	00db      	lsls	r3, r3, #3
    d13c:	4314      	orrs	r4, r2
    d13e:	431c      	orrs	r4, r3
    d140:	00c3      	lsls	r3, r0, #3
    d142:	4699      	mov	r9, r3
    d144:	4b68      	ldr	r3, [pc, #416]	; (d2e8 <__aeabi_dmul+0x1e0>)
    d146:	46a3      	mov	fp, r4
    d148:	469c      	mov	ip, r3
    d14a:	2300      	movs	r3, #0
    d14c:	2700      	movs	r7, #0
    d14e:	4466      	add	r6, ip
    d150:	9302      	str	r3, [sp, #8]
    d152:	4643      	mov	r3, r8
    d154:	031c      	lsls	r4, r3, #12
    d156:	005a      	lsls	r2, r3, #1
    d158:	0fdb      	lsrs	r3, r3, #31
    d15a:	4650      	mov	r0, sl
    d15c:	0b24      	lsrs	r4, r4, #12
    d15e:	0d52      	lsrs	r2, r2, #21
    d160:	4698      	mov	r8, r3
    d162:	d100      	bne.n	d166 <__aeabi_dmul+0x5e>
    d164:	e076      	b.n	d254 <__aeabi_dmul+0x14c>
    d166:	4b5f      	ldr	r3, [pc, #380]	; (d2e4 <__aeabi_dmul+0x1dc>)
    d168:	429a      	cmp	r2, r3
    d16a:	d06d      	beq.n	d248 <__aeabi_dmul+0x140>
    d16c:	2380      	movs	r3, #128	; 0x80
    d16e:	0f41      	lsrs	r1, r0, #29
    d170:	041b      	lsls	r3, r3, #16
    d172:	430b      	orrs	r3, r1
    d174:	495c      	ldr	r1, [pc, #368]	; (d2e8 <__aeabi_dmul+0x1e0>)
    d176:	00e4      	lsls	r4, r4, #3
    d178:	468c      	mov	ip, r1
    d17a:	431c      	orrs	r4, r3
    d17c:	00c3      	lsls	r3, r0, #3
    d17e:	2000      	movs	r0, #0
    d180:	4462      	add	r2, ip
    d182:	4641      	mov	r1, r8
    d184:	18b6      	adds	r6, r6, r2
    d186:	4069      	eors	r1, r5
    d188:	1c72      	adds	r2, r6, #1
    d18a:	9101      	str	r1, [sp, #4]
    d18c:	4694      	mov	ip, r2
    d18e:	4307      	orrs	r7, r0
    d190:	2f0f      	cmp	r7, #15
    d192:	d900      	bls.n	d196 <__aeabi_dmul+0x8e>
    d194:	e0b0      	b.n	d2f8 <__aeabi_dmul+0x1f0>
    d196:	4a55      	ldr	r2, [pc, #340]	; (d2ec <__aeabi_dmul+0x1e4>)
    d198:	00bf      	lsls	r7, r7, #2
    d19a:	59d2      	ldr	r2, [r2, r7]
    d19c:	4697      	mov	pc, r2
    d19e:	465b      	mov	r3, fp
    d1a0:	4303      	orrs	r3, r0
    d1a2:	4699      	mov	r9, r3
    d1a4:	d000      	beq.n	d1a8 <__aeabi_dmul+0xa0>
    d1a6:	e087      	b.n	d2b8 <__aeabi_dmul+0x1b0>
    d1a8:	2300      	movs	r3, #0
    d1aa:	469b      	mov	fp, r3
    d1ac:	3302      	adds	r3, #2
    d1ae:	2708      	movs	r7, #8
    d1b0:	9302      	str	r3, [sp, #8]
    d1b2:	e7ce      	b.n	d152 <__aeabi_dmul+0x4a>
    d1b4:	4642      	mov	r2, r8
    d1b6:	9201      	str	r2, [sp, #4]
    d1b8:	2802      	cmp	r0, #2
    d1ba:	d067      	beq.n	d28c <__aeabi_dmul+0x184>
    d1bc:	2803      	cmp	r0, #3
    d1be:	d100      	bne.n	d1c2 <__aeabi_dmul+0xba>
    d1c0:	e20e      	b.n	d5e0 <__aeabi_dmul+0x4d8>
    d1c2:	2801      	cmp	r0, #1
    d1c4:	d000      	beq.n	d1c8 <__aeabi_dmul+0xc0>
    d1c6:	e162      	b.n	d48e <__aeabi_dmul+0x386>
    d1c8:	2300      	movs	r3, #0
    d1ca:	2400      	movs	r4, #0
    d1cc:	2200      	movs	r2, #0
    d1ce:	4699      	mov	r9, r3
    d1d0:	9901      	ldr	r1, [sp, #4]
    d1d2:	4001      	ands	r1, r0
    d1d4:	b2cd      	uxtb	r5, r1
    d1d6:	2100      	movs	r1, #0
    d1d8:	0312      	lsls	r2, r2, #12
    d1da:	0d0b      	lsrs	r3, r1, #20
    d1dc:	0b12      	lsrs	r2, r2, #12
    d1de:	051b      	lsls	r3, r3, #20
    d1e0:	4313      	orrs	r3, r2
    d1e2:	4a43      	ldr	r2, [pc, #268]	; (d2f0 <__aeabi_dmul+0x1e8>)
    d1e4:	0524      	lsls	r4, r4, #20
    d1e6:	4013      	ands	r3, r2
    d1e8:	431c      	orrs	r4, r3
    d1ea:	0064      	lsls	r4, r4, #1
    d1ec:	07ed      	lsls	r5, r5, #31
    d1ee:	0864      	lsrs	r4, r4, #1
    d1f0:	432c      	orrs	r4, r5
    d1f2:	4648      	mov	r0, r9
    d1f4:	0021      	movs	r1, r4
    d1f6:	b007      	add	sp, #28
    d1f8:	bc3c      	pop	{r2, r3, r4, r5}
    d1fa:	4690      	mov	r8, r2
    d1fc:	4699      	mov	r9, r3
    d1fe:	46a2      	mov	sl, r4
    d200:	46ab      	mov	fp, r5
    d202:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d204:	4303      	orrs	r3, r0
    d206:	4699      	mov	r9, r3
    d208:	d04f      	beq.n	d2aa <__aeabi_dmul+0x1a2>
    d20a:	465b      	mov	r3, fp
    d20c:	2b00      	cmp	r3, #0
    d20e:	d100      	bne.n	d212 <__aeabi_dmul+0x10a>
    d210:	e189      	b.n	d526 <__aeabi_dmul+0x41e>
    d212:	4658      	mov	r0, fp
    d214:	f000 fd7a 	bl	dd0c <__clzsi2>
    d218:	0003      	movs	r3, r0
    d21a:	3b0b      	subs	r3, #11
    d21c:	2b1c      	cmp	r3, #28
    d21e:	dd00      	ble.n	d222 <__aeabi_dmul+0x11a>
    d220:	e17a      	b.n	d518 <__aeabi_dmul+0x410>
    d222:	221d      	movs	r2, #29
    d224:	1ad3      	subs	r3, r2, r3
    d226:	003a      	movs	r2, r7
    d228:	0001      	movs	r1, r0
    d22a:	465c      	mov	r4, fp
    d22c:	40da      	lsrs	r2, r3
    d22e:	3908      	subs	r1, #8
    d230:	408c      	lsls	r4, r1
    d232:	0013      	movs	r3, r2
    d234:	408f      	lsls	r7, r1
    d236:	4323      	orrs	r3, r4
    d238:	469b      	mov	fp, r3
    d23a:	46b9      	mov	r9, r7
    d23c:	2300      	movs	r3, #0
    d23e:	4e2d      	ldr	r6, [pc, #180]	; (d2f4 <__aeabi_dmul+0x1ec>)
    d240:	2700      	movs	r7, #0
    d242:	1a36      	subs	r6, r6, r0
    d244:	9302      	str	r3, [sp, #8]
    d246:	e784      	b.n	d152 <__aeabi_dmul+0x4a>
    d248:	4653      	mov	r3, sl
    d24a:	4323      	orrs	r3, r4
    d24c:	d12a      	bne.n	d2a4 <__aeabi_dmul+0x19c>
    d24e:	2400      	movs	r4, #0
    d250:	2002      	movs	r0, #2
    d252:	e796      	b.n	d182 <__aeabi_dmul+0x7a>
    d254:	4653      	mov	r3, sl
    d256:	4323      	orrs	r3, r4
    d258:	d020      	beq.n	d29c <__aeabi_dmul+0x194>
    d25a:	2c00      	cmp	r4, #0
    d25c:	d100      	bne.n	d260 <__aeabi_dmul+0x158>
    d25e:	e157      	b.n	d510 <__aeabi_dmul+0x408>
    d260:	0020      	movs	r0, r4
    d262:	f000 fd53 	bl	dd0c <__clzsi2>
    d266:	0003      	movs	r3, r0
    d268:	3b0b      	subs	r3, #11
    d26a:	2b1c      	cmp	r3, #28
    d26c:	dd00      	ble.n	d270 <__aeabi_dmul+0x168>
    d26e:	e149      	b.n	d504 <__aeabi_dmul+0x3fc>
    d270:	211d      	movs	r1, #29
    d272:	1acb      	subs	r3, r1, r3
    d274:	4651      	mov	r1, sl
    d276:	0002      	movs	r2, r0
    d278:	40d9      	lsrs	r1, r3
    d27a:	4653      	mov	r3, sl
    d27c:	3a08      	subs	r2, #8
    d27e:	4094      	lsls	r4, r2
    d280:	4093      	lsls	r3, r2
    d282:	430c      	orrs	r4, r1
    d284:	4a1b      	ldr	r2, [pc, #108]	; (d2f4 <__aeabi_dmul+0x1ec>)
    d286:	1a12      	subs	r2, r2, r0
    d288:	2000      	movs	r0, #0
    d28a:	e77a      	b.n	d182 <__aeabi_dmul+0x7a>
    d28c:	2501      	movs	r5, #1
    d28e:	9b01      	ldr	r3, [sp, #4]
    d290:	4c14      	ldr	r4, [pc, #80]	; (d2e4 <__aeabi_dmul+0x1dc>)
    d292:	401d      	ands	r5, r3
    d294:	2300      	movs	r3, #0
    d296:	2200      	movs	r2, #0
    d298:	4699      	mov	r9, r3
    d29a:	e79c      	b.n	d1d6 <__aeabi_dmul+0xce>
    d29c:	2400      	movs	r4, #0
    d29e:	2200      	movs	r2, #0
    d2a0:	2001      	movs	r0, #1
    d2a2:	e76e      	b.n	d182 <__aeabi_dmul+0x7a>
    d2a4:	4653      	mov	r3, sl
    d2a6:	2003      	movs	r0, #3
    d2a8:	e76b      	b.n	d182 <__aeabi_dmul+0x7a>
    d2aa:	2300      	movs	r3, #0
    d2ac:	469b      	mov	fp, r3
    d2ae:	3301      	adds	r3, #1
    d2b0:	2704      	movs	r7, #4
    d2b2:	2600      	movs	r6, #0
    d2b4:	9302      	str	r3, [sp, #8]
    d2b6:	e74c      	b.n	d152 <__aeabi_dmul+0x4a>
    d2b8:	2303      	movs	r3, #3
    d2ba:	4681      	mov	r9, r0
    d2bc:	270c      	movs	r7, #12
    d2be:	9302      	str	r3, [sp, #8]
    d2c0:	e747      	b.n	d152 <__aeabi_dmul+0x4a>
    d2c2:	2280      	movs	r2, #128	; 0x80
    d2c4:	2300      	movs	r3, #0
    d2c6:	2500      	movs	r5, #0
    d2c8:	0312      	lsls	r2, r2, #12
    d2ca:	4699      	mov	r9, r3
    d2cc:	4c05      	ldr	r4, [pc, #20]	; (d2e4 <__aeabi_dmul+0x1dc>)
    d2ce:	e782      	b.n	d1d6 <__aeabi_dmul+0xce>
    d2d0:	465c      	mov	r4, fp
    d2d2:	464b      	mov	r3, r9
    d2d4:	9802      	ldr	r0, [sp, #8]
    d2d6:	e76f      	b.n	d1b8 <__aeabi_dmul+0xb0>
    d2d8:	465c      	mov	r4, fp
    d2da:	464b      	mov	r3, r9
    d2dc:	9501      	str	r5, [sp, #4]
    d2de:	9802      	ldr	r0, [sp, #8]
    d2e0:	e76a      	b.n	d1b8 <__aeabi_dmul+0xb0>
    d2e2:	46c0      	nop			; (mov r8, r8)
    d2e4:	000007ff 	.word	0x000007ff
    d2e8:	fffffc01 	.word	0xfffffc01
    d2ec:	000103b0 	.word	0x000103b0
    d2f0:	800fffff 	.word	0x800fffff
    d2f4:	fffffc0d 	.word	0xfffffc0d
    d2f8:	464a      	mov	r2, r9
    d2fa:	4649      	mov	r1, r9
    d2fc:	0c17      	lsrs	r7, r2, #16
    d2fe:	0c1a      	lsrs	r2, r3, #16
    d300:	041b      	lsls	r3, r3, #16
    d302:	0c1b      	lsrs	r3, r3, #16
    d304:	0408      	lsls	r0, r1, #16
    d306:	0019      	movs	r1, r3
    d308:	0c00      	lsrs	r0, r0, #16
    d30a:	4341      	muls	r1, r0
    d30c:	0015      	movs	r5, r2
    d30e:	4688      	mov	r8, r1
    d310:	0019      	movs	r1, r3
    d312:	437d      	muls	r5, r7
    d314:	4379      	muls	r1, r7
    d316:	9503      	str	r5, [sp, #12]
    d318:	4689      	mov	r9, r1
    d31a:	0029      	movs	r1, r5
    d31c:	0015      	movs	r5, r2
    d31e:	4345      	muls	r5, r0
    d320:	444d      	add	r5, r9
    d322:	9502      	str	r5, [sp, #8]
    d324:	4645      	mov	r5, r8
    d326:	0c2d      	lsrs	r5, r5, #16
    d328:	46aa      	mov	sl, r5
    d32a:	9d02      	ldr	r5, [sp, #8]
    d32c:	4455      	add	r5, sl
    d32e:	45a9      	cmp	r9, r5
    d330:	d906      	bls.n	d340 <__aeabi_dmul+0x238>
    d332:	468a      	mov	sl, r1
    d334:	2180      	movs	r1, #128	; 0x80
    d336:	0249      	lsls	r1, r1, #9
    d338:	4689      	mov	r9, r1
    d33a:	44ca      	add	sl, r9
    d33c:	4651      	mov	r1, sl
    d33e:	9103      	str	r1, [sp, #12]
    d340:	0c29      	lsrs	r1, r5, #16
    d342:	9104      	str	r1, [sp, #16]
    d344:	4641      	mov	r1, r8
    d346:	0409      	lsls	r1, r1, #16
    d348:	042d      	lsls	r5, r5, #16
    d34a:	0c09      	lsrs	r1, r1, #16
    d34c:	4688      	mov	r8, r1
    d34e:	0029      	movs	r1, r5
    d350:	0c25      	lsrs	r5, r4, #16
    d352:	0424      	lsls	r4, r4, #16
    d354:	4441      	add	r1, r8
    d356:	0c24      	lsrs	r4, r4, #16
    d358:	9105      	str	r1, [sp, #20]
    d35a:	0021      	movs	r1, r4
    d35c:	4341      	muls	r1, r0
    d35e:	4688      	mov	r8, r1
    d360:	0021      	movs	r1, r4
    d362:	4379      	muls	r1, r7
    d364:	468a      	mov	sl, r1
    d366:	4368      	muls	r0, r5
    d368:	4641      	mov	r1, r8
    d36a:	4450      	add	r0, sl
    d36c:	4681      	mov	r9, r0
    d36e:	0c08      	lsrs	r0, r1, #16
    d370:	4448      	add	r0, r9
    d372:	436f      	muls	r7, r5
    d374:	4582      	cmp	sl, r0
    d376:	d903      	bls.n	d380 <__aeabi_dmul+0x278>
    d378:	2180      	movs	r1, #128	; 0x80
    d37a:	0249      	lsls	r1, r1, #9
    d37c:	4689      	mov	r9, r1
    d37e:	444f      	add	r7, r9
    d380:	0c01      	lsrs	r1, r0, #16
    d382:	4689      	mov	r9, r1
    d384:	0039      	movs	r1, r7
    d386:	4449      	add	r1, r9
    d388:	9102      	str	r1, [sp, #8]
    d38a:	4641      	mov	r1, r8
    d38c:	040f      	lsls	r7, r1, #16
    d38e:	9904      	ldr	r1, [sp, #16]
    d390:	0c3f      	lsrs	r7, r7, #16
    d392:	4688      	mov	r8, r1
    d394:	0400      	lsls	r0, r0, #16
    d396:	19c0      	adds	r0, r0, r7
    d398:	4480      	add	r8, r0
    d39a:	4641      	mov	r1, r8
    d39c:	9104      	str	r1, [sp, #16]
    d39e:	4659      	mov	r1, fp
    d3a0:	0c0f      	lsrs	r7, r1, #16
    d3a2:	0409      	lsls	r1, r1, #16
    d3a4:	0c09      	lsrs	r1, r1, #16
    d3a6:	4688      	mov	r8, r1
    d3a8:	4359      	muls	r1, r3
    d3aa:	468a      	mov	sl, r1
    d3ac:	0039      	movs	r1, r7
    d3ae:	4351      	muls	r1, r2
    d3b0:	4689      	mov	r9, r1
    d3b2:	4641      	mov	r1, r8
    d3b4:	434a      	muls	r2, r1
    d3b6:	4651      	mov	r1, sl
    d3b8:	0c09      	lsrs	r1, r1, #16
    d3ba:	468b      	mov	fp, r1
    d3bc:	437b      	muls	r3, r7
    d3be:	18d2      	adds	r2, r2, r3
    d3c0:	445a      	add	r2, fp
    d3c2:	4293      	cmp	r3, r2
    d3c4:	d903      	bls.n	d3ce <__aeabi_dmul+0x2c6>
    d3c6:	2380      	movs	r3, #128	; 0x80
    d3c8:	025b      	lsls	r3, r3, #9
    d3ca:	469b      	mov	fp, r3
    d3cc:	44d9      	add	r9, fp
    d3ce:	4651      	mov	r1, sl
    d3d0:	0409      	lsls	r1, r1, #16
    d3d2:	0c09      	lsrs	r1, r1, #16
    d3d4:	468a      	mov	sl, r1
    d3d6:	4641      	mov	r1, r8
    d3d8:	4361      	muls	r1, r4
    d3da:	437c      	muls	r4, r7
    d3dc:	0c13      	lsrs	r3, r2, #16
    d3de:	0412      	lsls	r2, r2, #16
    d3e0:	444b      	add	r3, r9
    d3e2:	4452      	add	r2, sl
    d3e4:	46a1      	mov	r9, r4
    d3e6:	468a      	mov	sl, r1
    d3e8:	003c      	movs	r4, r7
    d3ea:	4641      	mov	r1, r8
    d3ec:	436c      	muls	r4, r5
    d3ee:	434d      	muls	r5, r1
    d3f0:	4651      	mov	r1, sl
    d3f2:	444d      	add	r5, r9
    d3f4:	0c0f      	lsrs	r7, r1, #16
    d3f6:	197d      	adds	r5, r7, r5
    d3f8:	45a9      	cmp	r9, r5
    d3fa:	d903      	bls.n	d404 <__aeabi_dmul+0x2fc>
    d3fc:	2180      	movs	r1, #128	; 0x80
    d3fe:	0249      	lsls	r1, r1, #9
    d400:	4688      	mov	r8, r1
    d402:	4444      	add	r4, r8
    d404:	9f04      	ldr	r7, [sp, #16]
    d406:	9903      	ldr	r1, [sp, #12]
    d408:	46b8      	mov	r8, r7
    d40a:	4441      	add	r1, r8
    d40c:	468b      	mov	fp, r1
    d40e:	4583      	cmp	fp, r0
    d410:	4180      	sbcs	r0, r0
    d412:	4241      	negs	r1, r0
    d414:	4688      	mov	r8, r1
    d416:	4651      	mov	r1, sl
    d418:	0408      	lsls	r0, r1, #16
    d41a:	042f      	lsls	r7, r5, #16
    d41c:	0c00      	lsrs	r0, r0, #16
    d41e:	183f      	adds	r7, r7, r0
    d420:	4658      	mov	r0, fp
    d422:	9902      	ldr	r1, [sp, #8]
    d424:	1810      	adds	r0, r2, r0
    d426:	4689      	mov	r9, r1
    d428:	4290      	cmp	r0, r2
    d42a:	4192      	sbcs	r2, r2
    d42c:	444f      	add	r7, r9
    d42e:	46ba      	mov	sl, r7
    d430:	4252      	negs	r2, r2
    d432:	4699      	mov	r9, r3
    d434:	4693      	mov	fp, r2
    d436:	44c2      	add	sl, r8
    d438:	44d1      	add	r9, sl
    d43a:	44cb      	add	fp, r9
    d43c:	428f      	cmp	r7, r1
    d43e:	41bf      	sbcs	r7, r7
    d440:	45c2      	cmp	sl, r8
    d442:	4189      	sbcs	r1, r1
    d444:	4599      	cmp	r9, r3
    d446:	419b      	sbcs	r3, r3
    d448:	4593      	cmp	fp, r2
    d44a:	4192      	sbcs	r2, r2
    d44c:	427f      	negs	r7, r7
    d44e:	4249      	negs	r1, r1
    d450:	0c2d      	lsrs	r5, r5, #16
    d452:	4252      	negs	r2, r2
    d454:	430f      	orrs	r7, r1
    d456:	425b      	negs	r3, r3
    d458:	4313      	orrs	r3, r2
    d45a:	197f      	adds	r7, r7, r5
    d45c:	18ff      	adds	r7, r7, r3
    d45e:	465b      	mov	r3, fp
    d460:	193c      	adds	r4, r7, r4
    d462:	0ddb      	lsrs	r3, r3, #23
    d464:	9a05      	ldr	r2, [sp, #20]
    d466:	0264      	lsls	r4, r4, #9
    d468:	431c      	orrs	r4, r3
    d46a:	0243      	lsls	r3, r0, #9
    d46c:	4313      	orrs	r3, r2
    d46e:	1e5d      	subs	r5, r3, #1
    d470:	41ab      	sbcs	r3, r5
    d472:	465a      	mov	r2, fp
    d474:	0dc0      	lsrs	r0, r0, #23
    d476:	4303      	orrs	r3, r0
    d478:	0252      	lsls	r2, r2, #9
    d47a:	4313      	orrs	r3, r2
    d47c:	01e2      	lsls	r2, r4, #7
    d47e:	d556      	bpl.n	d52e <__aeabi_dmul+0x426>
    d480:	2001      	movs	r0, #1
    d482:	085a      	lsrs	r2, r3, #1
    d484:	4003      	ands	r3, r0
    d486:	4313      	orrs	r3, r2
    d488:	07e2      	lsls	r2, r4, #31
    d48a:	4313      	orrs	r3, r2
    d48c:	0864      	lsrs	r4, r4, #1
    d48e:	485a      	ldr	r0, [pc, #360]	; (d5f8 <__aeabi_dmul+0x4f0>)
    d490:	4460      	add	r0, ip
    d492:	2800      	cmp	r0, #0
    d494:	dd4d      	ble.n	d532 <__aeabi_dmul+0x42a>
    d496:	075a      	lsls	r2, r3, #29
    d498:	d009      	beq.n	d4ae <__aeabi_dmul+0x3a6>
    d49a:	220f      	movs	r2, #15
    d49c:	401a      	ands	r2, r3
    d49e:	2a04      	cmp	r2, #4
    d4a0:	d005      	beq.n	d4ae <__aeabi_dmul+0x3a6>
    d4a2:	1d1a      	adds	r2, r3, #4
    d4a4:	429a      	cmp	r2, r3
    d4a6:	419b      	sbcs	r3, r3
    d4a8:	425b      	negs	r3, r3
    d4aa:	18e4      	adds	r4, r4, r3
    d4ac:	0013      	movs	r3, r2
    d4ae:	01e2      	lsls	r2, r4, #7
    d4b0:	d504      	bpl.n	d4bc <__aeabi_dmul+0x3b4>
    d4b2:	2080      	movs	r0, #128	; 0x80
    d4b4:	4a51      	ldr	r2, [pc, #324]	; (d5fc <__aeabi_dmul+0x4f4>)
    d4b6:	00c0      	lsls	r0, r0, #3
    d4b8:	4014      	ands	r4, r2
    d4ba:	4460      	add	r0, ip
    d4bc:	4a50      	ldr	r2, [pc, #320]	; (d600 <__aeabi_dmul+0x4f8>)
    d4be:	4290      	cmp	r0, r2
    d4c0:	dd00      	ble.n	d4c4 <__aeabi_dmul+0x3bc>
    d4c2:	e6e3      	b.n	d28c <__aeabi_dmul+0x184>
    d4c4:	2501      	movs	r5, #1
    d4c6:	08db      	lsrs	r3, r3, #3
    d4c8:	0762      	lsls	r2, r4, #29
    d4ca:	431a      	orrs	r2, r3
    d4cc:	0264      	lsls	r4, r4, #9
    d4ce:	9b01      	ldr	r3, [sp, #4]
    d4d0:	4691      	mov	r9, r2
    d4d2:	0b22      	lsrs	r2, r4, #12
    d4d4:	0544      	lsls	r4, r0, #21
    d4d6:	0d64      	lsrs	r4, r4, #21
    d4d8:	401d      	ands	r5, r3
    d4da:	e67c      	b.n	d1d6 <__aeabi_dmul+0xce>
    d4dc:	2280      	movs	r2, #128	; 0x80
    d4de:	4659      	mov	r1, fp
    d4e0:	0312      	lsls	r2, r2, #12
    d4e2:	4211      	tst	r1, r2
    d4e4:	d008      	beq.n	d4f8 <__aeabi_dmul+0x3f0>
    d4e6:	4214      	tst	r4, r2
    d4e8:	d106      	bne.n	d4f8 <__aeabi_dmul+0x3f0>
    d4ea:	4322      	orrs	r2, r4
    d4ec:	0312      	lsls	r2, r2, #12
    d4ee:	0b12      	lsrs	r2, r2, #12
    d4f0:	4645      	mov	r5, r8
    d4f2:	4699      	mov	r9, r3
    d4f4:	4c43      	ldr	r4, [pc, #268]	; (d604 <__aeabi_dmul+0x4fc>)
    d4f6:	e66e      	b.n	d1d6 <__aeabi_dmul+0xce>
    d4f8:	465b      	mov	r3, fp
    d4fa:	431a      	orrs	r2, r3
    d4fc:	0312      	lsls	r2, r2, #12
    d4fe:	0b12      	lsrs	r2, r2, #12
    d500:	4c40      	ldr	r4, [pc, #256]	; (d604 <__aeabi_dmul+0x4fc>)
    d502:	e668      	b.n	d1d6 <__aeabi_dmul+0xce>
    d504:	0003      	movs	r3, r0
    d506:	4654      	mov	r4, sl
    d508:	3b28      	subs	r3, #40	; 0x28
    d50a:	409c      	lsls	r4, r3
    d50c:	2300      	movs	r3, #0
    d50e:	e6b9      	b.n	d284 <__aeabi_dmul+0x17c>
    d510:	f000 fbfc 	bl	dd0c <__clzsi2>
    d514:	3020      	adds	r0, #32
    d516:	e6a6      	b.n	d266 <__aeabi_dmul+0x15e>
    d518:	0003      	movs	r3, r0
    d51a:	3b28      	subs	r3, #40	; 0x28
    d51c:	409f      	lsls	r7, r3
    d51e:	2300      	movs	r3, #0
    d520:	46bb      	mov	fp, r7
    d522:	4699      	mov	r9, r3
    d524:	e68a      	b.n	d23c <__aeabi_dmul+0x134>
    d526:	f000 fbf1 	bl	dd0c <__clzsi2>
    d52a:	3020      	adds	r0, #32
    d52c:	e674      	b.n	d218 <__aeabi_dmul+0x110>
    d52e:	46b4      	mov	ip, r6
    d530:	e7ad      	b.n	d48e <__aeabi_dmul+0x386>
    d532:	2501      	movs	r5, #1
    d534:	1a2a      	subs	r2, r5, r0
    d536:	2a38      	cmp	r2, #56	; 0x38
    d538:	dd06      	ble.n	d548 <__aeabi_dmul+0x440>
    d53a:	9b01      	ldr	r3, [sp, #4]
    d53c:	2400      	movs	r4, #0
    d53e:	401d      	ands	r5, r3
    d540:	2300      	movs	r3, #0
    d542:	2200      	movs	r2, #0
    d544:	4699      	mov	r9, r3
    d546:	e646      	b.n	d1d6 <__aeabi_dmul+0xce>
    d548:	2a1f      	cmp	r2, #31
    d54a:	dc21      	bgt.n	d590 <__aeabi_dmul+0x488>
    d54c:	2520      	movs	r5, #32
    d54e:	0020      	movs	r0, r4
    d550:	1aad      	subs	r5, r5, r2
    d552:	001e      	movs	r6, r3
    d554:	40ab      	lsls	r3, r5
    d556:	40a8      	lsls	r0, r5
    d558:	40d6      	lsrs	r6, r2
    d55a:	1e5d      	subs	r5, r3, #1
    d55c:	41ab      	sbcs	r3, r5
    d55e:	4330      	orrs	r0, r6
    d560:	4318      	orrs	r0, r3
    d562:	40d4      	lsrs	r4, r2
    d564:	0743      	lsls	r3, r0, #29
    d566:	d009      	beq.n	d57c <__aeabi_dmul+0x474>
    d568:	230f      	movs	r3, #15
    d56a:	4003      	ands	r3, r0
    d56c:	2b04      	cmp	r3, #4
    d56e:	d005      	beq.n	d57c <__aeabi_dmul+0x474>
    d570:	0003      	movs	r3, r0
    d572:	1d18      	adds	r0, r3, #4
    d574:	4298      	cmp	r0, r3
    d576:	419b      	sbcs	r3, r3
    d578:	425b      	negs	r3, r3
    d57a:	18e4      	adds	r4, r4, r3
    d57c:	0223      	lsls	r3, r4, #8
    d57e:	d521      	bpl.n	d5c4 <__aeabi_dmul+0x4bc>
    d580:	2501      	movs	r5, #1
    d582:	9b01      	ldr	r3, [sp, #4]
    d584:	2401      	movs	r4, #1
    d586:	401d      	ands	r5, r3
    d588:	2300      	movs	r3, #0
    d58a:	2200      	movs	r2, #0
    d58c:	4699      	mov	r9, r3
    d58e:	e622      	b.n	d1d6 <__aeabi_dmul+0xce>
    d590:	251f      	movs	r5, #31
    d592:	0021      	movs	r1, r4
    d594:	426d      	negs	r5, r5
    d596:	1a28      	subs	r0, r5, r0
    d598:	40c1      	lsrs	r1, r0
    d59a:	0008      	movs	r0, r1
    d59c:	2a20      	cmp	r2, #32
    d59e:	d01d      	beq.n	d5dc <__aeabi_dmul+0x4d4>
    d5a0:	355f      	adds	r5, #95	; 0x5f
    d5a2:	1aaa      	subs	r2, r5, r2
    d5a4:	4094      	lsls	r4, r2
    d5a6:	4323      	orrs	r3, r4
    d5a8:	1e5c      	subs	r4, r3, #1
    d5aa:	41a3      	sbcs	r3, r4
    d5ac:	2507      	movs	r5, #7
    d5ae:	4303      	orrs	r3, r0
    d5b0:	401d      	ands	r5, r3
    d5b2:	2200      	movs	r2, #0
    d5b4:	2d00      	cmp	r5, #0
    d5b6:	d009      	beq.n	d5cc <__aeabi_dmul+0x4c4>
    d5b8:	220f      	movs	r2, #15
    d5ba:	2400      	movs	r4, #0
    d5bc:	401a      	ands	r2, r3
    d5be:	0018      	movs	r0, r3
    d5c0:	2a04      	cmp	r2, #4
    d5c2:	d1d6      	bne.n	d572 <__aeabi_dmul+0x46a>
    d5c4:	0003      	movs	r3, r0
    d5c6:	0765      	lsls	r5, r4, #29
    d5c8:	0264      	lsls	r4, r4, #9
    d5ca:	0b22      	lsrs	r2, r4, #12
    d5cc:	08db      	lsrs	r3, r3, #3
    d5ce:	432b      	orrs	r3, r5
    d5d0:	2501      	movs	r5, #1
    d5d2:	4699      	mov	r9, r3
    d5d4:	9b01      	ldr	r3, [sp, #4]
    d5d6:	2400      	movs	r4, #0
    d5d8:	401d      	ands	r5, r3
    d5da:	e5fc      	b.n	d1d6 <__aeabi_dmul+0xce>
    d5dc:	2400      	movs	r4, #0
    d5de:	e7e2      	b.n	d5a6 <__aeabi_dmul+0x49e>
    d5e0:	2280      	movs	r2, #128	; 0x80
    d5e2:	2501      	movs	r5, #1
    d5e4:	0312      	lsls	r2, r2, #12
    d5e6:	4322      	orrs	r2, r4
    d5e8:	9901      	ldr	r1, [sp, #4]
    d5ea:	0312      	lsls	r2, r2, #12
    d5ec:	0b12      	lsrs	r2, r2, #12
    d5ee:	400d      	ands	r5, r1
    d5f0:	4699      	mov	r9, r3
    d5f2:	4c04      	ldr	r4, [pc, #16]	; (d604 <__aeabi_dmul+0x4fc>)
    d5f4:	e5ef      	b.n	d1d6 <__aeabi_dmul+0xce>
    d5f6:	46c0      	nop			; (mov r8, r8)
    d5f8:	000003ff 	.word	0x000003ff
    d5fc:	feffffff 	.word	0xfeffffff
    d600:	000007fe 	.word	0x000007fe
    d604:	000007ff 	.word	0x000007ff

0000d608 <__aeabi_dsub>:
    d608:	b5f0      	push	{r4, r5, r6, r7, lr}
    d60a:	4646      	mov	r6, r8
    d60c:	46d6      	mov	lr, sl
    d60e:	464f      	mov	r7, r9
    d610:	030c      	lsls	r4, r1, #12
    d612:	b5c0      	push	{r6, r7, lr}
    d614:	0fcd      	lsrs	r5, r1, #31
    d616:	004e      	lsls	r6, r1, #1
    d618:	0a61      	lsrs	r1, r4, #9
    d61a:	0f44      	lsrs	r4, r0, #29
    d61c:	430c      	orrs	r4, r1
    d61e:	00c1      	lsls	r1, r0, #3
    d620:	0058      	lsls	r0, r3, #1
    d622:	0d40      	lsrs	r0, r0, #21
    d624:	4684      	mov	ip, r0
    d626:	468a      	mov	sl, r1
    d628:	000f      	movs	r7, r1
    d62a:	0319      	lsls	r1, r3, #12
    d62c:	0f50      	lsrs	r0, r2, #29
    d62e:	0a49      	lsrs	r1, r1, #9
    d630:	4301      	orrs	r1, r0
    d632:	48c6      	ldr	r0, [pc, #792]	; (d94c <__aeabi_dsub+0x344>)
    d634:	0d76      	lsrs	r6, r6, #21
    d636:	46a8      	mov	r8, r5
    d638:	0fdb      	lsrs	r3, r3, #31
    d63a:	00d2      	lsls	r2, r2, #3
    d63c:	4584      	cmp	ip, r0
    d63e:	d100      	bne.n	d642 <__aeabi_dsub+0x3a>
    d640:	e0d8      	b.n	d7f4 <__aeabi_dsub+0x1ec>
    d642:	2001      	movs	r0, #1
    d644:	4043      	eors	r3, r0
    d646:	42ab      	cmp	r3, r5
    d648:	d100      	bne.n	d64c <__aeabi_dsub+0x44>
    d64a:	e0a6      	b.n	d79a <__aeabi_dsub+0x192>
    d64c:	4660      	mov	r0, ip
    d64e:	1a35      	subs	r5, r6, r0
    d650:	2d00      	cmp	r5, #0
    d652:	dc00      	bgt.n	d656 <__aeabi_dsub+0x4e>
    d654:	e105      	b.n	d862 <__aeabi_dsub+0x25a>
    d656:	2800      	cmp	r0, #0
    d658:	d110      	bne.n	d67c <__aeabi_dsub+0x74>
    d65a:	000b      	movs	r3, r1
    d65c:	4313      	orrs	r3, r2
    d65e:	d100      	bne.n	d662 <__aeabi_dsub+0x5a>
    d660:	e0d7      	b.n	d812 <__aeabi_dsub+0x20a>
    d662:	1e6b      	subs	r3, r5, #1
    d664:	2b00      	cmp	r3, #0
    d666:	d000      	beq.n	d66a <__aeabi_dsub+0x62>
    d668:	e14b      	b.n	d902 <__aeabi_dsub+0x2fa>
    d66a:	4653      	mov	r3, sl
    d66c:	1a9f      	subs	r7, r3, r2
    d66e:	45ba      	cmp	sl, r7
    d670:	4180      	sbcs	r0, r0
    d672:	1a64      	subs	r4, r4, r1
    d674:	4240      	negs	r0, r0
    d676:	1a24      	subs	r4, r4, r0
    d678:	2601      	movs	r6, #1
    d67a:	e01e      	b.n	d6ba <__aeabi_dsub+0xb2>
    d67c:	4bb3      	ldr	r3, [pc, #716]	; (d94c <__aeabi_dsub+0x344>)
    d67e:	429e      	cmp	r6, r3
    d680:	d048      	beq.n	d714 <__aeabi_dsub+0x10c>
    d682:	2380      	movs	r3, #128	; 0x80
    d684:	041b      	lsls	r3, r3, #16
    d686:	4319      	orrs	r1, r3
    d688:	2d38      	cmp	r5, #56	; 0x38
    d68a:	dd00      	ble.n	d68e <__aeabi_dsub+0x86>
    d68c:	e119      	b.n	d8c2 <__aeabi_dsub+0x2ba>
    d68e:	2d1f      	cmp	r5, #31
    d690:	dd00      	ble.n	d694 <__aeabi_dsub+0x8c>
    d692:	e14c      	b.n	d92e <__aeabi_dsub+0x326>
    d694:	2320      	movs	r3, #32
    d696:	000f      	movs	r7, r1
    d698:	1b5b      	subs	r3, r3, r5
    d69a:	0010      	movs	r0, r2
    d69c:	409a      	lsls	r2, r3
    d69e:	409f      	lsls	r7, r3
    d6a0:	40e8      	lsrs	r0, r5
    d6a2:	1e53      	subs	r3, r2, #1
    d6a4:	419a      	sbcs	r2, r3
    d6a6:	40e9      	lsrs	r1, r5
    d6a8:	4307      	orrs	r7, r0
    d6aa:	4317      	orrs	r7, r2
    d6ac:	4653      	mov	r3, sl
    d6ae:	1bdf      	subs	r7, r3, r7
    d6b0:	1a61      	subs	r1, r4, r1
    d6b2:	45ba      	cmp	sl, r7
    d6b4:	41a4      	sbcs	r4, r4
    d6b6:	4264      	negs	r4, r4
    d6b8:	1b0c      	subs	r4, r1, r4
    d6ba:	0223      	lsls	r3, r4, #8
    d6bc:	d400      	bmi.n	d6c0 <__aeabi_dsub+0xb8>
    d6be:	e0c5      	b.n	d84c <__aeabi_dsub+0x244>
    d6c0:	0264      	lsls	r4, r4, #9
    d6c2:	0a65      	lsrs	r5, r4, #9
    d6c4:	2d00      	cmp	r5, #0
    d6c6:	d100      	bne.n	d6ca <__aeabi_dsub+0xc2>
    d6c8:	e0f6      	b.n	d8b8 <__aeabi_dsub+0x2b0>
    d6ca:	0028      	movs	r0, r5
    d6cc:	f000 fb1e 	bl	dd0c <__clzsi2>
    d6d0:	0003      	movs	r3, r0
    d6d2:	3b08      	subs	r3, #8
    d6d4:	2b1f      	cmp	r3, #31
    d6d6:	dd00      	ble.n	d6da <__aeabi_dsub+0xd2>
    d6d8:	e0e9      	b.n	d8ae <__aeabi_dsub+0x2a6>
    d6da:	2220      	movs	r2, #32
    d6dc:	003c      	movs	r4, r7
    d6de:	1ad2      	subs	r2, r2, r3
    d6e0:	409d      	lsls	r5, r3
    d6e2:	40d4      	lsrs	r4, r2
    d6e4:	409f      	lsls	r7, r3
    d6e6:	4325      	orrs	r5, r4
    d6e8:	429e      	cmp	r6, r3
    d6ea:	dd00      	ble.n	d6ee <__aeabi_dsub+0xe6>
    d6ec:	e0db      	b.n	d8a6 <__aeabi_dsub+0x29e>
    d6ee:	1b9e      	subs	r6, r3, r6
    d6f0:	1c73      	adds	r3, r6, #1
    d6f2:	2b1f      	cmp	r3, #31
    d6f4:	dd00      	ble.n	d6f8 <__aeabi_dsub+0xf0>
    d6f6:	e10a      	b.n	d90e <__aeabi_dsub+0x306>
    d6f8:	2220      	movs	r2, #32
    d6fa:	0038      	movs	r0, r7
    d6fc:	1ad2      	subs	r2, r2, r3
    d6fe:	0029      	movs	r1, r5
    d700:	4097      	lsls	r7, r2
    d702:	002c      	movs	r4, r5
    d704:	4091      	lsls	r1, r2
    d706:	40d8      	lsrs	r0, r3
    d708:	1e7a      	subs	r2, r7, #1
    d70a:	4197      	sbcs	r7, r2
    d70c:	40dc      	lsrs	r4, r3
    d70e:	2600      	movs	r6, #0
    d710:	4301      	orrs	r1, r0
    d712:	430f      	orrs	r7, r1
    d714:	077b      	lsls	r3, r7, #29
    d716:	d009      	beq.n	d72c <__aeabi_dsub+0x124>
    d718:	230f      	movs	r3, #15
    d71a:	403b      	ands	r3, r7
    d71c:	2b04      	cmp	r3, #4
    d71e:	d005      	beq.n	d72c <__aeabi_dsub+0x124>
    d720:	1d3b      	adds	r3, r7, #4
    d722:	42bb      	cmp	r3, r7
    d724:	41bf      	sbcs	r7, r7
    d726:	427f      	negs	r7, r7
    d728:	19e4      	adds	r4, r4, r7
    d72a:	001f      	movs	r7, r3
    d72c:	0223      	lsls	r3, r4, #8
    d72e:	d525      	bpl.n	d77c <__aeabi_dsub+0x174>
    d730:	4b86      	ldr	r3, [pc, #536]	; (d94c <__aeabi_dsub+0x344>)
    d732:	3601      	adds	r6, #1
    d734:	429e      	cmp	r6, r3
    d736:	d100      	bne.n	d73a <__aeabi_dsub+0x132>
    d738:	e0af      	b.n	d89a <__aeabi_dsub+0x292>
    d73a:	4b85      	ldr	r3, [pc, #532]	; (d950 <__aeabi_dsub+0x348>)
    d73c:	2501      	movs	r5, #1
    d73e:	401c      	ands	r4, r3
    d740:	4643      	mov	r3, r8
    d742:	0762      	lsls	r2, r4, #29
    d744:	08ff      	lsrs	r7, r7, #3
    d746:	0264      	lsls	r4, r4, #9
    d748:	0576      	lsls	r6, r6, #21
    d74a:	4317      	orrs	r7, r2
    d74c:	0b24      	lsrs	r4, r4, #12
    d74e:	0d76      	lsrs	r6, r6, #21
    d750:	401d      	ands	r5, r3
    d752:	2100      	movs	r1, #0
    d754:	0324      	lsls	r4, r4, #12
    d756:	0b23      	lsrs	r3, r4, #12
    d758:	0d0c      	lsrs	r4, r1, #20
    d75a:	4a7e      	ldr	r2, [pc, #504]	; (d954 <__aeabi_dsub+0x34c>)
    d75c:	0524      	lsls	r4, r4, #20
    d75e:	431c      	orrs	r4, r3
    d760:	4014      	ands	r4, r2
    d762:	0533      	lsls	r3, r6, #20
    d764:	4323      	orrs	r3, r4
    d766:	005b      	lsls	r3, r3, #1
    d768:	07ed      	lsls	r5, r5, #31
    d76a:	085b      	lsrs	r3, r3, #1
    d76c:	432b      	orrs	r3, r5
    d76e:	0038      	movs	r0, r7
    d770:	0019      	movs	r1, r3
    d772:	bc1c      	pop	{r2, r3, r4}
    d774:	4690      	mov	r8, r2
    d776:	4699      	mov	r9, r3
    d778:	46a2      	mov	sl, r4
    d77a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d77c:	2501      	movs	r5, #1
    d77e:	4643      	mov	r3, r8
    d780:	0762      	lsls	r2, r4, #29
    d782:	08ff      	lsrs	r7, r7, #3
    d784:	4317      	orrs	r7, r2
    d786:	08e4      	lsrs	r4, r4, #3
    d788:	401d      	ands	r5, r3
    d78a:	4b70      	ldr	r3, [pc, #448]	; (d94c <__aeabi_dsub+0x344>)
    d78c:	429e      	cmp	r6, r3
    d78e:	d036      	beq.n	d7fe <__aeabi_dsub+0x1f6>
    d790:	0324      	lsls	r4, r4, #12
    d792:	0576      	lsls	r6, r6, #21
    d794:	0b24      	lsrs	r4, r4, #12
    d796:	0d76      	lsrs	r6, r6, #21
    d798:	e7db      	b.n	d752 <__aeabi_dsub+0x14a>
    d79a:	4663      	mov	r3, ip
    d79c:	1af3      	subs	r3, r6, r3
    d79e:	2b00      	cmp	r3, #0
    d7a0:	dc00      	bgt.n	d7a4 <__aeabi_dsub+0x19c>
    d7a2:	e094      	b.n	d8ce <__aeabi_dsub+0x2c6>
    d7a4:	4660      	mov	r0, ip
    d7a6:	2800      	cmp	r0, #0
    d7a8:	d035      	beq.n	d816 <__aeabi_dsub+0x20e>
    d7aa:	4868      	ldr	r0, [pc, #416]	; (d94c <__aeabi_dsub+0x344>)
    d7ac:	4286      	cmp	r6, r0
    d7ae:	d0b1      	beq.n	d714 <__aeabi_dsub+0x10c>
    d7b0:	2780      	movs	r7, #128	; 0x80
    d7b2:	043f      	lsls	r7, r7, #16
    d7b4:	4339      	orrs	r1, r7
    d7b6:	2b38      	cmp	r3, #56	; 0x38
    d7b8:	dc00      	bgt.n	d7bc <__aeabi_dsub+0x1b4>
    d7ba:	e0fd      	b.n	d9b8 <__aeabi_dsub+0x3b0>
    d7bc:	430a      	orrs	r2, r1
    d7be:	0017      	movs	r7, r2
    d7c0:	2100      	movs	r1, #0
    d7c2:	1e7a      	subs	r2, r7, #1
    d7c4:	4197      	sbcs	r7, r2
    d7c6:	4457      	add	r7, sl
    d7c8:	4557      	cmp	r7, sl
    d7ca:	4180      	sbcs	r0, r0
    d7cc:	1909      	adds	r1, r1, r4
    d7ce:	4244      	negs	r4, r0
    d7d0:	190c      	adds	r4, r1, r4
    d7d2:	0223      	lsls	r3, r4, #8
    d7d4:	d53a      	bpl.n	d84c <__aeabi_dsub+0x244>
    d7d6:	4b5d      	ldr	r3, [pc, #372]	; (d94c <__aeabi_dsub+0x344>)
    d7d8:	3601      	adds	r6, #1
    d7da:	429e      	cmp	r6, r3
    d7dc:	d100      	bne.n	d7e0 <__aeabi_dsub+0x1d8>
    d7de:	e14b      	b.n	da78 <__aeabi_dsub+0x470>
    d7e0:	2201      	movs	r2, #1
    d7e2:	4b5b      	ldr	r3, [pc, #364]	; (d950 <__aeabi_dsub+0x348>)
    d7e4:	401c      	ands	r4, r3
    d7e6:	087b      	lsrs	r3, r7, #1
    d7e8:	4017      	ands	r7, r2
    d7ea:	431f      	orrs	r7, r3
    d7ec:	07e2      	lsls	r2, r4, #31
    d7ee:	4317      	orrs	r7, r2
    d7f0:	0864      	lsrs	r4, r4, #1
    d7f2:	e78f      	b.n	d714 <__aeabi_dsub+0x10c>
    d7f4:	0008      	movs	r0, r1
    d7f6:	4310      	orrs	r0, r2
    d7f8:	d000      	beq.n	d7fc <__aeabi_dsub+0x1f4>
    d7fa:	e724      	b.n	d646 <__aeabi_dsub+0x3e>
    d7fc:	e721      	b.n	d642 <__aeabi_dsub+0x3a>
    d7fe:	0023      	movs	r3, r4
    d800:	433b      	orrs	r3, r7
    d802:	d100      	bne.n	d806 <__aeabi_dsub+0x1fe>
    d804:	e1b9      	b.n	db7a <__aeabi_dsub+0x572>
    d806:	2280      	movs	r2, #128	; 0x80
    d808:	0312      	lsls	r2, r2, #12
    d80a:	4314      	orrs	r4, r2
    d80c:	0324      	lsls	r4, r4, #12
    d80e:	0b24      	lsrs	r4, r4, #12
    d810:	e79f      	b.n	d752 <__aeabi_dsub+0x14a>
    d812:	002e      	movs	r6, r5
    d814:	e77e      	b.n	d714 <__aeabi_dsub+0x10c>
    d816:	0008      	movs	r0, r1
    d818:	4310      	orrs	r0, r2
    d81a:	d100      	bne.n	d81e <__aeabi_dsub+0x216>
    d81c:	e0ca      	b.n	d9b4 <__aeabi_dsub+0x3ac>
    d81e:	1e58      	subs	r0, r3, #1
    d820:	4684      	mov	ip, r0
    d822:	2800      	cmp	r0, #0
    d824:	d000      	beq.n	d828 <__aeabi_dsub+0x220>
    d826:	e0e7      	b.n	d9f8 <__aeabi_dsub+0x3f0>
    d828:	4452      	add	r2, sl
    d82a:	4552      	cmp	r2, sl
    d82c:	4180      	sbcs	r0, r0
    d82e:	1864      	adds	r4, r4, r1
    d830:	4240      	negs	r0, r0
    d832:	1824      	adds	r4, r4, r0
    d834:	0017      	movs	r7, r2
    d836:	2601      	movs	r6, #1
    d838:	0223      	lsls	r3, r4, #8
    d83a:	d507      	bpl.n	d84c <__aeabi_dsub+0x244>
    d83c:	2602      	movs	r6, #2
    d83e:	e7cf      	b.n	d7e0 <__aeabi_dsub+0x1d8>
    d840:	4664      	mov	r4, ip
    d842:	432c      	orrs	r4, r5
    d844:	d100      	bne.n	d848 <__aeabi_dsub+0x240>
    d846:	e1b3      	b.n	dbb0 <__aeabi_dsub+0x5a8>
    d848:	002c      	movs	r4, r5
    d84a:	4667      	mov	r7, ip
    d84c:	077b      	lsls	r3, r7, #29
    d84e:	d000      	beq.n	d852 <__aeabi_dsub+0x24a>
    d850:	e762      	b.n	d718 <__aeabi_dsub+0x110>
    d852:	0763      	lsls	r3, r4, #29
    d854:	08ff      	lsrs	r7, r7, #3
    d856:	431f      	orrs	r7, r3
    d858:	2501      	movs	r5, #1
    d85a:	4643      	mov	r3, r8
    d85c:	08e4      	lsrs	r4, r4, #3
    d85e:	401d      	ands	r5, r3
    d860:	e793      	b.n	d78a <__aeabi_dsub+0x182>
    d862:	2d00      	cmp	r5, #0
    d864:	d178      	bne.n	d958 <__aeabi_dsub+0x350>
    d866:	1c75      	adds	r5, r6, #1
    d868:	056d      	lsls	r5, r5, #21
    d86a:	0d6d      	lsrs	r5, r5, #21
    d86c:	2d01      	cmp	r5, #1
    d86e:	dc00      	bgt.n	d872 <__aeabi_dsub+0x26a>
    d870:	e0f2      	b.n	da58 <__aeabi_dsub+0x450>
    d872:	4650      	mov	r0, sl
    d874:	1a80      	subs	r0, r0, r2
    d876:	4582      	cmp	sl, r0
    d878:	41bf      	sbcs	r7, r7
    d87a:	1a65      	subs	r5, r4, r1
    d87c:	427f      	negs	r7, r7
    d87e:	1bed      	subs	r5, r5, r7
    d880:	4684      	mov	ip, r0
    d882:	0228      	lsls	r0, r5, #8
    d884:	d400      	bmi.n	d888 <__aeabi_dsub+0x280>
    d886:	e08c      	b.n	d9a2 <__aeabi_dsub+0x39a>
    d888:	4650      	mov	r0, sl
    d88a:	1a17      	subs	r7, r2, r0
    d88c:	42ba      	cmp	r2, r7
    d88e:	4192      	sbcs	r2, r2
    d890:	1b0c      	subs	r4, r1, r4
    d892:	4255      	negs	r5, r2
    d894:	1b65      	subs	r5, r4, r5
    d896:	4698      	mov	r8, r3
    d898:	e714      	b.n	d6c4 <__aeabi_dsub+0xbc>
    d89a:	2501      	movs	r5, #1
    d89c:	4643      	mov	r3, r8
    d89e:	2400      	movs	r4, #0
    d8a0:	401d      	ands	r5, r3
    d8a2:	2700      	movs	r7, #0
    d8a4:	e755      	b.n	d752 <__aeabi_dsub+0x14a>
    d8a6:	4c2a      	ldr	r4, [pc, #168]	; (d950 <__aeabi_dsub+0x348>)
    d8a8:	1af6      	subs	r6, r6, r3
    d8aa:	402c      	ands	r4, r5
    d8ac:	e732      	b.n	d714 <__aeabi_dsub+0x10c>
    d8ae:	003d      	movs	r5, r7
    d8b0:	3828      	subs	r0, #40	; 0x28
    d8b2:	4085      	lsls	r5, r0
    d8b4:	2700      	movs	r7, #0
    d8b6:	e717      	b.n	d6e8 <__aeabi_dsub+0xe0>
    d8b8:	0038      	movs	r0, r7
    d8ba:	f000 fa27 	bl	dd0c <__clzsi2>
    d8be:	3020      	adds	r0, #32
    d8c0:	e706      	b.n	d6d0 <__aeabi_dsub+0xc8>
    d8c2:	430a      	orrs	r2, r1
    d8c4:	0017      	movs	r7, r2
    d8c6:	2100      	movs	r1, #0
    d8c8:	1e7a      	subs	r2, r7, #1
    d8ca:	4197      	sbcs	r7, r2
    d8cc:	e6ee      	b.n	d6ac <__aeabi_dsub+0xa4>
    d8ce:	2b00      	cmp	r3, #0
    d8d0:	d000      	beq.n	d8d4 <__aeabi_dsub+0x2cc>
    d8d2:	e0e5      	b.n	daa0 <__aeabi_dsub+0x498>
    d8d4:	1c73      	adds	r3, r6, #1
    d8d6:	469c      	mov	ip, r3
    d8d8:	055b      	lsls	r3, r3, #21
    d8da:	0d5b      	lsrs	r3, r3, #21
    d8dc:	2b01      	cmp	r3, #1
    d8de:	dc00      	bgt.n	d8e2 <__aeabi_dsub+0x2da>
    d8e0:	e09f      	b.n	da22 <__aeabi_dsub+0x41a>
    d8e2:	4b1a      	ldr	r3, [pc, #104]	; (d94c <__aeabi_dsub+0x344>)
    d8e4:	459c      	cmp	ip, r3
    d8e6:	d100      	bne.n	d8ea <__aeabi_dsub+0x2e2>
    d8e8:	e0c5      	b.n	da76 <__aeabi_dsub+0x46e>
    d8ea:	4452      	add	r2, sl
    d8ec:	4552      	cmp	r2, sl
    d8ee:	4180      	sbcs	r0, r0
    d8f0:	1864      	adds	r4, r4, r1
    d8f2:	4240      	negs	r0, r0
    d8f4:	1824      	adds	r4, r4, r0
    d8f6:	07e7      	lsls	r7, r4, #31
    d8f8:	0852      	lsrs	r2, r2, #1
    d8fa:	4317      	orrs	r7, r2
    d8fc:	0864      	lsrs	r4, r4, #1
    d8fe:	4666      	mov	r6, ip
    d900:	e708      	b.n	d714 <__aeabi_dsub+0x10c>
    d902:	4812      	ldr	r0, [pc, #72]	; (d94c <__aeabi_dsub+0x344>)
    d904:	4285      	cmp	r5, r0
    d906:	d100      	bne.n	d90a <__aeabi_dsub+0x302>
    d908:	e085      	b.n	da16 <__aeabi_dsub+0x40e>
    d90a:	001d      	movs	r5, r3
    d90c:	e6bc      	b.n	d688 <__aeabi_dsub+0x80>
    d90e:	0029      	movs	r1, r5
    d910:	3e1f      	subs	r6, #31
    d912:	40f1      	lsrs	r1, r6
    d914:	2b20      	cmp	r3, #32
    d916:	d100      	bne.n	d91a <__aeabi_dsub+0x312>
    d918:	e07f      	b.n	da1a <__aeabi_dsub+0x412>
    d91a:	2240      	movs	r2, #64	; 0x40
    d91c:	1ad3      	subs	r3, r2, r3
    d91e:	409d      	lsls	r5, r3
    d920:	432f      	orrs	r7, r5
    d922:	1e7d      	subs	r5, r7, #1
    d924:	41af      	sbcs	r7, r5
    d926:	2400      	movs	r4, #0
    d928:	430f      	orrs	r7, r1
    d92a:	2600      	movs	r6, #0
    d92c:	e78e      	b.n	d84c <__aeabi_dsub+0x244>
    d92e:	002b      	movs	r3, r5
    d930:	000f      	movs	r7, r1
    d932:	3b20      	subs	r3, #32
    d934:	40df      	lsrs	r7, r3
    d936:	2d20      	cmp	r5, #32
    d938:	d071      	beq.n	da1e <__aeabi_dsub+0x416>
    d93a:	2340      	movs	r3, #64	; 0x40
    d93c:	1b5d      	subs	r5, r3, r5
    d93e:	40a9      	lsls	r1, r5
    d940:	430a      	orrs	r2, r1
    d942:	1e51      	subs	r1, r2, #1
    d944:	418a      	sbcs	r2, r1
    d946:	2100      	movs	r1, #0
    d948:	4317      	orrs	r7, r2
    d94a:	e6af      	b.n	d6ac <__aeabi_dsub+0xa4>
    d94c:	000007ff 	.word	0x000007ff
    d950:	ff7fffff 	.word	0xff7fffff
    d954:	800fffff 	.word	0x800fffff
    d958:	2e00      	cmp	r6, #0
    d95a:	d03e      	beq.n	d9da <__aeabi_dsub+0x3d2>
    d95c:	4eb3      	ldr	r6, [pc, #716]	; (dc2c <__aeabi_dsub+0x624>)
    d95e:	45b4      	cmp	ip, r6
    d960:	d045      	beq.n	d9ee <__aeabi_dsub+0x3e6>
    d962:	2680      	movs	r6, #128	; 0x80
    d964:	0436      	lsls	r6, r6, #16
    d966:	426d      	negs	r5, r5
    d968:	4334      	orrs	r4, r6
    d96a:	2d38      	cmp	r5, #56	; 0x38
    d96c:	dd00      	ble.n	d970 <__aeabi_dsub+0x368>
    d96e:	e0a8      	b.n	dac2 <__aeabi_dsub+0x4ba>
    d970:	2d1f      	cmp	r5, #31
    d972:	dd00      	ble.n	d976 <__aeabi_dsub+0x36e>
    d974:	e11f      	b.n	dbb6 <__aeabi_dsub+0x5ae>
    d976:	2620      	movs	r6, #32
    d978:	0027      	movs	r7, r4
    d97a:	4650      	mov	r0, sl
    d97c:	1b76      	subs	r6, r6, r5
    d97e:	40b7      	lsls	r7, r6
    d980:	40e8      	lsrs	r0, r5
    d982:	4307      	orrs	r7, r0
    d984:	4650      	mov	r0, sl
    d986:	40b0      	lsls	r0, r6
    d988:	1e46      	subs	r6, r0, #1
    d98a:	41b0      	sbcs	r0, r6
    d98c:	40ec      	lsrs	r4, r5
    d98e:	4338      	orrs	r0, r7
    d990:	1a17      	subs	r7, r2, r0
    d992:	42ba      	cmp	r2, r7
    d994:	4192      	sbcs	r2, r2
    d996:	1b0c      	subs	r4, r1, r4
    d998:	4252      	negs	r2, r2
    d99a:	1aa4      	subs	r4, r4, r2
    d99c:	4666      	mov	r6, ip
    d99e:	4698      	mov	r8, r3
    d9a0:	e68b      	b.n	d6ba <__aeabi_dsub+0xb2>
    d9a2:	4664      	mov	r4, ip
    d9a4:	4667      	mov	r7, ip
    d9a6:	432c      	orrs	r4, r5
    d9a8:	d000      	beq.n	d9ac <__aeabi_dsub+0x3a4>
    d9aa:	e68b      	b.n	d6c4 <__aeabi_dsub+0xbc>
    d9ac:	2500      	movs	r5, #0
    d9ae:	2600      	movs	r6, #0
    d9b0:	2700      	movs	r7, #0
    d9b2:	e6ea      	b.n	d78a <__aeabi_dsub+0x182>
    d9b4:	001e      	movs	r6, r3
    d9b6:	e6ad      	b.n	d714 <__aeabi_dsub+0x10c>
    d9b8:	2b1f      	cmp	r3, #31
    d9ba:	dc60      	bgt.n	da7e <__aeabi_dsub+0x476>
    d9bc:	2720      	movs	r7, #32
    d9be:	1af8      	subs	r0, r7, r3
    d9c0:	000f      	movs	r7, r1
    d9c2:	4684      	mov	ip, r0
    d9c4:	4087      	lsls	r7, r0
    d9c6:	0010      	movs	r0, r2
    d9c8:	40d8      	lsrs	r0, r3
    d9ca:	4307      	orrs	r7, r0
    d9cc:	4660      	mov	r0, ip
    d9ce:	4082      	lsls	r2, r0
    d9d0:	1e50      	subs	r0, r2, #1
    d9d2:	4182      	sbcs	r2, r0
    d9d4:	40d9      	lsrs	r1, r3
    d9d6:	4317      	orrs	r7, r2
    d9d8:	e6f5      	b.n	d7c6 <__aeabi_dsub+0x1be>
    d9da:	0026      	movs	r6, r4
    d9dc:	4650      	mov	r0, sl
    d9de:	4306      	orrs	r6, r0
    d9e0:	d005      	beq.n	d9ee <__aeabi_dsub+0x3e6>
    d9e2:	43ed      	mvns	r5, r5
    d9e4:	2d00      	cmp	r5, #0
    d9e6:	d0d3      	beq.n	d990 <__aeabi_dsub+0x388>
    d9e8:	4e90      	ldr	r6, [pc, #576]	; (dc2c <__aeabi_dsub+0x624>)
    d9ea:	45b4      	cmp	ip, r6
    d9ec:	d1bd      	bne.n	d96a <__aeabi_dsub+0x362>
    d9ee:	000c      	movs	r4, r1
    d9f0:	0017      	movs	r7, r2
    d9f2:	4666      	mov	r6, ip
    d9f4:	4698      	mov	r8, r3
    d9f6:	e68d      	b.n	d714 <__aeabi_dsub+0x10c>
    d9f8:	488c      	ldr	r0, [pc, #560]	; (dc2c <__aeabi_dsub+0x624>)
    d9fa:	4283      	cmp	r3, r0
    d9fc:	d00b      	beq.n	da16 <__aeabi_dsub+0x40e>
    d9fe:	4663      	mov	r3, ip
    da00:	e6d9      	b.n	d7b6 <__aeabi_dsub+0x1ae>
    da02:	2d00      	cmp	r5, #0
    da04:	d000      	beq.n	da08 <__aeabi_dsub+0x400>
    da06:	e096      	b.n	db36 <__aeabi_dsub+0x52e>
    da08:	0008      	movs	r0, r1
    da0a:	4310      	orrs	r0, r2
    da0c:	d100      	bne.n	da10 <__aeabi_dsub+0x408>
    da0e:	e0e2      	b.n	dbd6 <__aeabi_dsub+0x5ce>
    da10:	000c      	movs	r4, r1
    da12:	0017      	movs	r7, r2
    da14:	4698      	mov	r8, r3
    da16:	4e85      	ldr	r6, [pc, #532]	; (dc2c <__aeabi_dsub+0x624>)
    da18:	e67c      	b.n	d714 <__aeabi_dsub+0x10c>
    da1a:	2500      	movs	r5, #0
    da1c:	e780      	b.n	d920 <__aeabi_dsub+0x318>
    da1e:	2100      	movs	r1, #0
    da20:	e78e      	b.n	d940 <__aeabi_dsub+0x338>
    da22:	0023      	movs	r3, r4
    da24:	4650      	mov	r0, sl
    da26:	4303      	orrs	r3, r0
    da28:	2e00      	cmp	r6, #0
    da2a:	d000      	beq.n	da2e <__aeabi_dsub+0x426>
    da2c:	e0a8      	b.n	db80 <__aeabi_dsub+0x578>
    da2e:	2b00      	cmp	r3, #0
    da30:	d100      	bne.n	da34 <__aeabi_dsub+0x42c>
    da32:	e0de      	b.n	dbf2 <__aeabi_dsub+0x5ea>
    da34:	000b      	movs	r3, r1
    da36:	4313      	orrs	r3, r2
    da38:	d100      	bne.n	da3c <__aeabi_dsub+0x434>
    da3a:	e66b      	b.n	d714 <__aeabi_dsub+0x10c>
    da3c:	4452      	add	r2, sl
    da3e:	4552      	cmp	r2, sl
    da40:	4180      	sbcs	r0, r0
    da42:	1864      	adds	r4, r4, r1
    da44:	4240      	negs	r0, r0
    da46:	1824      	adds	r4, r4, r0
    da48:	0017      	movs	r7, r2
    da4a:	0223      	lsls	r3, r4, #8
    da4c:	d400      	bmi.n	da50 <__aeabi_dsub+0x448>
    da4e:	e6fd      	b.n	d84c <__aeabi_dsub+0x244>
    da50:	4b77      	ldr	r3, [pc, #476]	; (dc30 <__aeabi_dsub+0x628>)
    da52:	4666      	mov	r6, ip
    da54:	401c      	ands	r4, r3
    da56:	e65d      	b.n	d714 <__aeabi_dsub+0x10c>
    da58:	0025      	movs	r5, r4
    da5a:	4650      	mov	r0, sl
    da5c:	4305      	orrs	r5, r0
    da5e:	2e00      	cmp	r6, #0
    da60:	d1cf      	bne.n	da02 <__aeabi_dsub+0x3fa>
    da62:	2d00      	cmp	r5, #0
    da64:	d14f      	bne.n	db06 <__aeabi_dsub+0x4fe>
    da66:	000c      	movs	r4, r1
    da68:	4314      	orrs	r4, r2
    da6a:	d100      	bne.n	da6e <__aeabi_dsub+0x466>
    da6c:	e0a0      	b.n	dbb0 <__aeabi_dsub+0x5a8>
    da6e:	000c      	movs	r4, r1
    da70:	0017      	movs	r7, r2
    da72:	4698      	mov	r8, r3
    da74:	e64e      	b.n	d714 <__aeabi_dsub+0x10c>
    da76:	4666      	mov	r6, ip
    da78:	2400      	movs	r4, #0
    da7a:	2700      	movs	r7, #0
    da7c:	e685      	b.n	d78a <__aeabi_dsub+0x182>
    da7e:	001f      	movs	r7, r3
    da80:	0008      	movs	r0, r1
    da82:	3f20      	subs	r7, #32
    da84:	40f8      	lsrs	r0, r7
    da86:	0007      	movs	r7, r0
    da88:	2b20      	cmp	r3, #32
    da8a:	d100      	bne.n	da8e <__aeabi_dsub+0x486>
    da8c:	e08e      	b.n	dbac <__aeabi_dsub+0x5a4>
    da8e:	2040      	movs	r0, #64	; 0x40
    da90:	1ac3      	subs	r3, r0, r3
    da92:	4099      	lsls	r1, r3
    da94:	430a      	orrs	r2, r1
    da96:	1e51      	subs	r1, r2, #1
    da98:	418a      	sbcs	r2, r1
    da9a:	2100      	movs	r1, #0
    da9c:	4317      	orrs	r7, r2
    da9e:	e692      	b.n	d7c6 <__aeabi_dsub+0x1be>
    daa0:	2e00      	cmp	r6, #0
    daa2:	d114      	bne.n	dace <__aeabi_dsub+0x4c6>
    daa4:	0026      	movs	r6, r4
    daa6:	4650      	mov	r0, sl
    daa8:	4306      	orrs	r6, r0
    daaa:	d062      	beq.n	db72 <__aeabi_dsub+0x56a>
    daac:	43db      	mvns	r3, r3
    daae:	2b00      	cmp	r3, #0
    dab0:	d15c      	bne.n	db6c <__aeabi_dsub+0x564>
    dab2:	1887      	adds	r7, r0, r2
    dab4:	4297      	cmp	r7, r2
    dab6:	4192      	sbcs	r2, r2
    dab8:	1864      	adds	r4, r4, r1
    daba:	4252      	negs	r2, r2
    dabc:	18a4      	adds	r4, r4, r2
    dabe:	4666      	mov	r6, ip
    dac0:	e687      	b.n	d7d2 <__aeabi_dsub+0x1ca>
    dac2:	4650      	mov	r0, sl
    dac4:	4320      	orrs	r0, r4
    dac6:	1e44      	subs	r4, r0, #1
    dac8:	41a0      	sbcs	r0, r4
    daca:	2400      	movs	r4, #0
    dacc:	e760      	b.n	d990 <__aeabi_dsub+0x388>
    dace:	4e57      	ldr	r6, [pc, #348]	; (dc2c <__aeabi_dsub+0x624>)
    dad0:	45b4      	cmp	ip, r6
    dad2:	d04e      	beq.n	db72 <__aeabi_dsub+0x56a>
    dad4:	2680      	movs	r6, #128	; 0x80
    dad6:	0436      	lsls	r6, r6, #16
    dad8:	425b      	negs	r3, r3
    dada:	4334      	orrs	r4, r6
    dadc:	2b38      	cmp	r3, #56	; 0x38
    dade:	dd00      	ble.n	dae2 <__aeabi_dsub+0x4da>
    dae0:	e07f      	b.n	dbe2 <__aeabi_dsub+0x5da>
    dae2:	2b1f      	cmp	r3, #31
    dae4:	dd00      	ble.n	dae8 <__aeabi_dsub+0x4e0>
    dae6:	e08b      	b.n	dc00 <__aeabi_dsub+0x5f8>
    dae8:	2620      	movs	r6, #32
    daea:	0027      	movs	r7, r4
    daec:	4650      	mov	r0, sl
    daee:	1af6      	subs	r6, r6, r3
    daf0:	40b7      	lsls	r7, r6
    daf2:	40d8      	lsrs	r0, r3
    daf4:	4307      	orrs	r7, r0
    daf6:	4650      	mov	r0, sl
    daf8:	40b0      	lsls	r0, r6
    dafa:	1e46      	subs	r6, r0, #1
    dafc:	41b0      	sbcs	r0, r6
    dafe:	4307      	orrs	r7, r0
    db00:	40dc      	lsrs	r4, r3
    db02:	18bf      	adds	r7, r7, r2
    db04:	e7d6      	b.n	dab4 <__aeabi_dsub+0x4ac>
    db06:	000d      	movs	r5, r1
    db08:	4315      	orrs	r5, r2
    db0a:	d100      	bne.n	db0e <__aeabi_dsub+0x506>
    db0c:	e602      	b.n	d714 <__aeabi_dsub+0x10c>
    db0e:	4650      	mov	r0, sl
    db10:	1a80      	subs	r0, r0, r2
    db12:	4582      	cmp	sl, r0
    db14:	41bf      	sbcs	r7, r7
    db16:	1a65      	subs	r5, r4, r1
    db18:	427f      	negs	r7, r7
    db1a:	1bed      	subs	r5, r5, r7
    db1c:	4684      	mov	ip, r0
    db1e:	0228      	lsls	r0, r5, #8
    db20:	d400      	bmi.n	db24 <__aeabi_dsub+0x51c>
    db22:	e68d      	b.n	d840 <__aeabi_dsub+0x238>
    db24:	4650      	mov	r0, sl
    db26:	1a17      	subs	r7, r2, r0
    db28:	42ba      	cmp	r2, r7
    db2a:	4192      	sbcs	r2, r2
    db2c:	1b0c      	subs	r4, r1, r4
    db2e:	4252      	negs	r2, r2
    db30:	1aa4      	subs	r4, r4, r2
    db32:	4698      	mov	r8, r3
    db34:	e5ee      	b.n	d714 <__aeabi_dsub+0x10c>
    db36:	000d      	movs	r5, r1
    db38:	4315      	orrs	r5, r2
    db3a:	d100      	bne.n	db3e <__aeabi_dsub+0x536>
    db3c:	e76b      	b.n	da16 <__aeabi_dsub+0x40e>
    db3e:	4650      	mov	r0, sl
    db40:	0767      	lsls	r7, r4, #29
    db42:	08c0      	lsrs	r0, r0, #3
    db44:	4307      	orrs	r7, r0
    db46:	2080      	movs	r0, #128	; 0x80
    db48:	08e4      	lsrs	r4, r4, #3
    db4a:	0300      	lsls	r0, r0, #12
    db4c:	4204      	tst	r4, r0
    db4e:	d007      	beq.n	db60 <__aeabi_dsub+0x558>
    db50:	08cd      	lsrs	r5, r1, #3
    db52:	4205      	tst	r5, r0
    db54:	d104      	bne.n	db60 <__aeabi_dsub+0x558>
    db56:	002c      	movs	r4, r5
    db58:	4698      	mov	r8, r3
    db5a:	08d7      	lsrs	r7, r2, #3
    db5c:	0749      	lsls	r1, r1, #29
    db5e:	430f      	orrs	r7, r1
    db60:	0f7b      	lsrs	r3, r7, #29
    db62:	00e4      	lsls	r4, r4, #3
    db64:	431c      	orrs	r4, r3
    db66:	00ff      	lsls	r7, r7, #3
    db68:	4e30      	ldr	r6, [pc, #192]	; (dc2c <__aeabi_dsub+0x624>)
    db6a:	e5d3      	b.n	d714 <__aeabi_dsub+0x10c>
    db6c:	4e2f      	ldr	r6, [pc, #188]	; (dc2c <__aeabi_dsub+0x624>)
    db6e:	45b4      	cmp	ip, r6
    db70:	d1b4      	bne.n	dadc <__aeabi_dsub+0x4d4>
    db72:	000c      	movs	r4, r1
    db74:	0017      	movs	r7, r2
    db76:	4666      	mov	r6, ip
    db78:	e5cc      	b.n	d714 <__aeabi_dsub+0x10c>
    db7a:	2700      	movs	r7, #0
    db7c:	2400      	movs	r4, #0
    db7e:	e5e8      	b.n	d752 <__aeabi_dsub+0x14a>
    db80:	2b00      	cmp	r3, #0
    db82:	d039      	beq.n	dbf8 <__aeabi_dsub+0x5f0>
    db84:	000b      	movs	r3, r1
    db86:	4313      	orrs	r3, r2
    db88:	d100      	bne.n	db8c <__aeabi_dsub+0x584>
    db8a:	e744      	b.n	da16 <__aeabi_dsub+0x40e>
    db8c:	08c0      	lsrs	r0, r0, #3
    db8e:	0767      	lsls	r7, r4, #29
    db90:	4307      	orrs	r7, r0
    db92:	2080      	movs	r0, #128	; 0x80
    db94:	08e4      	lsrs	r4, r4, #3
    db96:	0300      	lsls	r0, r0, #12
    db98:	4204      	tst	r4, r0
    db9a:	d0e1      	beq.n	db60 <__aeabi_dsub+0x558>
    db9c:	08cb      	lsrs	r3, r1, #3
    db9e:	4203      	tst	r3, r0
    dba0:	d1de      	bne.n	db60 <__aeabi_dsub+0x558>
    dba2:	08d7      	lsrs	r7, r2, #3
    dba4:	0749      	lsls	r1, r1, #29
    dba6:	430f      	orrs	r7, r1
    dba8:	001c      	movs	r4, r3
    dbaa:	e7d9      	b.n	db60 <__aeabi_dsub+0x558>
    dbac:	2100      	movs	r1, #0
    dbae:	e771      	b.n	da94 <__aeabi_dsub+0x48c>
    dbb0:	2500      	movs	r5, #0
    dbb2:	2700      	movs	r7, #0
    dbb4:	e5e9      	b.n	d78a <__aeabi_dsub+0x182>
    dbb6:	002e      	movs	r6, r5
    dbb8:	0027      	movs	r7, r4
    dbba:	3e20      	subs	r6, #32
    dbbc:	40f7      	lsrs	r7, r6
    dbbe:	2d20      	cmp	r5, #32
    dbc0:	d02f      	beq.n	dc22 <__aeabi_dsub+0x61a>
    dbc2:	2640      	movs	r6, #64	; 0x40
    dbc4:	1b75      	subs	r5, r6, r5
    dbc6:	40ac      	lsls	r4, r5
    dbc8:	4650      	mov	r0, sl
    dbca:	4320      	orrs	r0, r4
    dbcc:	1e44      	subs	r4, r0, #1
    dbce:	41a0      	sbcs	r0, r4
    dbd0:	2400      	movs	r4, #0
    dbd2:	4338      	orrs	r0, r7
    dbd4:	e6dc      	b.n	d990 <__aeabi_dsub+0x388>
    dbd6:	2480      	movs	r4, #128	; 0x80
    dbd8:	2500      	movs	r5, #0
    dbda:	0324      	lsls	r4, r4, #12
    dbdc:	4e13      	ldr	r6, [pc, #76]	; (dc2c <__aeabi_dsub+0x624>)
    dbde:	2700      	movs	r7, #0
    dbe0:	e5d3      	b.n	d78a <__aeabi_dsub+0x182>
    dbe2:	4650      	mov	r0, sl
    dbe4:	4320      	orrs	r0, r4
    dbe6:	0007      	movs	r7, r0
    dbe8:	1e78      	subs	r0, r7, #1
    dbea:	4187      	sbcs	r7, r0
    dbec:	2400      	movs	r4, #0
    dbee:	18bf      	adds	r7, r7, r2
    dbf0:	e760      	b.n	dab4 <__aeabi_dsub+0x4ac>
    dbf2:	000c      	movs	r4, r1
    dbf4:	0017      	movs	r7, r2
    dbf6:	e58d      	b.n	d714 <__aeabi_dsub+0x10c>
    dbf8:	000c      	movs	r4, r1
    dbfa:	0017      	movs	r7, r2
    dbfc:	4e0b      	ldr	r6, [pc, #44]	; (dc2c <__aeabi_dsub+0x624>)
    dbfe:	e589      	b.n	d714 <__aeabi_dsub+0x10c>
    dc00:	001e      	movs	r6, r3
    dc02:	0027      	movs	r7, r4
    dc04:	3e20      	subs	r6, #32
    dc06:	40f7      	lsrs	r7, r6
    dc08:	2b20      	cmp	r3, #32
    dc0a:	d00c      	beq.n	dc26 <__aeabi_dsub+0x61e>
    dc0c:	2640      	movs	r6, #64	; 0x40
    dc0e:	1af3      	subs	r3, r6, r3
    dc10:	409c      	lsls	r4, r3
    dc12:	4650      	mov	r0, sl
    dc14:	4320      	orrs	r0, r4
    dc16:	1e44      	subs	r4, r0, #1
    dc18:	41a0      	sbcs	r0, r4
    dc1a:	4307      	orrs	r7, r0
    dc1c:	2400      	movs	r4, #0
    dc1e:	18bf      	adds	r7, r7, r2
    dc20:	e748      	b.n	dab4 <__aeabi_dsub+0x4ac>
    dc22:	2400      	movs	r4, #0
    dc24:	e7d0      	b.n	dbc8 <__aeabi_dsub+0x5c0>
    dc26:	2400      	movs	r4, #0
    dc28:	e7f3      	b.n	dc12 <__aeabi_dsub+0x60a>
    dc2a:	46c0      	nop			; (mov r8, r8)
    dc2c:	000007ff 	.word	0x000007ff
    dc30:	ff7fffff 	.word	0xff7fffff

0000dc34 <__aeabi_d2iz>:
    dc34:	b530      	push	{r4, r5, lr}
    dc36:	4d13      	ldr	r5, [pc, #76]	; (dc84 <__aeabi_d2iz+0x50>)
    dc38:	030a      	lsls	r2, r1, #12
    dc3a:	004b      	lsls	r3, r1, #1
    dc3c:	0b12      	lsrs	r2, r2, #12
    dc3e:	0d5b      	lsrs	r3, r3, #21
    dc40:	0fc9      	lsrs	r1, r1, #31
    dc42:	2400      	movs	r4, #0
    dc44:	42ab      	cmp	r3, r5
    dc46:	dd10      	ble.n	dc6a <__aeabi_d2iz+0x36>
    dc48:	4c0f      	ldr	r4, [pc, #60]	; (dc88 <__aeabi_d2iz+0x54>)
    dc4a:	42a3      	cmp	r3, r4
    dc4c:	dc0f      	bgt.n	dc6e <__aeabi_d2iz+0x3a>
    dc4e:	2480      	movs	r4, #128	; 0x80
    dc50:	4d0e      	ldr	r5, [pc, #56]	; (dc8c <__aeabi_d2iz+0x58>)
    dc52:	0364      	lsls	r4, r4, #13
    dc54:	4322      	orrs	r2, r4
    dc56:	1aed      	subs	r5, r5, r3
    dc58:	2d1f      	cmp	r5, #31
    dc5a:	dd0b      	ble.n	dc74 <__aeabi_d2iz+0x40>
    dc5c:	480c      	ldr	r0, [pc, #48]	; (dc90 <__aeabi_d2iz+0x5c>)
    dc5e:	1ac3      	subs	r3, r0, r3
    dc60:	40da      	lsrs	r2, r3
    dc62:	4254      	negs	r4, r2
    dc64:	2900      	cmp	r1, #0
    dc66:	d100      	bne.n	dc6a <__aeabi_d2iz+0x36>
    dc68:	0014      	movs	r4, r2
    dc6a:	0020      	movs	r0, r4
    dc6c:	bd30      	pop	{r4, r5, pc}
    dc6e:	4b09      	ldr	r3, [pc, #36]	; (dc94 <__aeabi_d2iz+0x60>)
    dc70:	18cc      	adds	r4, r1, r3
    dc72:	e7fa      	b.n	dc6a <__aeabi_d2iz+0x36>
    dc74:	4c08      	ldr	r4, [pc, #32]	; (dc98 <__aeabi_d2iz+0x64>)
    dc76:	40e8      	lsrs	r0, r5
    dc78:	46a4      	mov	ip, r4
    dc7a:	4463      	add	r3, ip
    dc7c:	409a      	lsls	r2, r3
    dc7e:	4302      	orrs	r2, r0
    dc80:	e7ef      	b.n	dc62 <__aeabi_d2iz+0x2e>
    dc82:	46c0      	nop			; (mov r8, r8)
    dc84:	000003fe 	.word	0x000003fe
    dc88:	0000041d 	.word	0x0000041d
    dc8c:	00000433 	.word	0x00000433
    dc90:	00000413 	.word	0x00000413
    dc94:	7fffffff 	.word	0x7fffffff
    dc98:	fffffbed 	.word	0xfffffbed

0000dc9c <__aeabi_ui2d>:
    dc9c:	b510      	push	{r4, lr}
    dc9e:	1e04      	subs	r4, r0, #0
    dca0:	d028      	beq.n	dcf4 <__aeabi_ui2d+0x58>
    dca2:	f000 f833 	bl	dd0c <__clzsi2>
    dca6:	4b15      	ldr	r3, [pc, #84]	; (dcfc <__aeabi_ui2d+0x60>)
    dca8:	4a15      	ldr	r2, [pc, #84]	; (dd00 <__aeabi_ui2d+0x64>)
    dcaa:	1a1b      	subs	r3, r3, r0
    dcac:	1ad2      	subs	r2, r2, r3
    dcae:	2a1f      	cmp	r2, #31
    dcb0:	dd15      	ble.n	dcde <__aeabi_ui2d+0x42>
    dcb2:	4a14      	ldr	r2, [pc, #80]	; (dd04 <__aeabi_ui2d+0x68>)
    dcb4:	1ad2      	subs	r2, r2, r3
    dcb6:	4094      	lsls	r4, r2
    dcb8:	2200      	movs	r2, #0
    dcba:	0324      	lsls	r4, r4, #12
    dcbc:	055b      	lsls	r3, r3, #21
    dcbe:	0b24      	lsrs	r4, r4, #12
    dcc0:	0d5b      	lsrs	r3, r3, #21
    dcc2:	2100      	movs	r1, #0
    dcc4:	0010      	movs	r0, r2
    dcc6:	0324      	lsls	r4, r4, #12
    dcc8:	0d0a      	lsrs	r2, r1, #20
    dcca:	0b24      	lsrs	r4, r4, #12
    dccc:	0512      	lsls	r2, r2, #20
    dcce:	4322      	orrs	r2, r4
    dcd0:	4c0d      	ldr	r4, [pc, #52]	; (dd08 <__aeabi_ui2d+0x6c>)
    dcd2:	051b      	lsls	r3, r3, #20
    dcd4:	4022      	ands	r2, r4
    dcd6:	4313      	orrs	r3, r2
    dcd8:	005b      	lsls	r3, r3, #1
    dcda:	0859      	lsrs	r1, r3, #1
    dcdc:	bd10      	pop	{r4, pc}
    dcde:	0021      	movs	r1, r4
    dce0:	4091      	lsls	r1, r2
    dce2:	000a      	movs	r2, r1
    dce4:	210b      	movs	r1, #11
    dce6:	1a08      	subs	r0, r1, r0
    dce8:	40c4      	lsrs	r4, r0
    dcea:	055b      	lsls	r3, r3, #21
    dcec:	0324      	lsls	r4, r4, #12
    dcee:	0b24      	lsrs	r4, r4, #12
    dcf0:	0d5b      	lsrs	r3, r3, #21
    dcf2:	e7e6      	b.n	dcc2 <__aeabi_ui2d+0x26>
    dcf4:	2300      	movs	r3, #0
    dcf6:	2400      	movs	r4, #0
    dcf8:	2200      	movs	r2, #0
    dcfa:	e7e2      	b.n	dcc2 <__aeabi_ui2d+0x26>
    dcfc:	0000041e 	.word	0x0000041e
    dd00:	00000433 	.word	0x00000433
    dd04:	00000413 	.word	0x00000413
    dd08:	800fffff 	.word	0x800fffff

0000dd0c <__clzsi2>:
    dd0c:	211c      	movs	r1, #28
    dd0e:	2301      	movs	r3, #1
    dd10:	041b      	lsls	r3, r3, #16
    dd12:	4298      	cmp	r0, r3
    dd14:	d301      	bcc.n	dd1a <__clzsi2+0xe>
    dd16:	0c00      	lsrs	r0, r0, #16
    dd18:	3910      	subs	r1, #16
    dd1a:	0a1b      	lsrs	r3, r3, #8
    dd1c:	4298      	cmp	r0, r3
    dd1e:	d301      	bcc.n	dd24 <__clzsi2+0x18>
    dd20:	0a00      	lsrs	r0, r0, #8
    dd22:	3908      	subs	r1, #8
    dd24:	091b      	lsrs	r3, r3, #4
    dd26:	4298      	cmp	r0, r3
    dd28:	d301      	bcc.n	dd2e <__clzsi2+0x22>
    dd2a:	0900      	lsrs	r0, r0, #4
    dd2c:	3904      	subs	r1, #4
    dd2e:	a202      	add	r2, pc, #8	; (adr r2, dd38 <__clzsi2+0x2c>)
    dd30:	5c10      	ldrb	r0, [r2, r0]
    dd32:	1840      	adds	r0, r0, r1
    dd34:	4770      	bx	lr
    dd36:	46c0      	nop			; (mov r8, r8)
    dd38:	02020304 	.word	0x02020304
    dd3c:	01010101 	.word	0x01010101
	...

0000dd48 <__libc_init_array>:
    dd48:	b570      	push	{r4, r5, r6, lr}
    dd4a:	2600      	movs	r6, #0
    dd4c:	4d0c      	ldr	r5, [pc, #48]	; (dd80 <__libc_init_array+0x38>)
    dd4e:	4c0d      	ldr	r4, [pc, #52]	; (dd84 <__libc_init_array+0x3c>)
    dd50:	1b64      	subs	r4, r4, r5
    dd52:	10a4      	asrs	r4, r4, #2
    dd54:	42a6      	cmp	r6, r4
    dd56:	d109      	bne.n	dd6c <__libc_init_array+0x24>
    dd58:	2600      	movs	r6, #0
    dd5a:	f002 fc19 	bl	10590 <_init>
    dd5e:	4d0a      	ldr	r5, [pc, #40]	; (dd88 <__libc_init_array+0x40>)
    dd60:	4c0a      	ldr	r4, [pc, #40]	; (dd8c <__libc_init_array+0x44>)
    dd62:	1b64      	subs	r4, r4, r5
    dd64:	10a4      	asrs	r4, r4, #2
    dd66:	42a6      	cmp	r6, r4
    dd68:	d105      	bne.n	dd76 <__libc_init_array+0x2e>
    dd6a:	bd70      	pop	{r4, r5, r6, pc}
    dd6c:	00b3      	lsls	r3, r6, #2
    dd6e:	58eb      	ldr	r3, [r5, r3]
    dd70:	4798      	blx	r3
    dd72:	3601      	adds	r6, #1
    dd74:	e7ee      	b.n	dd54 <__libc_init_array+0xc>
    dd76:	00b3      	lsls	r3, r6, #2
    dd78:	58eb      	ldr	r3, [r5, r3]
    dd7a:	4798      	blx	r3
    dd7c:	3601      	adds	r6, #1
    dd7e:	e7f2      	b.n	dd66 <__libc_init_array+0x1e>
    dd80:	0001059c 	.word	0x0001059c
    dd84:	0001059c 	.word	0x0001059c
    dd88:	0001059c 	.word	0x0001059c
    dd8c:	000105a0 	.word	0x000105a0

0000dd90 <malloc>:
    dd90:	b510      	push	{r4, lr}
    dd92:	4b03      	ldr	r3, [pc, #12]	; (dda0 <malloc+0x10>)
    dd94:	0001      	movs	r1, r0
    dd96:	6818      	ldr	r0, [r3, #0]
    dd98:	f000 f860 	bl	de5c <_malloc_r>
    dd9c:	bd10      	pop	{r4, pc}
    dd9e:	46c0      	nop			; (mov r8, r8)
    dda0:	20000030 	.word	0x20000030

0000dda4 <memcpy>:
    dda4:	2300      	movs	r3, #0
    dda6:	b510      	push	{r4, lr}
    dda8:	429a      	cmp	r2, r3
    ddaa:	d100      	bne.n	ddae <memcpy+0xa>
    ddac:	bd10      	pop	{r4, pc}
    ddae:	5ccc      	ldrb	r4, [r1, r3]
    ddb0:	54c4      	strb	r4, [r0, r3]
    ddb2:	3301      	adds	r3, #1
    ddb4:	e7f8      	b.n	dda8 <memcpy+0x4>

0000ddb6 <memset>:
    ddb6:	0003      	movs	r3, r0
    ddb8:	1882      	adds	r2, r0, r2
    ddba:	4293      	cmp	r3, r2
    ddbc:	d100      	bne.n	ddc0 <memset+0xa>
    ddbe:	4770      	bx	lr
    ddc0:	7019      	strb	r1, [r3, #0]
    ddc2:	3301      	adds	r3, #1
    ddc4:	e7f9      	b.n	ddba <memset+0x4>
	...

0000ddc8 <_free_r>:
    ddc8:	b570      	push	{r4, r5, r6, lr}
    ddca:	0005      	movs	r5, r0
    ddcc:	2900      	cmp	r1, #0
    ddce:	d010      	beq.n	ddf2 <_free_r+0x2a>
    ddd0:	1f0c      	subs	r4, r1, #4
    ddd2:	6823      	ldr	r3, [r4, #0]
    ddd4:	2b00      	cmp	r3, #0
    ddd6:	da00      	bge.n	ddda <_free_r+0x12>
    ddd8:	18e4      	adds	r4, r4, r3
    ddda:	0028      	movs	r0, r5
    dddc:	f000 f9a4 	bl	e128 <__malloc_lock>
    dde0:	4a1d      	ldr	r2, [pc, #116]	; (de58 <_free_r+0x90>)
    dde2:	6813      	ldr	r3, [r2, #0]
    dde4:	2b00      	cmp	r3, #0
    dde6:	d105      	bne.n	ddf4 <_free_r+0x2c>
    dde8:	6063      	str	r3, [r4, #4]
    ddea:	6014      	str	r4, [r2, #0]
    ddec:	0028      	movs	r0, r5
    ddee:	f000 f99c 	bl	e12a <__malloc_unlock>
    ddf2:	bd70      	pop	{r4, r5, r6, pc}
    ddf4:	42a3      	cmp	r3, r4
    ddf6:	d909      	bls.n	de0c <_free_r+0x44>
    ddf8:	6821      	ldr	r1, [r4, #0]
    ddfa:	1860      	adds	r0, r4, r1
    ddfc:	4283      	cmp	r3, r0
    ddfe:	d1f3      	bne.n	dde8 <_free_r+0x20>
    de00:	6818      	ldr	r0, [r3, #0]
    de02:	685b      	ldr	r3, [r3, #4]
    de04:	1841      	adds	r1, r0, r1
    de06:	6021      	str	r1, [r4, #0]
    de08:	e7ee      	b.n	dde8 <_free_r+0x20>
    de0a:	0013      	movs	r3, r2
    de0c:	685a      	ldr	r2, [r3, #4]
    de0e:	2a00      	cmp	r2, #0
    de10:	d001      	beq.n	de16 <_free_r+0x4e>
    de12:	42a2      	cmp	r2, r4
    de14:	d9f9      	bls.n	de0a <_free_r+0x42>
    de16:	6819      	ldr	r1, [r3, #0]
    de18:	1858      	adds	r0, r3, r1
    de1a:	42a0      	cmp	r0, r4
    de1c:	d10b      	bne.n	de36 <_free_r+0x6e>
    de1e:	6820      	ldr	r0, [r4, #0]
    de20:	1809      	adds	r1, r1, r0
    de22:	1858      	adds	r0, r3, r1
    de24:	6019      	str	r1, [r3, #0]
    de26:	4282      	cmp	r2, r0
    de28:	d1e0      	bne.n	ddec <_free_r+0x24>
    de2a:	6810      	ldr	r0, [r2, #0]
    de2c:	6852      	ldr	r2, [r2, #4]
    de2e:	1841      	adds	r1, r0, r1
    de30:	6019      	str	r1, [r3, #0]
    de32:	605a      	str	r2, [r3, #4]
    de34:	e7da      	b.n	ddec <_free_r+0x24>
    de36:	42a0      	cmp	r0, r4
    de38:	d902      	bls.n	de40 <_free_r+0x78>
    de3a:	230c      	movs	r3, #12
    de3c:	602b      	str	r3, [r5, #0]
    de3e:	e7d5      	b.n	ddec <_free_r+0x24>
    de40:	6821      	ldr	r1, [r4, #0]
    de42:	1860      	adds	r0, r4, r1
    de44:	4282      	cmp	r2, r0
    de46:	d103      	bne.n	de50 <_free_r+0x88>
    de48:	6810      	ldr	r0, [r2, #0]
    de4a:	6852      	ldr	r2, [r2, #4]
    de4c:	1841      	adds	r1, r0, r1
    de4e:	6021      	str	r1, [r4, #0]
    de50:	6062      	str	r2, [r4, #4]
    de52:	605c      	str	r4, [r3, #4]
    de54:	e7ca      	b.n	ddec <_free_r+0x24>
    de56:	46c0      	nop			; (mov r8, r8)
    de58:	2000386c 	.word	0x2000386c

0000de5c <_malloc_r>:
    de5c:	2303      	movs	r3, #3
    de5e:	b570      	push	{r4, r5, r6, lr}
    de60:	1ccd      	adds	r5, r1, #3
    de62:	439d      	bics	r5, r3
    de64:	3508      	adds	r5, #8
    de66:	0006      	movs	r6, r0
    de68:	2d0c      	cmp	r5, #12
    de6a:	d21e      	bcs.n	deaa <_malloc_r+0x4e>
    de6c:	250c      	movs	r5, #12
    de6e:	42a9      	cmp	r1, r5
    de70:	d81d      	bhi.n	deae <_malloc_r+0x52>
    de72:	0030      	movs	r0, r6
    de74:	f000 f958 	bl	e128 <__malloc_lock>
    de78:	4a25      	ldr	r2, [pc, #148]	; (df10 <_malloc_r+0xb4>)
    de7a:	6814      	ldr	r4, [r2, #0]
    de7c:	0021      	movs	r1, r4
    de7e:	2900      	cmp	r1, #0
    de80:	d119      	bne.n	deb6 <_malloc_r+0x5a>
    de82:	4c24      	ldr	r4, [pc, #144]	; (df14 <_malloc_r+0xb8>)
    de84:	6823      	ldr	r3, [r4, #0]
    de86:	2b00      	cmp	r3, #0
    de88:	d103      	bne.n	de92 <_malloc_r+0x36>
    de8a:	0030      	movs	r0, r6
    de8c:	f000 f844 	bl	df18 <_sbrk_r>
    de90:	6020      	str	r0, [r4, #0]
    de92:	0029      	movs	r1, r5
    de94:	0030      	movs	r0, r6
    de96:	f000 f83f 	bl	df18 <_sbrk_r>
    de9a:	1c43      	adds	r3, r0, #1
    de9c:	d12c      	bne.n	def8 <_malloc_r+0x9c>
    de9e:	230c      	movs	r3, #12
    dea0:	0030      	movs	r0, r6
    dea2:	6033      	str	r3, [r6, #0]
    dea4:	f000 f941 	bl	e12a <__malloc_unlock>
    dea8:	e003      	b.n	deb2 <_malloc_r+0x56>
    deaa:	2d00      	cmp	r5, #0
    deac:	dadf      	bge.n	de6e <_malloc_r+0x12>
    deae:	230c      	movs	r3, #12
    deb0:	6033      	str	r3, [r6, #0]
    deb2:	2000      	movs	r0, #0
    deb4:	bd70      	pop	{r4, r5, r6, pc}
    deb6:	680b      	ldr	r3, [r1, #0]
    deb8:	1b5b      	subs	r3, r3, r5
    deba:	d41a      	bmi.n	def2 <_malloc_r+0x96>
    debc:	2b0b      	cmp	r3, #11
    debe:	d903      	bls.n	dec8 <_malloc_r+0x6c>
    dec0:	600b      	str	r3, [r1, #0]
    dec2:	18cc      	adds	r4, r1, r3
    dec4:	6025      	str	r5, [r4, #0]
    dec6:	e003      	b.n	ded0 <_malloc_r+0x74>
    dec8:	428c      	cmp	r4, r1
    deca:	d10e      	bne.n	deea <_malloc_r+0x8e>
    decc:	6863      	ldr	r3, [r4, #4]
    dece:	6013      	str	r3, [r2, #0]
    ded0:	0030      	movs	r0, r6
    ded2:	f000 f92a 	bl	e12a <__malloc_unlock>
    ded6:	0020      	movs	r0, r4
    ded8:	2207      	movs	r2, #7
    deda:	300b      	adds	r0, #11
    dedc:	1d23      	adds	r3, r4, #4
    dede:	4390      	bics	r0, r2
    dee0:	1ac3      	subs	r3, r0, r3
    dee2:	d0e7      	beq.n	deb4 <_malloc_r+0x58>
    dee4:	425a      	negs	r2, r3
    dee6:	50e2      	str	r2, [r4, r3]
    dee8:	e7e4      	b.n	deb4 <_malloc_r+0x58>
    deea:	684b      	ldr	r3, [r1, #4]
    deec:	6063      	str	r3, [r4, #4]
    deee:	000c      	movs	r4, r1
    def0:	e7ee      	b.n	ded0 <_malloc_r+0x74>
    def2:	000c      	movs	r4, r1
    def4:	6849      	ldr	r1, [r1, #4]
    def6:	e7c2      	b.n	de7e <_malloc_r+0x22>
    def8:	2303      	movs	r3, #3
    defa:	1cc4      	adds	r4, r0, #3
    defc:	439c      	bics	r4, r3
    defe:	42a0      	cmp	r0, r4
    df00:	d0e0      	beq.n	dec4 <_malloc_r+0x68>
    df02:	1a21      	subs	r1, r4, r0
    df04:	0030      	movs	r0, r6
    df06:	f000 f807 	bl	df18 <_sbrk_r>
    df0a:	1c43      	adds	r3, r0, #1
    df0c:	d1da      	bne.n	dec4 <_malloc_r+0x68>
    df0e:	e7c6      	b.n	de9e <_malloc_r+0x42>
    df10:	2000386c 	.word	0x2000386c
    df14:	20003870 	.word	0x20003870

0000df18 <_sbrk_r>:
    df18:	2300      	movs	r3, #0
    df1a:	b570      	push	{r4, r5, r6, lr}
    df1c:	4c06      	ldr	r4, [pc, #24]	; (df38 <_sbrk_r+0x20>)
    df1e:	0005      	movs	r5, r0
    df20:	0008      	movs	r0, r1
    df22:	6023      	str	r3, [r4, #0]
    df24:	f7fd ff1c 	bl	bd60 <_sbrk>
    df28:	1c43      	adds	r3, r0, #1
    df2a:	d103      	bne.n	df34 <_sbrk_r+0x1c>
    df2c:	6823      	ldr	r3, [r4, #0]
    df2e:	2b00      	cmp	r3, #0
    df30:	d000      	beq.n	df34 <_sbrk_r+0x1c>
    df32:	602b      	str	r3, [r5, #0]
    df34:	bd70      	pop	{r4, r5, r6, pc}
    df36:	46c0      	nop			; (mov r8, r8)
    df38:	20004fd0 	.word	0x20004fd0

0000df3c <sniprintf>:
    df3c:	b40c      	push	{r2, r3}
    df3e:	b530      	push	{r4, r5, lr}
    df40:	4b16      	ldr	r3, [pc, #88]	; (df9c <sniprintf+0x60>)
    df42:	b09d      	sub	sp, #116	; 0x74
    df44:	1e0c      	subs	r4, r1, #0
    df46:	681d      	ldr	r5, [r3, #0]
    df48:	da08      	bge.n	df5c <sniprintf+0x20>
    df4a:	238b      	movs	r3, #139	; 0x8b
    df4c:	2001      	movs	r0, #1
    df4e:	602b      	str	r3, [r5, #0]
    df50:	4240      	negs	r0, r0
    df52:	b01d      	add	sp, #116	; 0x74
    df54:	bc30      	pop	{r4, r5}
    df56:	bc08      	pop	{r3}
    df58:	b002      	add	sp, #8
    df5a:	4718      	bx	r3
    df5c:	2382      	movs	r3, #130	; 0x82
    df5e:	a902      	add	r1, sp, #8
    df60:	009b      	lsls	r3, r3, #2
    df62:	818b      	strh	r3, [r1, #12]
    df64:	2300      	movs	r3, #0
    df66:	9002      	str	r0, [sp, #8]
    df68:	6108      	str	r0, [r1, #16]
    df6a:	429c      	cmp	r4, r3
    df6c:	d000      	beq.n	df70 <sniprintf+0x34>
    df6e:	1e63      	subs	r3, r4, #1
    df70:	608b      	str	r3, [r1, #8]
    df72:	614b      	str	r3, [r1, #20]
    df74:	2301      	movs	r3, #1
    df76:	425b      	negs	r3, r3
    df78:	81cb      	strh	r3, [r1, #14]
    df7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
    df7c:	ab21      	add	r3, sp, #132	; 0x84
    df7e:	0028      	movs	r0, r5
    df80:	9301      	str	r3, [sp, #4]
    df82:	f000 f935 	bl	e1f0 <_svfiprintf_r>
    df86:	1c43      	adds	r3, r0, #1
    df88:	da01      	bge.n	df8e <sniprintf+0x52>
    df8a:	238b      	movs	r3, #139	; 0x8b
    df8c:	602b      	str	r3, [r5, #0]
    df8e:	2c00      	cmp	r4, #0
    df90:	d0df      	beq.n	df52 <sniprintf+0x16>
    df92:	2300      	movs	r3, #0
    df94:	9a02      	ldr	r2, [sp, #8]
    df96:	7013      	strb	r3, [r2, #0]
    df98:	e7db      	b.n	df52 <sniprintf+0x16>
    df9a:	46c0      	nop			; (mov r8, r8)
    df9c:	20000030 	.word	0x20000030

0000dfa0 <siprintf>:
    dfa0:	b40e      	push	{r1, r2, r3}
    dfa2:	b510      	push	{r4, lr}
    dfa4:	b09d      	sub	sp, #116	; 0x74
    dfa6:	a902      	add	r1, sp, #8
    dfa8:	9002      	str	r0, [sp, #8]
    dfaa:	6108      	str	r0, [r1, #16]
    dfac:	480b      	ldr	r0, [pc, #44]	; (dfdc <siprintf+0x3c>)
    dfae:	2482      	movs	r4, #130	; 0x82
    dfb0:	6088      	str	r0, [r1, #8]
    dfb2:	6148      	str	r0, [r1, #20]
    dfb4:	2001      	movs	r0, #1
    dfb6:	4240      	negs	r0, r0
    dfb8:	ab1f      	add	r3, sp, #124	; 0x7c
    dfba:	81c8      	strh	r0, [r1, #14]
    dfbc:	4808      	ldr	r0, [pc, #32]	; (dfe0 <siprintf+0x40>)
    dfbe:	cb04      	ldmia	r3!, {r2}
    dfc0:	00a4      	lsls	r4, r4, #2
    dfc2:	6800      	ldr	r0, [r0, #0]
    dfc4:	9301      	str	r3, [sp, #4]
    dfc6:	818c      	strh	r4, [r1, #12]
    dfc8:	f000 f912 	bl	e1f0 <_svfiprintf_r>
    dfcc:	2300      	movs	r3, #0
    dfce:	9a02      	ldr	r2, [sp, #8]
    dfd0:	7013      	strb	r3, [r2, #0]
    dfd2:	b01d      	add	sp, #116	; 0x74
    dfd4:	bc10      	pop	{r4}
    dfd6:	bc08      	pop	{r3}
    dfd8:	b003      	add	sp, #12
    dfda:	4718      	bx	r3
    dfdc:	7fffffff 	.word	0x7fffffff
    dfe0:	20000030 	.word	0x20000030

0000dfe4 <strcasecmp>:
    dfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dfe6:	0007      	movs	r7, r0
    dfe8:	000e      	movs	r6, r1
    dfea:	783c      	ldrb	r4, [r7, #0]
    dfec:	f000 f87c 	bl	e0e8 <__locale_ctype_ptr>
    dff0:	2203      	movs	r2, #3
    dff2:	1900      	adds	r0, r0, r4
    dff4:	7843      	ldrb	r3, [r0, #1]
    dff6:	4013      	ands	r3, r2
    dff8:	2b01      	cmp	r3, #1
    dffa:	d100      	bne.n	dffe <strcasecmp+0x1a>
    dffc:	3420      	adds	r4, #32
    dffe:	7835      	ldrb	r5, [r6, #0]
    e000:	f000 f872 	bl	e0e8 <__locale_ctype_ptr>
    e004:	2203      	movs	r2, #3
    e006:	1940      	adds	r0, r0, r5
    e008:	7843      	ldrb	r3, [r0, #1]
    e00a:	4013      	ands	r3, r2
    e00c:	2b01      	cmp	r3, #1
    e00e:	d100      	bne.n	e012 <strcasecmp+0x2e>
    e010:	3520      	adds	r5, #32
    e012:	1b60      	subs	r0, r4, r5
    e014:	d103      	bne.n	e01e <strcasecmp+0x3a>
    e016:	3701      	adds	r7, #1
    e018:	3601      	adds	r6, #1
    e01a:	2d00      	cmp	r5, #0
    e01c:	d1e5      	bne.n	dfea <strcasecmp+0x6>
    e01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e020 <strlen>:
    e020:	2300      	movs	r3, #0
    e022:	5cc2      	ldrb	r2, [r0, r3]
    e024:	3301      	adds	r3, #1
    e026:	2a00      	cmp	r2, #0
    e028:	d1fb      	bne.n	e022 <strlen+0x2>
    e02a:	1e58      	subs	r0, r3, #1
    e02c:	4770      	bx	lr

0000e02e <strncmp>:
    e02e:	2300      	movs	r3, #0
    e030:	b530      	push	{r4, r5, lr}
    e032:	429a      	cmp	r2, r3
    e034:	d00a      	beq.n	e04c <strncmp+0x1e>
    e036:	3a01      	subs	r2, #1
    e038:	5cc4      	ldrb	r4, [r0, r3]
    e03a:	5ccd      	ldrb	r5, [r1, r3]
    e03c:	42ac      	cmp	r4, r5
    e03e:	d104      	bne.n	e04a <strncmp+0x1c>
    e040:	429a      	cmp	r2, r3
    e042:	d002      	beq.n	e04a <strncmp+0x1c>
    e044:	3301      	adds	r3, #1
    e046:	2c00      	cmp	r4, #0
    e048:	d1f6      	bne.n	e038 <strncmp+0xa>
    e04a:	1b63      	subs	r3, r4, r5
    e04c:	0018      	movs	r0, r3
    e04e:	bd30      	pop	{r4, r5, pc}

0000e050 <strncpy>:
    e050:	b570      	push	{r4, r5, r6, lr}
    e052:	0004      	movs	r4, r0
    e054:	2a00      	cmp	r2, #0
    e056:	d100      	bne.n	e05a <strncpy+0xa>
    e058:	bd70      	pop	{r4, r5, r6, pc}
    e05a:	780d      	ldrb	r5, [r1, #0]
    e05c:	1e56      	subs	r6, r2, #1
    e05e:	1c63      	adds	r3, r4, #1
    e060:	7025      	strb	r5, [r4, #0]
    e062:	3101      	adds	r1, #1
    e064:	2d00      	cmp	r5, #0
    e066:	d105      	bne.n	e074 <strncpy+0x24>
    e068:	18a4      	adds	r4, r4, r2
    e06a:	429c      	cmp	r4, r3
    e06c:	d0f4      	beq.n	e058 <strncpy+0x8>
    e06e:	701d      	strb	r5, [r3, #0]
    e070:	3301      	adds	r3, #1
    e072:	e7fa      	b.n	e06a <strncpy+0x1a>
    e074:	001c      	movs	r4, r3
    e076:	0032      	movs	r2, r6
    e078:	e7ec      	b.n	e054 <strncpy+0x4>

0000e07a <_vsniprintf_r>:
    e07a:	b530      	push	{r4, r5, lr}
    e07c:	0014      	movs	r4, r2
    e07e:	b09b      	sub	sp, #108	; 0x6c
    e080:	0005      	movs	r5, r0
    e082:	001a      	movs	r2, r3
    e084:	2c00      	cmp	r4, #0
    e086:	da05      	bge.n	e094 <_vsniprintf_r+0x1a>
    e088:	238b      	movs	r3, #139	; 0x8b
    e08a:	6003      	str	r3, [r0, #0]
    e08c:	2001      	movs	r0, #1
    e08e:	4240      	negs	r0, r0
    e090:	b01b      	add	sp, #108	; 0x6c
    e092:	bd30      	pop	{r4, r5, pc}
    e094:	2382      	movs	r3, #130	; 0x82
    e096:	4668      	mov	r0, sp
    e098:	009b      	lsls	r3, r3, #2
    e09a:	8183      	strh	r3, [r0, #12]
    e09c:	2300      	movs	r3, #0
    e09e:	9100      	str	r1, [sp, #0]
    e0a0:	9104      	str	r1, [sp, #16]
    e0a2:	429c      	cmp	r4, r3
    e0a4:	d000      	beq.n	e0a8 <_vsniprintf_r+0x2e>
    e0a6:	1e63      	subs	r3, r4, #1
    e0a8:	9302      	str	r3, [sp, #8]
    e0aa:	9305      	str	r3, [sp, #20]
    e0ac:	2301      	movs	r3, #1
    e0ae:	4669      	mov	r1, sp
    e0b0:	425b      	negs	r3, r3
    e0b2:	81cb      	strh	r3, [r1, #14]
    e0b4:	0028      	movs	r0, r5
    e0b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    e0b8:	f000 f89a 	bl	e1f0 <_svfiprintf_r>
    e0bc:	1c43      	adds	r3, r0, #1
    e0be:	da01      	bge.n	e0c4 <_vsniprintf_r+0x4a>
    e0c0:	238b      	movs	r3, #139	; 0x8b
    e0c2:	602b      	str	r3, [r5, #0]
    e0c4:	2c00      	cmp	r4, #0
    e0c6:	d0e3      	beq.n	e090 <_vsniprintf_r+0x16>
    e0c8:	2300      	movs	r3, #0
    e0ca:	9a00      	ldr	r2, [sp, #0]
    e0cc:	7013      	strb	r3, [r2, #0]
    e0ce:	e7df      	b.n	e090 <_vsniprintf_r+0x16>

0000e0d0 <vsniprintf>:
    e0d0:	b507      	push	{r0, r1, r2, lr}
    e0d2:	9300      	str	r3, [sp, #0]
    e0d4:	0013      	movs	r3, r2
    e0d6:	000a      	movs	r2, r1
    e0d8:	0001      	movs	r1, r0
    e0da:	4802      	ldr	r0, [pc, #8]	; (e0e4 <vsniprintf+0x14>)
    e0dc:	6800      	ldr	r0, [r0, #0]
    e0de:	f7ff ffcc 	bl	e07a <_vsniprintf_r>
    e0e2:	bd0e      	pop	{r1, r2, r3, pc}
    e0e4:	20000030 	.word	0x20000030

0000e0e8 <__locale_ctype_ptr>:
    e0e8:	4b04      	ldr	r3, [pc, #16]	; (e0fc <__locale_ctype_ptr+0x14>)
    e0ea:	681b      	ldr	r3, [r3, #0]
    e0ec:	6a1b      	ldr	r3, [r3, #32]
    e0ee:	2b00      	cmp	r3, #0
    e0f0:	d100      	bne.n	e0f4 <__locale_ctype_ptr+0xc>
    e0f2:	4b03      	ldr	r3, [pc, #12]	; (e100 <__locale_ctype_ptr+0x18>)
    e0f4:	33ec      	adds	r3, #236	; 0xec
    e0f6:	6818      	ldr	r0, [r3, #0]
    e0f8:	4770      	bx	lr
    e0fa:	46c0      	nop			; (mov r8, r8)
    e0fc:	20000030 	.word	0x20000030
    e100:	20000094 	.word	0x20000094

0000e104 <__ascii_mbtowc>:
    e104:	b082      	sub	sp, #8
    e106:	2900      	cmp	r1, #0
    e108:	d100      	bne.n	e10c <__ascii_mbtowc+0x8>
    e10a:	a901      	add	r1, sp, #4
    e10c:	1e10      	subs	r0, r2, #0
    e10e:	d006      	beq.n	e11e <__ascii_mbtowc+0x1a>
    e110:	2b00      	cmp	r3, #0
    e112:	d006      	beq.n	e122 <__ascii_mbtowc+0x1e>
    e114:	7813      	ldrb	r3, [r2, #0]
    e116:	600b      	str	r3, [r1, #0]
    e118:	7810      	ldrb	r0, [r2, #0]
    e11a:	1e43      	subs	r3, r0, #1
    e11c:	4198      	sbcs	r0, r3
    e11e:	b002      	add	sp, #8
    e120:	4770      	bx	lr
    e122:	2002      	movs	r0, #2
    e124:	4240      	negs	r0, r0
    e126:	e7fa      	b.n	e11e <__ascii_mbtowc+0x1a>

0000e128 <__malloc_lock>:
    e128:	4770      	bx	lr

0000e12a <__malloc_unlock>:
    e12a:	4770      	bx	lr

0000e12c <__ssputs_r>:
    e12c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e12e:	688e      	ldr	r6, [r1, #8]
    e130:	b085      	sub	sp, #20
    e132:	0007      	movs	r7, r0
    e134:	000c      	movs	r4, r1
    e136:	9203      	str	r2, [sp, #12]
    e138:	9301      	str	r3, [sp, #4]
    e13a:	429e      	cmp	r6, r3
    e13c:	d839      	bhi.n	e1b2 <__ssputs_r+0x86>
    e13e:	2390      	movs	r3, #144	; 0x90
    e140:	898a      	ldrh	r2, [r1, #12]
    e142:	00db      	lsls	r3, r3, #3
    e144:	421a      	tst	r2, r3
    e146:	d034      	beq.n	e1b2 <__ssputs_r+0x86>
    e148:	2503      	movs	r5, #3
    e14a:	6909      	ldr	r1, [r1, #16]
    e14c:	6823      	ldr	r3, [r4, #0]
    e14e:	1a5b      	subs	r3, r3, r1
    e150:	9302      	str	r3, [sp, #8]
    e152:	6963      	ldr	r3, [r4, #20]
    e154:	9802      	ldr	r0, [sp, #8]
    e156:	435d      	muls	r5, r3
    e158:	0feb      	lsrs	r3, r5, #31
    e15a:	195d      	adds	r5, r3, r5
    e15c:	9b01      	ldr	r3, [sp, #4]
    e15e:	106d      	asrs	r5, r5, #1
    e160:	3301      	adds	r3, #1
    e162:	181b      	adds	r3, r3, r0
    e164:	42ab      	cmp	r3, r5
    e166:	d900      	bls.n	e16a <__ssputs_r+0x3e>
    e168:	001d      	movs	r5, r3
    e16a:	0553      	lsls	r3, r2, #21
    e16c:	d532      	bpl.n	e1d4 <__ssputs_r+0xa8>
    e16e:	0029      	movs	r1, r5
    e170:	0038      	movs	r0, r7
    e172:	f7ff fe73 	bl	de5c <_malloc_r>
    e176:	1e06      	subs	r6, r0, #0
    e178:	d109      	bne.n	e18e <__ssputs_r+0x62>
    e17a:	230c      	movs	r3, #12
    e17c:	603b      	str	r3, [r7, #0]
    e17e:	2340      	movs	r3, #64	; 0x40
    e180:	2001      	movs	r0, #1
    e182:	89a2      	ldrh	r2, [r4, #12]
    e184:	4240      	negs	r0, r0
    e186:	4313      	orrs	r3, r2
    e188:	81a3      	strh	r3, [r4, #12]
    e18a:	b005      	add	sp, #20
    e18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e18e:	9a02      	ldr	r2, [sp, #8]
    e190:	6921      	ldr	r1, [r4, #16]
    e192:	f7ff fe07 	bl	dda4 <memcpy>
    e196:	89a3      	ldrh	r3, [r4, #12]
    e198:	4a14      	ldr	r2, [pc, #80]	; (e1ec <__ssputs_r+0xc0>)
    e19a:	401a      	ands	r2, r3
    e19c:	2380      	movs	r3, #128	; 0x80
    e19e:	4313      	orrs	r3, r2
    e1a0:	81a3      	strh	r3, [r4, #12]
    e1a2:	9b02      	ldr	r3, [sp, #8]
    e1a4:	6126      	str	r6, [r4, #16]
    e1a6:	18f6      	adds	r6, r6, r3
    e1a8:	6026      	str	r6, [r4, #0]
    e1aa:	6165      	str	r5, [r4, #20]
    e1ac:	9e01      	ldr	r6, [sp, #4]
    e1ae:	1aed      	subs	r5, r5, r3
    e1b0:	60a5      	str	r5, [r4, #8]
    e1b2:	9b01      	ldr	r3, [sp, #4]
    e1b4:	42b3      	cmp	r3, r6
    e1b6:	d200      	bcs.n	e1ba <__ssputs_r+0x8e>
    e1b8:	001e      	movs	r6, r3
    e1ba:	0032      	movs	r2, r6
    e1bc:	9903      	ldr	r1, [sp, #12]
    e1be:	6820      	ldr	r0, [r4, #0]
    e1c0:	f000 fab9 	bl	e736 <memmove>
    e1c4:	68a3      	ldr	r3, [r4, #8]
    e1c6:	2000      	movs	r0, #0
    e1c8:	1b9b      	subs	r3, r3, r6
    e1ca:	60a3      	str	r3, [r4, #8]
    e1cc:	6823      	ldr	r3, [r4, #0]
    e1ce:	199e      	adds	r6, r3, r6
    e1d0:	6026      	str	r6, [r4, #0]
    e1d2:	e7da      	b.n	e18a <__ssputs_r+0x5e>
    e1d4:	002a      	movs	r2, r5
    e1d6:	0038      	movs	r0, r7
    e1d8:	f000 fabf 	bl	e75a <_realloc_r>
    e1dc:	1e06      	subs	r6, r0, #0
    e1de:	d1e0      	bne.n	e1a2 <__ssputs_r+0x76>
    e1e0:	6921      	ldr	r1, [r4, #16]
    e1e2:	0038      	movs	r0, r7
    e1e4:	f7ff fdf0 	bl	ddc8 <_free_r>
    e1e8:	e7c7      	b.n	e17a <__ssputs_r+0x4e>
    e1ea:	46c0      	nop			; (mov r8, r8)
    e1ec:	fffffb7f 	.word	0xfffffb7f

0000e1f0 <_svfiprintf_r>:
    e1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1f2:	b09f      	sub	sp, #124	; 0x7c
    e1f4:	9002      	str	r0, [sp, #8]
    e1f6:	9305      	str	r3, [sp, #20]
    e1f8:	898b      	ldrh	r3, [r1, #12]
    e1fa:	000f      	movs	r7, r1
    e1fc:	0016      	movs	r6, r2
    e1fe:	061b      	lsls	r3, r3, #24
    e200:	d511      	bpl.n	e226 <_svfiprintf_r+0x36>
    e202:	690b      	ldr	r3, [r1, #16]
    e204:	2b00      	cmp	r3, #0
    e206:	d10e      	bne.n	e226 <_svfiprintf_r+0x36>
    e208:	2140      	movs	r1, #64	; 0x40
    e20a:	f7ff fe27 	bl	de5c <_malloc_r>
    e20e:	6038      	str	r0, [r7, #0]
    e210:	6138      	str	r0, [r7, #16]
    e212:	2800      	cmp	r0, #0
    e214:	d105      	bne.n	e222 <_svfiprintf_r+0x32>
    e216:	230c      	movs	r3, #12
    e218:	9a02      	ldr	r2, [sp, #8]
    e21a:	3801      	subs	r0, #1
    e21c:	6013      	str	r3, [r2, #0]
    e21e:	b01f      	add	sp, #124	; 0x7c
    e220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e222:	2340      	movs	r3, #64	; 0x40
    e224:	617b      	str	r3, [r7, #20]
    e226:	2300      	movs	r3, #0
    e228:	ad06      	add	r5, sp, #24
    e22a:	616b      	str	r3, [r5, #20]
    e22c:	3320      	adds	r3, #32
    e22e:	766b      	strb	r3, [r5, #25]
    e230:	3310      	adds	r3, #16
    e232:	76ab      	strb	r3, [r5, #26]
    e234:	0034      	movs	r4, r6
    e236:	7823      	ldrb	r3, [r4, #0]
    e238:	2b00      	cmp	r3, #0
    e23a:	d147      	bne.n	e2cc <_svfiprintf_r+0xdc>
    e23c:	1ba3      	subs	r3, r4, r6
    e23e:	9304      	str	r3, [sp, #16]
    e240:	d00d      	beq.n	e25e <_svfiprintf_r+0x6e>
    e242:	1ba3      	subs	r3, r4, r6
    e244:	0032      	movs	r2, r6
    e246:	0039      	movs	r1, r7
    e248:	9802      	ldr	r0, [sp, #8]
    e24a:	f7ff ff6f 	bl	e12c <__ssputs_r>
    e24e:	1c43      	adds	r3, r0, #1
    e250:	d100      	bne.n	e254 <_svfiprintf_r+0x64>
    e252:	e0b5      	b.n	e3c0 <_svfiprintf_r+0x1d0>
    e254:	696a      	ldr	r2, [r5, #20]
    e256:	9b04      	ldr	r3, [sp, #16]
    e258:	4694      	mov	ip, r2
    e25a:	4463      	add	r3, ip
    e25c:	616b      	str	r3, [r5, #20]
    e25e:	7823      	ldrb	r3, [r4, #0]
    e260:	2b00      	cmp	r3, #0
    e262:	d100      	bne.n	e266 <_svfiprintf_r+0x76>
    e264:	e0ac      	b.n	e3c0 <_svfiprintf_r+0x1d0>
    e266:	2201      	movs	r2, #1
    e268:	2300      	movs	r3, #0
    e26a:	4252      	negs	r2, r2
    e26c:	606a      	str	r2, [r5, #4]
    e26e:	a902      	add	r1, sp, #8
    e270:	3254      	adds	r2, #84	; 0x54
    e272:	1852      	adds	r2, r2, r1
    e274:	3401      	adds	r4, #1
    e276:	602b      	str	r3, [r5, #0]
    e278:	60eb      	str	r3, [r5, #12]
    e27a:	60ab      	str	r3, [r5, #8]
    e27c:	7013      	strb	r3, [r2, #0]
    e27e:	65ab      	str	r3, [r5, #88]	; 0x58
    e280:	4e58      	ldr	r6, [pc, #352]	; (e3e4 <_svfiprintf_r+0x1f4>)
    e282:	2205      	movs	r2, #5
    e284:	7821      	ldrb	r1, [r4, #0]
    e286:	0030      	movs	r0, r6
    e288:	f000 fa4a 	bl	e720 <memchr>
    e28c:	1c62      	adds	r2, r4, #1
    e28e:	2800      	cmp	r0, #0
    e290:	d120      	bne.n	e2d4 <_svfiprintf_r+0xe4>
    e292:	6829      	ldr	r1, [r5, #0]
    e294:	06cb      	lsls	r3, r1, #27
    e296:	d504      	bpl.n	e2a2 <_svfiprintf_r+0xb2>
    e298:	2353      	movs	r3, #83	; 0x53
    e29a:	ae02      	add	r6, sp, #8
    e29c:	3020      	adds	r0, #32
    e29e:	199b      	adds	r3, r3, r6
    e2a0:	7018      	strb	r0, [r3, #0]
    e2a2:	070b      	lsls	r3, r1, #28
    e2a4:	d504      	bpl.n	e2b0 <_svfiprintf_r+0xc0>
    e2a6:	2353      	movs	r3, #83	; 0x53
    e2a8:	202b      	movs	r0, #43	; 0x2b
    e2aa:	ae02      	add	r6, sp, #8
    e2ac:	199b      	adds	r3, r3, r6
    e2ae:	7018      	strb	r0, [r3, #0]
    e2b0:	7823      	ldrb	r3, [r4, #0]
    e2b2:	2b2a      	cmp	r3, #42	; 0x2a
    e2b4:	d016      	beq.n	e2e4 <_svfiprintf_r+0xf4>
    e2b6:	2000      	movs	r0, #0
    e2b8:	210a      	movs	r1, #10
    e2ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e2bc:	7822      	ldrb	r2, [r4, #0]
    e2be:	3a30      	subs	r2, #48	; 0x30
    e2c0:	2a09      	cmp	r2, #9
    e2c2:	d955      	bls.n	e370 <_svfiprintf_r+0x180>
    e2c4:	2800      	cmp	r0, #0
    e2c6:	d015      	beq.n	e2f4 <_svfiprintf_r+0x104>
    e2c8:	9309      	str	r3, [sp, #36]	; 0x24
    e2ca:	e013      	b.n	e2f4 <_svfiprintf_r+0x104>
    e2cc:	2b25      	cmp	r3, #37	; 0x25
    e2ce:	d0b5      	beq.n	e23c <_svfiprintf_r+0x4c>
    e2d0:	3401      	adds	r4, #1
    e2d2:	e7b0      	b.n	e236 <_svfiprintf_r+0x46>
    e2d4:	2301      	movs	r3, #1
    e2d6:	1b80      	subs	r0, r0, r6
    e2d8:	4083      	lsls	r3, r0
    e2da:	6829      	ldr	r1, [r5, #0]
    e2dc:	0014      	movs	r4, r2
    e2de:	430b      	orrs	r3, r1
    e2e0:	602b      	str	r3, [r5, #0]
    e2e2:	e7cd      	b.n	e280 <_svfiprintf_r+0x90>
    e2e4:	9b05      	ldr	r3, [sp, #20]
    e2e6:	1d18      	adds	r0, r3, #4
    e2e8:	681b      	ldr	r3, [r3, #0]
    e2ea:	9005      	str	r0, [sp, #20]
    e2ec:	2b00      	cmp	r3, #0
    e2ee:	db39      	blt.n	e364 <_svfiprintf_r+0x174>
    e2f0:	9309      	str	r3, [sp, #36]	; 0x24
    e2f2:	0014      	movs	r4, r2
    e2f4:	7823      	ldrb	r3, [r4, #0]
    e2f6:	2b2e      	cmp	r3, #46	; 0x2e
    e2f8:	d10b      	bne.n	e312 <_svfiprintf_r+0x122>
    e2fa:	7863      	ldrb	r3, [r4, #1]
    e2fc:	1c62      	adds	r2, r4, #1
    e2fe:	2b2a      	cmp	r3, #42	; 0x2a
    e300:	d13e      	bne.n	e380 <_svfiprintf_r+0x190>
    e302:	9b05      	ldr	r3, [sp, #20]
    e304:	3402      	adds	r4, #2
    e306:	1d1a      	adds	r2, r3, #4
    e308:	681b      	ldr	r3, [r3, #0]
    e30a:	9205      	str	r2, [sp, #20]
    e30c:	2b00      	cmp	r3, #0
    e30e:	db34      	blt.n	e37a <_svfiprintf_r+0x18a>
    e310:	9307      	str	r3, [sp, #28]
    e312:	4e35      	ldr	r6, [pc, #212]	; (e3e8 <_svfiprintf_r+0x1f8>)
    e314:	7821      	ldrb	r1, [r4, #0]
    e316:	2203      	movs	r2, #3
    e318:	0030      	movs	r0, r6
    e31a:	f000 fa01 	bl	e720 <memchr>
    e31e:	2800      	cmp	r0, #0
    e320:	d006      	beq.n	e330 <_svfiprintf_r+0x140>
    e322:	2340      	movs	r3, #64	; 0x40
    e324:	1b80      	subs	r0, r0, r6
    e326:	4083      	lsls	r3, r0
    e328:	682a      	ldr	r2, [r5, #0]
    e32a:	3401      	adds	r4, #1
    e32c:	4313      	orrs	r3, r2
    e32e:	602b      	str	r3, [r5, #0]
    e330:	7821      	ldrb	r1, [r4, #0]
    e332:	2206      	movs	r2, #6
    e334:	482d      	ldr	r0, [pc, #180]	; (e3ec <_svfiprintf_r+0x1fc>)
    e336:	1c66      	adds	r6, r4, #1
    e338:	7629      	strb	r1, [r5, #24]
    e33a:	f000 f9f1 	bl	e720 <memchr>
    e33e:	2800      	cmp	r0, #0
    e340:	d046      	beq.n	e3d0 <_svfiprintf_r+0x1e0>
    e342:	4b2b      	ldr	r3, [pc, #172]	; (e3f0 <_svfiprintf_r+0x200>)
    e344:	2b00      	cmp	r3, #0
    e346:	d12f      	bne.n	e3a8 <_svfiprintf_r+0x1b8>
    e348:	6829      	ldr	r1, [r5, #0]
    e34a:	9b05      	ldr	r3, [sp, #20]
    e34c:	2207      	movs	r2, #7
    e34e:	05c9      	lsls	r1, r1, #23
    e350:	d528      	bpl.n	e3a4 <_svfiprintf_r+0x1b4>
    e352:	189b      	adds	r3, r3, r2
    e354:	4393      	bics	r3, r2
    e356:	3308      	adds	r3, #8
    e358:	9305      	str	r3, [sp, #20]
    e35a:	696b      	ldr	r3, [r5, #20]
    e35c:	9a03      	ldr	r2, [sp, #12]
    e35e:	189b      	adds	r3, r3, r2
    e360:	616b      	str	r3, [r5, #20]
    e362:	e767      	b.n	e234 <_svfiprintf_r+0x44>
    e364:	425b      	negs	r3, r3
    e366:	60eb      	str	r3, [r5, #12]
    e368:	2302      	movs	r3, #2
    e36a:	430b      	orrs	r3, r1
    e36c:	602b      	str	r3, [r5, #0]
    e36e:	e7c0      	b.n	e2f2 <_svfiprintf_r+0x102>
    e370:	434b      	muls	r3, r1
    e372:	3401      	adds	r4, #1
    e374:	189b      	adds	r3, r3, r2
    e376:	2001      	movs	r0, #1
    e378:	e7a0      	b.n	e2bc <_svfiprintf_r+0xcc>
    e37a:	2301      	movs	r3, #1
    e37c:	425b      	negs	r3, r3
    e37e:	e7c7      	b.n	e310 <_svfiprintf_r+0x120>
    e380:	2300      	movs	r3, #0
    e382:	0014      	movs	r4, r2
    e384:	200a      	movs	r0, #10
    e386:	001a      	movs	r2, r3
    e388:	606b      	str	r3, [r5, #4]
    e38a:	7821      	ldrb	r1, [r4, #0]
    e38c:	3930      	subs	r1, #48	; 0x30
    e38e:	2909      	cmp	r1, #9
    e390:	d903      	bls.n	e39a <_svfiprintf_r+0x1aa>
    e392:	2b00      	cmp	r3, #0
    e394:	d0bd      	beq.n	e312 <_svfiprintf_r+0x122>
    e396:	9207      	str	r2, [sp, #28]
    e398:	e7bb      	b.n	e312 <_svfiprintf_r+0x122>
    e39a:	4342      	muls	r2, r0
    e39c:	3401      	adds	r4, #1
    e39e:	1852      	adds	r2, r2, r1
    e3a0:	2301      	movs	r3, #1
    e3a2:	e7f2      	b.n	e38a <_svfiprintf_r+0x19a>
    e3a4:	3307      	adds	r3, #7
    e3a6:	e7d5      	b.n	e354 <_svfiprintf_r+0x164>
    e3a8:	ab05      	add	r3, sp, #20
    e3aa:	9300      	str	r3, [sp, #0]
    e3ac:	003a      	movs	r2, r7
    e3ae:	4b11      	ldr	r3, [pc, #68]	; (e3f4 <_svfiprintf_r+0x204>)
    e3b0:	0029      	movs	r1, r5
    e3b2:	9802      	ldr	r0, [sp, #8]
    e3b4:	e000      	b.n	e3b8 <_svfiprintf_r+0x1c8>
    e3b6:	bf00      	nop
    e3b8:	9003      	str	r0, [sp, #12]
    e3ba:	9b03      	ldr	r3, [sp, #12]
    e3bc:	3301      	adds	r3, #1
    e3be:	d1cc      	bne.n	e35a <_svfiprintf_r+0x16a>
    e3c0:	89bb      	ldrh	r3, [r7, #12]
    e3c2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e3c4:	065b      	lsls	r3, r3, #25
    e3c6:	d400      	bmi.n	e3ca <_svfiprintf_r+0x1da>
    e3c8:	e729      	b.n	e21e <_svfiprintf_r+0x2e>
    e3ca:	2001      	movs	r0, #1
    e3cc:	4240      	negs	r0, r0
    e3ce:	e726      	b.n	e21e <_svfiprintf_r+0x2e>
    e3d0:	ab05      	add	r3, sp, #20
    e3d2:	9300      	str	r3, [sp, #0]
    e3d4:	003a      	movs	r2, r7
    e3d6:	4b07      	ldr	r3, [pc, #28]	; (e3f4 <_svfiprintf_r+0x204>)
    e3d8:	0029      	movs	r1, r5
    e3da:	9802      	ldr	r0, [sp, #8]
    e3dc:	f000 f87a 	bl	e4d4 <_printf_i>
    e3e0:	e7ea      	b.n	e3b8 <_svfiprintf_r+0x1c8>
    e3e2:	46c0      	nop			; (mov r8, r8)
    e3e4:	0001045a 	.word	0x0001045a
    e3e8:	00010460 	.word	0x00010460
    e3ec:	00010464 	.word	0x00010464
    e3f0:	00000000 	.word	0x00000000
    e3f4:	0000e12d 	.word	0x0000e12d

0000e3f8 <_printf_common>:
    e3f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e3fa:	0015      	movs	r5, r2
    e3fc:	9301      	str	r3, [sp, #4]
    e3fe:	688a      	ldr	r2, [r1, #8]
    e400:	690b      	ldr	r3, [r1, #16]
    e402:	9000      	str	r0, [sp, #0]
    e404:	000c      	movs	r4, r1
    e406:	4293      	cmp	r3, r2
    e408:	da00      	bge.n	e40c <_printf_common+0x14>
    e40a:	0013      	movs	r3, r2
    e40c:	0022      	movs	r2, r4
    e40e:	602b      	str	r3, [r5, #0]
    e410:	3243      	adds	r2, #67	; 0x43
    e412:	7812      	ldrb	r2, [r2, #0]
    e414:	2a00      	cmp	r2, #0
    e416:	d001      	beq.n	e41c <_printf_common+0x24>
    e418:	3301      	adds	r3, #1
    e41a:	602b      	str	r3, [r5, #0]
    e41c:	6823      	ldr	r3, [r4, #0]
    e41e:	069b      	lsls	r3, r3, #26
    e420:	d502      	bpl.n	e428 <_printf_common+0x30>
    e422:	682b      	ldr	r3, [r5, #0]
    e424:	3302      	adds	r3, #2
    e426:	602b      	str	r3, [r5, #0]
    e428:	2706      	movs	r7, #6
    e42a:	6823      	ldr	r3, [r4, #0]
    e42c:	401f      	ands	r7, r3
    e42e:	d027      	beq.n	e480 <_printf_common+0x88>
    e430:	0023      	movs	r3, r4
    e432:	3343      	adds	r3, #67	; 0x43
    e434:	781b      	ldrb	r3, [r3, #0]
    e436:	1e5a      	subs	r2, r3, #1
    e438:	4193      	sbcs	r3, r2
    e43a:	6822      	ldr	r2, [r4, #0]
    e43c:	0692      	lsls	r2, r2, #26
    e43e:	d430      	bmi.n	e4a2 <_printf_common+0xaa>
    e440:	0022      	movs	r2, r4
    e442:	9901      	ldr	r1, [sp, #4]
    e444:	3243      	adds	r2, #67	; 0x43
    e446:	9800      	ldr	r0, [sp, #0]
    e448:	9e08      	ldr	r6, [sp, #32]
    e44a:	47b0      	blx	r6
    e44c:	1c43      	adds	r3, r0, #1
    e44e:	d025      	beq.n	e49c <_printf_common+0xa4>
    e450:	2306      	movs	r3, #6
    e452:	6820      	ldr	r0, [r4, #0]
    e454:	682a      	ldr	r2, [r5, #0]
    e456:	68e1      	ldr	r1, [r4, #12]
    e458:	4003      	ands	r3, r0
    e45a:	2500      	movs	r5, #0
    e45c:	2b04      	cmp	r3, #4
    e45e:	d103      	bne.n	e468 <_printf_common+0x70>
    e460:	1a8d      	subs	r5, r1, r2
    e462:	43eb      	mvns	r3, r5
    e464:	17db      	asrs	r3, r3, #31
    e466:	401d      	ands	r5, r3
    e468:	68a3      	ldr	r3, [r4, #8]
    e46a:	6922      	ldr	r2, [r4, #16]
    e46c:	4293      	cmp	r3, r2
    e46e:	dd01      	ble.n	e474 <_printf_common+0x7c>
    e470:	1a9b      	subs	r3, r3, r2
    e472:	18ed      	adds	r5, r5, r3
    e474:	2700      	movs	r7, #0
    e476:	42bd      	cmp	r5, r7
    e478:	d120      	bne.n	e4bc <_printf_common+0xc4>
    e47a:	2000      	movs	r0, #0
    e47c:	e010      	b.n	e4a0 <_printf_common+0xa8>
    e47e:	3701      	adds	r7, #1
    e480:	68e3      	ldr	r3, [r4, #12]
    e482:	682a      	ldr	r2, [r5, #0]
    e484:	1a9b      	subs	r3, r3, r2
    e486:	429f      	cmp	r7, r3
    e488:	dad2      	bge.n	e430 <_printf_common+0x38>
    e48a:	0022      	movs	r2, r4
    e48c:	2301      	movs	r3, #1
    e48e:	3219      	adds	r2, #25
    e490:	9901      	ldr	r1, [sp, #4]
    e492:	9800      	ldr	r0, [sp, #0]
    e494:	9e08      	ldr	r6, [sp, #32]
    e496:	47b0      	blx	r6
    e498:	1c43      	adds	r3, r0, #1
    e49a:	d1f0      	bne.n	e47e <_printf_common+0x86>
    e49c:	2001      	movs	r0, #1
    e49e:	4240      	negs	r0, r0
    e4a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e4a2:	2030      	movs	r0, #48	; 0x30
    e4a4:	18e1      	adds	r1, r4, r3
    e4a6:	3143      	adds	r1, #67	; 0x43
    e4a8:	7008      	strb	r0, [r1, #0]
    e4aa:	0021      	movs	r1, r4
    e4ac:	1c5a      	adds	r2, r3, #1
    e4ae:	3145      	adds	r1, #69	; 0x45
    e4b0:	7809      	ldrb	r1, [r1, #0]
    e4b2:	18a2      	adds	r2, r4, r2
    e4b4:	3243      	adds	r2, #67	; 0x43
    e4b6:	3302      	adds	r3, #2
    e4b8:	7011      	strb	r1, [r2, #0]
    e4ba:	e7c1      	b.n	e440 <_printf_common+0x48>
    e4bc:	0022      	movs	r2, r4
    e4be:	2301      	movs	r3, #1
    e4c0:	321a      	adds	r2, #26
    e4c2:	9901      	ldr	r1, [sp, #4]
    e4c4:	9800      	ldr	r0, [sp, #0]
    e4c6:	9e08      	ldr	r6, [sp, #32]
    e4c8:	47b0      	blx	r6
    e4ca:	1c43      	adds	r3, r0, #1
    e4cc:	d0e6      	beq.n	e49c <_printf_common+0xa4>
    e4ce:	3701      	adds	r7, #1
    e4d0:	e7d1      	b.n	e476 <_printf_common+0x7e>
	...

0000e4d4 <_printf_i>:
    e4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    e4d6:	b08b      	sub	sp, #44	; 0x2c
    e4d8:	9206      	str	r2, [sp, #24]
    e4da:	000a      	movs	r2, r1
    e4dc:	3243      	adds	r2, #67	; 0x43
    e4de:	9307      	str	r3, [sp, #28]
    e4e0:	9005      	str	r0, [sp, #20]
    e4e2:	9204      	str	r2, [sp, #16]
    e4e4:	7e0a      	ldrb	r2, [r1, #24]
    e4e6:	000c      	movs	r4, r1
    e4e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    e4ea:	2a6e      	cmp	r2, #110	; 0x6e
    e4ec:	d100      	bne.n	e4f0 <_printf_i+0x1c>
    e4ee:	e08f      	b.n	e610 <_printf_i+0x13c>
    e4f0:	d817      	bhi.n	e522 <_printf_i+0x4e>
    e4f2:	2a63      	cmp	r2, #99	; 0x63
    e4f4:	d02c      	beq.n	e550 <_printf_i+0x7c>
    e4f6:	d808      	bhi.n	e50a <_printf_i+0x36>
    e4f8:	2a00      	cmp	r2, #0
    e4fa:	d100      	bne.n	e4fe <_printf_i+0x2a>
    e4fc:	e099      	b.n	e632 <_printf_i+0x15e>
    e4fe:	2a58      	cmp	r2, #88	; 0x58
    e500:	d054      	beq.n	e5ac <_printf_i+0xd8>
    e502:	0026      	movs	r6, r4
    e504:	3642      	adds	r6, #66	; 0x42
    e506:	7032      	strb	r2, [r6, #0]
    e508:	e029      	b.n	e55e <_printf_i+0x8a>
    e50a:	2a64      	cmp	r2, #100	; 0x64
    e50c:	d001      	beq.n	e512 <_printf_i+0x3e>
    e50e:	2a69      	cmp	r2, #105	; 0x69
    e510:	d1f7      	bne.n	e502 <_printf_i+0x2e>
    e512:	6821      	ldr	r1, [r4, #0]
    e514:	681a      	ldr	r2, [r3, #0]
    e516:	0608      	lsls	r0, r1, #24
    e518:	d523      	bpl.n	e562 <_printf_i+0x8e>
    e51a:	1d11      	adds	r1, r2, #4
    e51c:	6019      	str	r1, [r3, #0]
    e51e:	6815      	ldr	r5, [r2, #0]
    e520:	e025      	b.n	e56e <_printf_i+0x9a>
    e522:	2a73      	cmp	r2, #115	; 0x73
    e524:	d100      	bne.n	e528 <_printf_i+0x54>
    e526:	e088      	b.n	e63a <_printf_i+0x166>
    e528:	d808      	bhi.n	e53c <_printf_i+0x68>
    e52a:	2a6f      	cmp	r2, #111	; 0x6f
    e52c:	d029      	beq.n	e582 <_printf_i+0xae>
    e52e:	2a70      	cmp	r2, #112	; 0x70
    e530:	d1e7      	bne.n	e502 <_printf_i+0x2e>
    e532:	2220      	movs	r2, #32
    e534:	6809      	ldr	r1, [r1, #0]
    e536:	430a      	orrs	r2, r1
    e538:	6022      	str	r2, [r4, #0]
    e53a:	e003      	b.n	e544 <_printf_i+0x70>
    e53c:	2a75      	cmp	r2, #117	; 0x75
    e53e:	d020      	beq.n	e582 <_printf_i+0xae>
    e540:	2a78      	cmp	r2, #120	; 0x78
    e542:	d1de      	bne.n	e502 <_printf_i+0x2e>
    e544:	0022      	movs	r2, r4
    e546:	2178      	movs	r1, #120	; 0x78
    e548:	3245      	adds	r2, #69	; 0x45
    e54a:	7011      	strb	r1, [r2, #0]
    e54c:	4a6c      	ldr	r2, [pc, #432]	; (e700 <_printf_i+0x22c>)
    e54e:	e030      	b.n	e5b2 <_printf_i+0xde>
    e550:	000e      	movs	r6, r1
    e552:	681a      	ldr	r2, [r3, #0]
    e554:	3642      	adds	r6, #66	; 0x42
    e556:	1d11      	adds	r1, r2, #4
    e558:	6019      	str	r1, [r3, #0]
    e55a:	6813      	ldr	r3, [r2, #0]
    e55c:	7033      	strb	r3, [r6, #0]
    e55e:	2301      	movs	r3, #1
    e560:	e079      	b.n	e656 <_printf_i+0x182>
    e562:	0649      	lsls	r1, r1, #25
    e564:	d5d9      	bpl.n	e51a <_printf_i+0x46>
    e566:	1d11      	adds	r1, r2, #4
    e568:	6019      	str	r1, [r3, #0]
    e56a:	2300      	movs	r3, #0
    e56c:	5ed5      	ldrsh	r5, [r2, r3]
    e56e:	2d00      	cmp	r5, #0
    e570:	da03      	bge.n	e57a <_printf_i+0xa6>
    e572:	232d      	movs	r3, #45	; 0x2d
    e574:	9a04      	ldr	r2, [sp, #16]
    e576:	426d      	negs	r5, r5
    e578:	7013      	strb	r3, [r2, #0]
    e57a:	4b62      	ldr	r3, [pc, #392]	; (e704 <_printf_i+0x230>)
    e57c:	270a      	movs	r7, #10
    e57e:	9303      	str	r3, [sp, #12]
    e580:	e02f      	b.n	e5e2 <_printf_i+0x10e>
    e582:	6820      	ldr	r0, [r4, #0]
    e584:	6819      	ldr	r1, [r3, #0]
    e586:	0605      	lsls	r5, r0, #24
    e588:	d503      	bpl.n	e592 <_printf_i+0xbe>
    e58a:	1d08      	adds	r0, r1, #4
    e58c:	6018      	str	r0, [r3, #0]
    e58e:	680d      	ldr	r5, [r1, #0]
    e590:	e005      	b.n	e59e <_printf_i+0xca>
    e592:	0640      	lsls	r0, r0, #25
    e594:	d5f9      	bpl.n	e58a <_printf_i+0xb6>
    e596:	680d      	ldr	r5, [r1, #0]
    e598:	1d08      	adds	r0, r1, #4
    e59a:	6018      	str	r0, [r3, #0]
    e59c:	b2ad      	uxth	r5, r5
    e59e:	4b59      	ldr	r3, [pc, #356]	; (e704 <_printf_i+0x230>)
    e5a0:	2708      	movs	r7, #8
    e5a2:	9303      	str	r3, [sp, #12]
    e5a4:	2a6f      	cmp	r2, #111	; 0x6f
    e5a6:	d018      	beq.n	e5da <_printf_i+0x106>
    e5a8:	270a      	movs	r7, #10
    e5aa:	e016      	b.n	e5da <_printf_i+0x106>
    e5ac:	3145      	adds	r1, #69	; 0x45
    e5ae:	700a      	strb	r2, [r1, #0]
    e5b0:	4a54      	ldr	r2, [pc, #336]	; (e704 <_printf_i+0x230>)
    e5b2:	9203      	str	r2, [sp, #12]
    e5b4:	681a      	ldr	r2, [r3, #0]
    e5b6:	6821      	ldr	r1, [r4, #0]
    e5b8:	1d10      	adds	r0, r2, #4
    e5ba:	6018      	str	r0, [r3, #0]
    e5bc:	6815      	ldr	r5, [r2, #0]
    e5be:	0608      	lsls	r0, r1, #24
    e5c0:	d522      	bpl.n	e608 <_printf_i+0x134>
    e5c2:	07cb      	lsls	r3, r1, #31
    e5c4:	d502      	bpl.n	e5cc <_printf_i+0xf8>
    e5c6:	2320      	movs	r3, #32
    e5c8:	4319      	orrs	r1, r3
    e5ca:	6021      	str	r1, [r4, #0]
    e5cc:	2710      	movs	r7, #16
    e5ce:	2d00      	cmp	r5, #0
    e5d0:	d103      	bne.n	e5da <_printf_i+0x106>
    e5d2:	2320      	movs	r3, #32
    e5d4:	6822      	ldr	r2, [r4, #0]
    e5d6:	439a      	bics	r2, r3
    e5d8:	6022      	str	r2, [r4, #0]
    e5da:	0023      	movs	r3, r4
    e5dc:	2200      	movs	r2, #0
    e5de:	3343      	adds	r3, #67	; 0x43
    e5e0:	701a      	strb	r2, [r3, #0]
    e5e2:	6863      	ldr	r3, [r4, #4]
    e5e4:	60a3      	str	r3, [r4, #8]
    e5e6:	2b00      	cmp	r3, #0
    e5e8:	db5c      	blt.n	e6a4 <_printf_i+0x1d0>
    e5ea:	2204      	movs	r2, #4
    e5ec:	6821      	ldr	r1, [r4, #0]
    e5ee:	4391      	bics	r1, r2
    e5f0:	6021      	str	r1, [r4, #0]
    e5f2:	2d00      	cmp	r5, #0
    e5f4:	d158      	bne.n	e6a8 <_printf_i+0x1d4>
    e5f6:	9e04      	ldr	r6, [sp, #16]
    e5f8:	2b00      	cmp	r3, #0
    e5fa:	d064      	beq.n	e6c6 <_printf_i+0x1f2>
    e5fc:	0026      	movs	r6, r4
    e5fe:	9b03      	ldr	r3, [sp, #12]
    e600:	3642      	adds	r6, #66	; 0x42
    e602:	781b      	ldrb	r3, [r3, #0]
    e604:	7033      	strb	r3, [r6, #0]
    e606:	e05e      	b.n	e6c6 <_printf_i+0x1f2>
    e608:	0648      	lsls	r0, r1, #25
    e60a:	d5da      	bpl.n	e5c2 <_printf_i+0xee>
    e60c:	b2ad      	uxth	r5, r5
    e60e:	e7d8      	b.n	e5c2 <_printf_i+0xee>
    e610:	6809      	ldr	r1, [r1, #0]
    e612:	681a      	ldr	r2, [r3, #0]
    e614:	0608      	lsls	r0, r1, #24
    e616:	d505      	bpl.n	e624 <_printf_i+0x150>
    e618:	1d11      	adds	r1, r2, #4
    e61a:	6019      	str	r1, [r3, #0]
    e61c:	6813      	ldr	r3, [r2, #0]
    e61e:	6962      	ldr	r2, [r4, #20]
    e620:	601a      	str	r2, [r3, #0]
    e622:	e006      	b.n	e632 <_printf_i+0x15e>
    e624:	0649      	lsls	r1, r1, #25
    e626:	d5f7      	bpl.n	e618 <_printf_i+0x144>
    e628:	1d11      	adds	r1, r2, #4
    e62a:	6019      	str	r1, [r3, #0]
    e62c:	6813      	ldr	r3, [r2, #0]
    e62e:	8aa2      	ldrh	r2, [r4, #20]
    e630:	801a      	strh	r2, [r3, #0]
    e632:	2300      	movs	r3, #0
    e634:	9e04      	ldr	r6, [sp, #16]
    e636:	6123      	str	r3, [r4, #16]
    e638:	e054      	b.n	e6e4 <_printf_i+0x210>
    e63a:	681a      	ldr	r2, [r3, #0]
    e63c:	1d11      	adds	r1, r2, #4
    e63e:	6019      	str	r1, [r3, #0]
    e640:	6816      	ldr	r6, [r2, #0]
    e642:	2100      	movs	r1, #0
    e644:	6862      	ldr	r2, [r4, #4]
    e646:	0030      	movs	r0, r6
    e648:	f000 f86a 	bl	e720 <memchr>
    e64c:	2800      	cmp	r0, #0
    e64e:	d001      	beq.n	e654 <_printf_i+0x180>
    e650:	1b80      	subs	r0, r0, r6
    e652:	6060      	str	r0, [r4, #4]
    e654:	6863      	ldr	r3, [r4, #4]
    e656:	6123      	str	r3, [r4, #16]
    e658:	2300      	movs	r3, #0
    e65a:	9a04      	ldr	r2, [sp, #16]
    e65c:	7013      	strb	r3, [r2, #0]
    e65e:	e041      	b.n	e6e4 <_printf_i+0x210>
    e660:	6923      	ldr	r3, [r4, #16]
    e662:	0032      	movs	r2, r6
    e664:	9906      	ldr	r1, [sp, #24]
    e666:	9805      	ldr	r0, [sp, #20]
    e668:	9d07      	ldr	r5, [sp, #28]
    e66a:	47a8      	blx	r5
    e66c:	1c43      	adds	r3, r0, #1
    e66e:	d043      	beq.n	e6f8 <_printf_i+0x224>
    e670:	6823      	ldr	r3, [r4, #0]
    e672:	2500      	movs	r5, #0
    e674:	079b      	lsls	r3, r3, #30
    e676:	d40f      	bmi.n	e698 <_printf_i+0x1c4>
    e678:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e67a:	68e0      	ldr	r0, [r4, #12]
    e67c:	4298      	cmp	r0, r3
    e67e:	da3d      	bge.n	e6fc <_printf_i+0x228>
    e680:	0018      	movs	r0, r3
    e682:	e03b      	b.n	e6fc <_printf_i+0x228>
    e684:	0022      	movs	r2, r4
    e686:	2301      	movs	r3, #1
    e688:	3219      	adds	r2, #25
    e68a:	9906      	ldr	r1, [sp, #24]
    e68c:	9805      	ldr	r0, [sp, #20]
    e68e:	9e07      	ldr	r6, [sp, #28]
    e690:	47b0      	blx	r6
    e692:	1c43      	adds	r3, r0, #1
    e694:	d030      	beq.n	e6f8 <_printf_i+0x224>
    e696:	3501      	adds	r5, #1
    e698:	68e3      	ldr	r3, [r4, #12]
    e69a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e69c:	1a9b      	subs	r3, r3, r2
    e69e:	429d      	cmp	r5, r3
    e6a0:	dbf0      	blt.n	e684 <_printf_i+0x1b0>
    e6a2:	e7e9      	b.n	e678 <_printf_i+0x1a4>
    e6a4:	2d00      	cmp	r5, #0
    e6a6:	d0a9      	beq.n	e5fc <_printf_i+0x128>
    e6a8:	9e04      	ldr	r6, [sp, #16]
    e6aa:	0028      	movs	r0, r5
    e6ac:	0039      	movs	r1, r7
    e6ae:	f7fd fd27 	bl	c100 <__aeabi_uidivmod>
    e6b2:	9b03      	ldr	r3, [sp, #12]
    e6b4:	3e01      	subs	r6, #1
    e6b6:	5c5b      	ldrb	r3, [r3, r1]
    e6b8:	0028      	movs	r0, r5
    e6ba:	7033      	strb	r3, [r6, #0]
    e6bc:	0039      	movs	r1, r7
    e6be:	f7fd fc99 	bl	bff4 <__udivsi3>
    e6c2:	1e05      	subs	r5, r0, #0
    e6c4:	d1f1      	bne.n	e6aa <_printf_i+0x1d6>
    e6c6:	2f08      	cmp	r7, #8
    e6c8:	d109      	bne.n	e6de <_printf_i+0x20a>
    e6ca:	6823      	ldr	r3, [r4, #0]
    e6cc:	07db      	lsls	r3, r3, #31
    e6ce:	d506      	bpl.n	e6de <_printf_i+0x20a>
    e6d0:	6863      	ldr	r3, [r4, #4]
    e6d2:	6922      	ldr	r2, [r4, #16]
    e6d4:	4293      	cmp	r3, r2
    e6d6:	dc02      	bgt.n	e6de <_printf_i+0x20a>
    e6d8:	2330      	movs	r3, #48	; 0x30
    e6da:	3e01      	subs	r6, #1
    e6dc:	7033      	strb	r3, [r6, #0]
    e6de:	9b04      	ldr	r3, [sp, #16]
    e6e0:	1b9b      	subs	r3, r3, r6
    e6e2:	6123      	str	r3, [r4, #16]
    e6e4:	9b07      	ldr	r3, [sp, #28]
    e6e6:	aa09      	add	r2, sp, #36	; 0x24
    e6e8:	9300      	str	r3, [sp, #0]
    e6ea:	0021      	movs	r1, r4
    e6ec:	9b06      	ldr	r3, [sp, #24]
    e6ee:	9805      	ldr	r0, [sp, #20]
    e6f0:	f7ff fe82 	bl	e3f8 <_printf_common>
    e6f4:	1c43      	adds	r3, r0, #1
    e6f6:	d1b3      	bne.n	e660 <_printf_i+0x18c>
    e6f8:	2001      	movs	r0, #1
    e6fa:	4240      	negs	r0, r0
    e6fc:	b00b      	add	sp, #44	; 0x2c
    e6fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e700:	0001047c 	.word	0x0001047c
    e704:	0001046b 	.word	0x0001046b

0000e708 <__ascii_wctomb>:
    e708:	1e0b      	subs	r3, r1, #0
    e70a:	d004      	beq.n	e716 <__ascii_wctomb+0xe>
    e70c:	2aff      	cmp	r2, #255	; 0xff
    e70e:	d904      	bls.n	e71a <__ascii_wctomb+0x12>
    e710:	238a      	movs	r3, #138	; 0x8a
    e712:	6003      	str	r3, [r0, #0]
    e714:	3b8b      	subs	r3, #139	; 0x8b
    e716:	0018      	movs	r0, r3
    e718:	4770      	bx	lr
    e71a:	700a      	strb	r2, [r1, #0]
    e71c:	2301      	movs	r3, #1
    e71e:	e7fa      	b.n	e716 <__ascii_wctomb+0xe>

0000e720 <memchr>:
    e720:	b2c9      	uxtb	r1, r1
    e722:	1882      	adds	r2, r0, r2
    e724:	4290      	cmp	r0, r2
    e726:	d101      	bne.n	e72c <memchr+0xc>
    e728:	2000      	movs	r0, #0
    e72a:	4770      	bx	lr
    e72c:	7803      	ldrb	r3, [r0, #0]
    e72e:	428b      	cmp	r3, r1
    e730:	d0fb      	beq.n	e72a <memchr+0xa>
    e732:	3001      	adds	r0, #1
    e734:	e7f6      	b.n	e724 <memchr+0x4>

0000e736 <memmove>:
    e736:	b510      	push	{r4, lr}
    e738:	4288      	cmp	r0, r1
    e73a:	d902      	bls.n	e742 <memmove+0xc>
    e73c:	188b      	adds	r3, r1, r2
    e73e:	4298      	cmp	r0, r3
    e740:	d308      	bcc.n	e754 <memmove+0x1e>
    e742:	2300      	movs	r3, #0
    e744:	429a      	cmp	r2, r3
    e746:	d007      	beq.n	e758 <memmove+0x22>
    e748:	5ccc      	ldrb	r4, [r1, r3]
    e74a:	54c4      	strb	r4, [r0, r3]
    e74c:	3301      	adds	r3, #1
    e74e:	e7f9      	b.n	e744 <memmove+0xe>
    e750:	5c8b      	ldrb	r3, [r1, r2]
    e752:	5483      	strb	r3, [r0, r2]
    e754:	3a01      	subs	r2, #1
    e756:	d2fb      	bcs.n	e750 <memmove+0x1a>
    e758:	bd10      	pop	{r4, pc}

0000e75a <_realloc_r>:
    e75a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e75c:	0007      	movs	r7, r0
    e75e:	000d      	movs	r5, r1
    e760:	0016      	movs	r6, r2
    e762:	2900      	cmp	r1, #0
    e764:	d105      	bne.n	e772 <_realloc_r+0x18>
    e766:	0011      	movs	r1, r2
    e768:	f7ff fb78 	bl	de5c <_malloc_r>
    e76c:	0004      	movs	r4, r0
    e76e:	0020      	movs	r0, r4
    e770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e772:	2a00      	cmp	r2, #0
    e774:	d103      	bne.n	e77e <_realloc_r+0x24>
    e776:	f7ff fb27 	bl	ddc8 <_free_r>
    e77a:	0034      	movs	r4, r6
    e77c:	e7f7      	b.n	e76e <_realloc_r+0x14>
    e77e:	f000 f812 	bl	e7a6 <_malloc_usable_size_r>
    e782:	002c      	movs	r4, r5
    e784:	4286      	cmp	r6, r0
    e786:	d9f2      	bls.n	e76e <_realloc_r+0x14>
    e788:	0031      	movs	r1, r6
    e78a:	0038      	movs	r0, r7
    e78c:	f7ff fb66 	bl	de5c <_malloc_r>
    e790:	1e04      	subs	r4, r0, #0
    e792:	d0ec      	beq.n	e76e <_realloc_r+0x14>
    e794:	0029      	movs	r1, r5
    e796:	0032      	movs	r2, r6
    e798:	f7ff fb04 	bl	dda4 <memcpy>
    e79c:	0029      	movs	r1, r5
    e79e:	0038      	movs	r0, r7
    e7a0:	f7ff fb12 	bl	ddc8 <_free_r>
    e7a4:	e7e3      	b.n	e76e <_realloc_r+0x14>

0000e7a6 <_malloc_usable_size_r>:
    e7a6:	1f0b      	subs	r3, r1, #4
    e7a8:	681b      	ldr	r3, [r3, #0]
    e7aa:	1f18      	subs	r0, r3, #4
    e7ac:	2b00      	cmp	r3, #0
    e7ae:	da01      	bge.n	e7b4 <_malloc_usable_size_r+0xe>
    e7b0:	580b      	ldr	r3, [r1, r0]
    e7b2:	18c0      	adds	r0, r0, r3
    e7b4:	4770      	bx	lr
    e7b6:	0000      	movs	r0, r0
    e7b8:	65657246 	.word	0x65657246
    e7bc:	534f5452 	.word	0x534f5452
    e7c0:	494c4320 	.word	0x494c4320
    e7c4:	540a0d2e 	.word	0x540a0d2e
    e7c8:	20657079 	.word	0x20657079
    e7cc:	706c6548 	.word	0x706c6548
    e7d0:	206f7420 	.word	0x206f7420
    e7d4:	77656976 	.word	0x77656976
    e7d8:	6c206120 	.word	0x6c206120
    e7dc:	20747369 	.word	0x20747369
    e7e0:	7220666f 	.word	0x7220666f
    e7e4:	73696765 	.word	0x73696765
    e7e8:	65726574 	.word	0x65726574
    e7ec:	6f632064 	.word	0x6f632064
    e7f0:	6e616d6d 	.word	0x6e616d6d
    e7f4:	0d2e7364 	.word	0x0d2e7364
    e7f8:	0000000a 	.word	0x0000000a
    e7fc:	00756d69 	.word	0x00756d69
    e800:	3a756d69 	.word	0x3a756d69
    e804:	74655220 	.word	0x74655220
    e808:	736e7275 	.word	0x736e7275
    e80c:	76206120 	.word	0x76206120
    e810:	65756c61 	.word	0x65756c61
    e814:	6f726620 	.word	0x6f726620
    e818:	6874206d 	.word	0x6874206d
    e81c:	4d492065 	.word	0x4d492065
    e820:	000a0d55 	.word	0x000a0d55
    e824:	65736572 	.word	0x65736572
    e828:	00000074 	.word	0x00000074
    e82c:	65736572 	.word	0x65736572
    e830:	52203a74 	.word	0x52203a74
    e834:	74657365 	.word	0x74657365
    e838:	68742073 	.word	0x68742073
    e83c:	65642065 	.word	0x65642065
    e840:	65636976 	.word	0x65636976
    e844:	00000a0d 	.word	0x00000a0d
    e848:	0064656c 	.word	0x0064656c
    e84c:	2064656c 	.word	0x2064656c
    e850:	79656b5b 	.word	0x79656b5b
    e854:	5d6d756e 	.word	0x5d6d756e
    e858:	5b5d525b 	.word	0x5b5d525b
    e85c:	425b5d47 	.word	0x425b5d47
    e860:	53203a5d 	.word	0x53203a5d
    e864:	20737465 	.word	0x20737465
    e868:	20656874 	.word	0x20656874
    e86c:	65766967 	.word	0x65766967
    e870:	454c206e 	.word	0x454c206e
    e874:	6f742044 	.word	0x6f742044
    e878:	65687420 	.word	0x65687420
    e87c:	76696720 	.word	0x76696720
    e880:	52206e65 	.word	0x52206e65
    e884:	422c472c 	.word	0x422c472c
    e888:	6c617620 	.word	0x6c617620
    e88c:	2e736575 	.word	0x2e736575
    e890:	00000a0d 	.word	0x00000a0d
    e894:	00736c63 	.word	0x00736c63
    e898:	3a736c63 	.word	0x3a736c63
    e89c:	656c4320 	.word	0x656c4320
    e8a0:	20737261 	.word	0x20737261
    e8a4:	20656874 	.word	0x20656874
    e8a8:	6d726574 	.word	0x6d726574
    e8ac:	6c616e69 	.word	0x6c616e69
    e8b0:	72637320 	.word	0x72637320
    e8b4:	0d6e6565 	.word	0x0d6e6565
    e8b8:	0000000a 	.word	0x0000000a
    e8bc:	6c756f43 	.word	0x6c756f43
    e8c0:	6f6e2064 	.word	0x6f6e2064
    e8c4:	6c612074 	.word	0x6c612074
    e8c8:	61636f6c 	.word	0x61636f6c
    e8cc:	73206574 	.word	0x73206574
    e8d0:	70616d65 	.word	0x70616d65
    e8d4:	65726f68 	.word	0x65726f68
    e8d8:	00000a0d 	.word	0x00000a0d
    e8dc:	00000a0d 	.word	0x00000a0d
    e8e0:	0000616f 	.word	0x0000616f
    e8e4:	325b6325 	.word	0x325b6325
    e8e8:	003e0d4b 	.word	0x003e0d4b
    e8ec:	00082008 	.word	0x00082008
    e8f0:	65636341 	.word	0x65636341
    e8f4:	6172656c 	.word	0x6172656c
    e8f8:	6e6f6974 	.word	0x6e6f6974
    e8fc:	676d5b20 	.word	0x676d5b20
    e900:	20583a5d 	.word	0x20583a5d
    e904:	59096425 	.word	0x59096425
    e908:	09642520 	.word	0x09642520
    e90c:	6425205a 	.word	0x6425205a
    e910:	00000a0d 	.word	0x00000a0d
    e914:	64206f4e 	.word	0x64206f4e
    e918:	20617461 	.word	0x20617461
    e91c:	64616572 	.word	0x64616572
    e920:	0d202179 	.word	0x0d202179
    e924:	0000000a 	.word	0x0000000a
    e928:	325b6325 	.word	0x325b6325
    e92c:	0000004a 	.word	0x0000004a
    e930:	64757453 	.word	0x64757453
    e934:	73746e65 	.word	0x73746e65
    e938:	206f7420 	.word	0x206f7420
    e93c:	6c6c6966 	.word	0x6c6c6966
    e940:	74756f20 	.word	0x74756f20
    e944:	00000021 	.word	0x00000021
    e948:	20656874 	.word	0x20656874
    e94c:	6e696874 	.word	0x6e696874
    e950:	73692067 	.word	0x73692067
    e954:	7325203a 	.word	0x7325203a
    e958:	000a0d20 	.word	0x000a0d20

0000e95c <xImuGetCommand>:
    e95c:	0000e7fc 0000e800 00000c49 00000000     ........I.......

0000e96c <xResetCommand>:
    e96c:	0000e824 0000e82c 00000d8d 00000000     $...,...........

0000e97c <xNeotrellisTurnLEDCommand>:
    e97c:	0000e848 0000e84c 00000dad 00000004     H...L...........

0000e98c <xClearScreen>:
    e98c:	0000e894 0000e898 00000d45 00000000     ........E.......

0000e99c <msgBaseGetHWID>:
    e99c:	00000100                                ....

0000e9a0 <msgNeopixelPin>:
    e9a0:	0003010e                                ....

0000e9a4 <msgNeopixelSpeed>:
    e9a4:	0001020e                                ....

0000e9a8 <msgNeopixelBufLength>:
    e9a8:	3000030e                                ...0

0000e9ac <msgKeypadEnableInt>:
    e9ac:	00010210 6f727245 6e692072 61697469     ....Error initia
    e9bc:	697a696c 5320676e 61736565 0a0d2177     lizing Seesaw!..
    e9cc:	00000000 2072754f 6f727265 6e692072     ....Our error in
    e9dc:	65646973 65657320 20776173 203a7369     side seesaw is: 
    e9ec:	0a0d6425 00000000 6f727245 000a0d72     %d......Error...
    e9fc:	73206f4e 61736565 44492077 000a0d20     No seesaw ID ...
    ea0c:	6e756f46 65532064 77617365 000a0d21     Found Seesaw!...
    ea1c:	6c756f43 6f6e2064 72772074 20657469     Could not write 
    ea2c:	73656553 70207761 0d216e69 0000000a     Seesaw pin!.....
    ea3c:	6c756f43 6f6e2064 65732074 65732074     Could not set se
    ea4c:	77617365 6f654e20 65786970 7073206c     esaw Neopixel sp
    ea5c:	21646565 00000a0d 6c756f43 6f6e2064     eed!....Could no
    ea6c:	65732074 65732074 77617365 6f654e20     t set seesaw Neo
    ea7c:	65786970 756e206c 7265626d 20666f20     pixel number of 
    ea8c:	69766564 0d736563 0000000a 6f727245     devices.....Erro
    ea9c:	65722072 6e696461 65532067 77617365     r reading Seesaw
    eaac:	756f6320 2173746e 00000a0d 00001010      counts!........
    eabc:	0000050e 6c756f43 6f6e2064 6e692074     ....Could not in
    eacc:	61697469 657a696c 79654b20 21646170     itialize Keypad!
    eadc:	00000a0d 54204955 206b7361 72617453     ....UI Task Star
    eaec:	21646574 00000000 706c6568 00000000     ted!....help....
    eafc:	65680a0d 0d3a706c 694c200a 20737473     ..help:.. Lists 
    eb0c:	206c6c61 20656874 69676572 72657473     all the register
    eb1c:	63206465 616d6d6f 0d73646e 000a0d0a     ed commands.....
    eb2c:	6f636e49 63657272 6f632074 6e616d6d     Incorrect comman
    eb3c:	61702064 656d6172 28726574 202e2973     d parameter(s). 
    eb4c:	746e4520 22207265 706c6568 6f742022      Enter "help" to
    eb5c:	65697620 20612077 7473696c 20666f20      view a list of 
    eb6c:	69617661 6c62616c 6f632065 6e616d6d     available comman
    eb7c:	0d2e7364 000a0d0a 6d6d6f43 20646e61     ds......Command 
    eb8c:	20746f6e 6f636572 73696e67 202e6465     not recognised. 
    eb9c:	746e4520 27207265 706c6568 6f742027      Enter 'help' to
    ebac:	65697620 20612077 7473696c 20666f20      view a list of 
    ebbc:	69617661 6c62616c 6f632065 6e616d6d     available comman
    ebcc:	0d2e7364 000a0d0a                       ds......

0000ebd4 <xHelpCommand>:
    ebd4:	0000eaf4 0000eafc 00003491 00000000     .........4......
    ebe4:	61725476 6e456563 656c6261 43525428     vTraceEnable(TRC
    ebf4:	4154535f 415f5452 54494157 534f485f     _START_AWAIT_HOS
    ec04:	6e202954 6120746f 776f6c6c 69206465     T) not allowed i
    ec14:	6e53206e 68737061 6d20746f 0065646f     n Snapshot mode.
    ec24:	78656e55 74636570 61206465 6d756772     Unexpected argum
    ec34:	20746e65 76206f74 63617254 616e4565     ent to vTraceEna
    ec44:	20656c62 616e7328 6f687370 6f6d2074     ble (snapshot mo
    ec54:	00296564 20746f4e 756f6e65 54206867     de).Not enough T
    ec64:	204b5341 646e6168 2073656c 6e69202d     ASK handles - in
    ec74:	61657263 54206573 435f4352 4e5f4746     crease TRC_CFG_N
    ec84:	4b534154 206e6920 53637274 7370616e     TASK in trcSnaps
    ec94:	43746f68 69666e6f 00682e67 20746f4e     hotConfig.h.Not 
    eca4:	756f6e65 49206867 68205253 6c646e61     enough ISR handl
    ecb4:	2d207365 636e6920 73616572 52542065     es - increase TR
    ecc4:	46435f43 494e5f47 69205253 7274206e     C_CFG_NISR in tr
    ecd4:	616e5363 6f687370 6e6f4374 2e676966     cSnapshotConfig.
    ece4:	00000068 20746f4e 756f6e65 53206867     h...Not enough S
    ecf4:	50414d45 45524f48 6e616820 73656c64     EMAPHORE handles
    ed04:	69202d20 6572636e 20657361 5f435254      - increase TRC_
    ed14:	5f474643 4d45534e 4f485041 69204552     CFG_NSEMAPHORE i
    ed24:	7274206e 616e5363 6f687370 6e6f4374     n trcSnapshotCon
    ed34:	2e676966 00000068 20746f4e 756f6e65     fig.h...Not enou
    ed44:	4d206867 58455455 6e616820 73656c64     gh MUTEX handles
    ed54:	69202d20 6572636e 20657361 5f435254      - increase TRC_
    ed64:	5f474643 54554d4e 69205845 7274206e     CFG_NMUTEX in tr
    ed74:	616e5363 6f687370 6e6f4374 2e676966     cSnapshotConfig.
    ed84:	00000068 20746f4e 756f6e65 51206867     h...Not enough Q
    ed94:	45554555 6e616820 73656c64 69202d20     UEUE handles - i
    eda4:	6572636e 20657361 5f435254 5f474643     ncrease TRC_CFG_
    edb4:	4555514e 69204555 7274206e 616e5363     NQUEUE in trcSna
    edc4:	6f687370 6e6f4374 2e676966 00000068     pshotConfig.h...
    edd4:	20746f4e 756f6e65 54206867 52454d49     Not enough TIMER
    ede4:	6e616820 73656c64 69202d20 6572636e      handles - incre
    edf4:	20657361 5f435254 5f474643 4d49544e     ase TRC_CFG_NTIM
    ee04:	69205245 7274206e 616e5363 6f687370     ER in trcSnapsho
    ee14:	6e6f4374 2e676966 00000068 20746f4e     tConfig.h...Not 
    ee24:	756f6e65 45206867 544e4556 554f5247     enough EVENTGROU
    ee34:	61682050 656c646e 202d2073 72636e69     P handles - incr
    ee44:	65736165 43525420 4746435f 56454e5f     ease TRC_CFG_NEV
    ee54:	47544e45 50554f52 206e6920 53637274     ENTGROUP in trcS
    ee64:	7370616e 43746f68 69666e6f 00682e67     napshotConfig.h.
    ee74:	20746f4e 756f6e65 53206867 41455254     Not enough STREA
    ee84:	4655424d 20524546 646e6168 2073656c     MBUFFER handles 
    ee94:	6e69202d 61657263 54206573 435f4352     - increase TRC_C
    eea4:	4e5f4746 45525453 55424d41 52454646     FG_NSTREAMBUFFER
    eeb4:	206e6920 53637274 7370616e 43746f68      in trcSnapshotC
    eec4:	69666e6f 00682e67 20746f4e 756f6e65     onfig.h.Not enou
    eed4:	4d206867 41535345 55424547 52454646     gh MESSAGEBUFFER
    eee4:	6e616820 73656c64 69202d20 6572636e      handles - incre
    eef4:	20657361 5f435254 5f474643 53454d4e     ase TRC_CFG_NMES
    ef04:	45474153 46465542 69205245 7274206e     SAGEBUFFER in tr
    ef14:	616e5363 6f687370 6e6f4374 2e676966     cSnapshotConfig.
    ef24:	00000068 547a7370 65636172 45746547     h...pszTraceGetE
    ef34:	726f7272 646e6148 3a73656c 766e4920     rrorHandles: Inv
    ef44:	64696c61 6a626f20 63746365 7373616c     alid objectclass
    ef54:	00000021 00003a26 00003a1e 00003a22     !...&:...:..":..
    ef64:	00003a16 00003a1a 00003a2a 00003a2e     .:...:..*:...:..
    ef74:	00003a32 00003a36 43415254 53415f45     2:..6:..TRACE_AS
    ef84:	54524553 6552203a 64726f63 6e207265     SERT: Recorder n
    ef94:	6920746f 6974696e 7a696c61 202e6465     ot initialized. 
    efa4:	20657355 61725476 6e456563 656c6261     Use vTraceEnable
    efb4:	69202928 6574736e 00216461 61747328     () instead!.(sta
    efc4:	70757472 00000029 43415254 53415f45     rtup)...TRACE_AS
    efd4:	54524553 6552203a 64726f63 6e207265     SERT: Recorder n
    efe4:	6920746f 6974696e 7a696c61 202c6465     ot initialized, 
    eff4:	6c6c6163 72547620 45656361 6c62616e     call vTraceEnabl
    f004:	20292865 73726966 00002174 43415254     e() first!..TRAC
    f014:	53415f45 54524553 5478203a 65636172     E_ASSERT: xTrace
    f024:	49746553 72505253 7265706f 73656974     SetISRProperties
    f034:	6e49203a 696c6176 61762064 2065756c     : Invalid value 
    f044:	20726f66 646e6168 0000656c 43415254     for handle..TRAC
    f054:	53415f45 54524553 5478203a 65636172     E_ASSERT: xTrace
    f064:	49746553 72505253 7265706f 73656974     SetISRProperties
    f074:	616e203a 3d20656d 554e203d 00004c4c     : name == NULL..
    f084:	61725476 74536563 4965726f 65425253     vTraceStoreISRBe
    f094:	206e6967 6572202d 64726f63 62207265     gin - recorder b
    f0a4:	21797375 65655320 646f6320 6f632065     usy! See code co
    f0b4:	6e656d6d 00002e74 43415254 53415f45     mment...TRACE_AS
    f0c4:	54524553 5476203a 65636172 726f7453     SERT: vTraceStor
    f0d4:	52534965 69676542 49203a6e 6c61766e     eISRBegin: Inval
    f0e4:	49206469 68205253 6c646e61 4e282065     id ISR handle (N
    f0f4:	294c4c55 00000000 43415254 53415f45     ULL)....TRACE_AS
    f104:	54524553 5476203a 65636172 726f7453     SERT: vTraceStor
    f114:	52534965 69676542 49203a6e 6c61766e     eISRBegin: Inval
    f124:	49206469 68205253 6c646e61 3e282065     id ISR handle (>
    f134:	53494e20 00002952 206f6f54 796e616d      NISR)..Too many
    f144:	73656e20 20646574 65746e69 70757272      nested interrup
    f154:	00217374 61725476 74536563 4965726f     ts!.vTraceStoreI
    f164:	6e455253 202d2064 6f636572 72656472     SREnd - recorder
    f174:	73756220 53202179 63206565 2065646f      busy! See code 
    f184:	6d6d6f63 2e746e65 00000000 616d6e55     comment.....Unma
    f194:	65686374 61632064 74206c6c 5476206f     tched call to vT
    f1a4:	65636172 726f7453 52534965 20646e45     raceStoreISREnd 
    f1b4:	53496e28 74636152 20657669 30203d3d     (nISRactive == 0
    f1c4:	7865202c 74636570 3e206465 00293020     , expected > 0).
    f1d4:	43415254 53415f45 54524553 7277203a     TRACE_ASSERT: wr
    f1e4:	49657469 3a38746e 66756220 20726566     iteInt8: buffer 
    f1f4:	4e203d3d 004c4c55 43415254 53415f45     == NULL.TRACE_AS
    f204:	54524553 7277203a 49657469 3631746e     SERT: writeInt16
    f214:	7562203a 72656666 203d3d20 4c4c554e     : buffer == NULL
    f224:	00000000 43415254 53415f45 54524553     ....TRACE_ASSERT
    f234:	7277203a 49657469 3233746e 7562203a     : writeInt32: bu
    f244:	72656666 203d3d20 4c4c554e 00000000     ffer == NULL....
    f254:	61725476 72506563 46746e69 54202d20     vTracePrintF - T
    f264:	6d206f6f 20796e61 75677261 746e656d     oo many argument
    f274:	6d202c73 31207861 6c612035 65776f6c     s, max 15 allowe
    f284:	00002164 61725476 72506563 46746e69     d!..vTracePrintF
    f294:	54202d20 6c206f6f 65677261 67726120      - Too large arg
    f2a4:	6e656d75 202c7374 2078616d 62203233     uments, max 32 b
    f2b4:	20657479 6f6c6c61 21646577 00000000     yte allowed!....
    f2c4:	43415254 53415f45 54524553 5476203a     TRACE_ASSERT: vT
    f2d4:	65636172 69725056 3a46746e 726f6620     raceVPrintF: for
    f2e4:	5374616d 3d207274 554e203d 00004c4c     matStr == NULL..
    f2f4:	43415254 53415f45 54524553 5478203a     TRACE_ASSERT: xT
    f304:	65636172 69676552 72657473 69727453     raceRegisterStri
    f314:	203a676e 6562616c 3d3d206c 4c554e20     ng: label == NUL
    f324:	0000004c 43415254 53415f45 54524553     L...TRACE_ASSERT
    f334:	7270203a 61725476 74536563 5465726f     : prvTraceStoreT
    f344:	526b7361 79646165 6e49203a 696c6176     askReady: Invali
    f354:	61762064 2065756c 20726f66 646e6168     d value for hand
    f364:	0000656c 6f636552 72656472 73756220     le..Recorder bus
    f374:	202d2079 68676968 69727020 7469726f     y - high priorit
    f384:	53492079 73752052 20676e69 63737973     y ISR using sysc
    f394:	3f6c6c61 29312820 00000000 43415254     all? (1)....TRAC
    f3a4:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    f3b4:	74536563 4c65726f 6f50776f 3a726577     ceStoreLowPower:
    f3c4:	766e4920 64696c61 616c6620 61762067      Invalid flag va
    f3d4:	0065756c 43415254 53415f45 54524553     lue.TRACE_ASSERT
    f3e4:	7270203a 61725476 74536563 4b65726f     : prvTraceStoreK
    f3f4:	656e7265 6c61436c 65203a6c 65646f63     ernelCall: ecode
    f404:	203d3e20 46467830 00000000 43415254      >= 0xFF....TRAC
    f414:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    f424:	74536563 4b65726f 656e7265 6c61436c     ceStoreKernelCal
    f434:	6f203a6c 63656a62 616c4374 3e207373     l: objectClass >
    f444:	5254203d 5f454341 414c434e 53455353     = TRACE_NCLASSES
    f454:	00000000 43415254 53415f45 54524553     ....TRACE_ASSERT
    f464:	7270203a 61725476 74536563 4b65726f     : prvTraceStoreK
    f474:	656e7265 6c61436c 49203a6c 6c61766e     ernelCall: Inval
    f484:	76206469 65756c61 726f6620 6a626f20     id value for obj
    f494:	4e746365 65626d75 00000072 6f636552     ectNumber...Reco
    f4a4:	72656472 73756220 202d2079 68676968     rder busy - high
    f4b4:	69727020 7469726f 53492079 73752052      priority ISR us
    f4c4:	20676e69 63737973 3f6c6c61 29322820     ing syscall? (2)
    f4d4:	00000000 43415254 53415f45 54524553     ....TRACE_ASSERT
    f4e4:	7270203a 61725476 74536563 4b65726f     : prvTraceStoreK
    f4f4:	656e7265 6c61436c 7469576c 72615068     ernelCallWithPar
    f504:	203a6d61 63747665 2065646f 30203d3e     am: evtcode >= 0
    f514:	00464678 43415254 53415f45 54524553     xFF.TRACE_ASSERT
    f524:	7270203a 61725476 74536563 4b65726f     : prvTraceStoreK
    f534:	656e7265 6c61436c 7469576c 72615068     ernelCallWithPar
    f544:	203a6d61 656a626f 6c437463 20737361     am: objectClass 
    f554:	54203d3e 45434152 4c434e5f 45535341     >= TRACE_NCLASSE
    f564:	00000053 43415254 53415f45 54524553     S...TRACE_ASSERT
    f574:	7270203a 61725476 74536563 4b65726f     : prvTraceStoreK
    f584:	656e7265 6c61436c 7469576c 72615068     ernelCallWithPar
    f594:	203a6d61 61766e49 2064696c 756c6176     am: Invalid valu
    f5a4:	6f662065 626f2072 7463656a 626d754e     e for objectNumb
    f5b4:	00007265 6f636552 72656472 73756220     er..Recorder bus
    f5c4:	202d2079 68676968 69727020 7469726f     y - high priorit
    f5d4:	53492079 73752052 20676e69 63737973     y ISR using sysc
    f5e4:	3f6c6c61 29332820 00000000 43415254     all? (3)....TRAC
    f5f4:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    f604:	65476563 72615074 203a6d61 61766e49     ceGetParam: Inva
    f614:	2064696c 756c6176 6f662065 61702072     lid value for pa
    f624:	5f6d6172 0078616d 43415254 53415f45     ram_max.TRACE_AS
    f634:	54524553 7270203a 61725476 74536563     SERT: prvTraceSt
    f644:	4b65726f 656e7265 6c61436c 7469576c     oreKernelCallWit
    f654:	6d754e68 63697265 61726150 6c6e4f6d     hNumericParamOnl
    f664:	49203a79 6c61766e 76206469 65756c61     y: Invalid value
    f674:	726f6620 74766520 65646f63 00000000      for evtcode....
    f684:	6f636552 72656472 73756220 202d2079     Recorder busy - 
    f694:	68676968 69727020 7469726f 53492079     high priority IS
    f6a4:	73752052 20676e69 63737973 3f6c6c61     R using syscall?
    f6b4:	29342820 00000000 43415254 53415f45      (4)....TRACE_AS
    f6c4:	54524553 7270203a 61725476 74536563     SERT: prvTraceSt
    f6d4:	5465726f 736b7361 63746977 49203a68     oreTaskswitch: I
    f6e4:	6c61766e 76206469 65756c61 726f6620     nvalid value for
    f6f4:	73617420 61685f6b 656c646e 00000000      task_handle....
    f704:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    f714:	61725476 74536563 4f65726f 63656a62     vTraceStoreObjec
    f724:	6d614e74 436e4f65 65736f6c 6e657645     tNameOnCloseEven
    f734:	6f203a74 63656a62 616c6374 3e207373     t: objectclass >
    f744:	5254203d 5f454341 414c434e 53455353     = TRACE_NCLASSES
    f754:	00000000 43415254 53415f45 54524553     ....TRACE_ASSERT
    f764:	7270203a 61725476 74536563 4f65726f     : prvTraceStoreO
    f774:	63656a62 6d614e74 436e4f65 65736f6c     bjectNameOnClose
    f784:	6e657645 49203a74 6c61766e 76206469     Event: Invalid v
    f794:	65756c61 726f6620 6e616820 00656c64     alue for handle.
    f7a4:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    f7b4:	61725476 74536563 4f65726f 63656a62     vTraceStoreObjec
    f7c4:	6f725074 74726570 4f736569 6f6c436e     tPropertiesOnClo
    f7d4:	76456573 3a746e65 6a626f20 63746365     seEvent: objectc
    f7e4:	7373616c 203d3e20 43415254 434e5f45     lass >= TRACE_NC
    f7f4:	5353414c 00005345 43415254 53415f45     LASSES..TRACE_AS
    f804:	54524553 7270203a 61725476 74536563     SERT: prvTraceSt
    f814:	4f65726f 63656a62 6f725074 74726570     oreObjectPropert
    f824:	4f736569 6f6c436e 76456573 3a746e65     iesOnCloseEvent:
    f834:	766e4920 64696c61 6c617620 66206575      Invalid value f
    f844:	6820726f 6c646e61 00000065 43415254     or handle...TRAC
    f854:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    f864:	65536563 69725074 7469726f 6f725079     ceSetPriorityPro
    f874:	74726570 6f203a79 63656a62 616c6374     perty: objectcla
    f884:	3e207373 5254203d 5f454341 414c434e     ss >= TRACE_NCLA
    f894:	53455353 00000000 43415254 53415f45     SSES....TRACE_AS
    f8a4:	54524553 7270203a 61725476 65536563     SERT: prvTraceSe
    f8b4:	69725074 7469726f 6f725079 74726570     tPriorityPropert
    f8c4:	49203a79 6c61766e 76206469 65756c61     y: Invalid value
    f8d4:	726f6620 00646920 43415254 53415f45      for id.TRACE_AS
    f8e4:	54524553 7270203a 61725476 65476563     SERT: prvTraceGe
    f8f4:	69725074 7469726f 6f725079 74726570     tPriorityPropert
    f904:	6f203a79 63656a62 616c6374 3e207373     y: objectclass >
    f914:	5254203d 5f454341 414c434e 53455353     = TRACE_NCLASSES
    f924:	00000000 43415254 53415f45 54524553     ....TRACE_ASSERT
    f934:	7270203a 61725476 65476563 69725074     : prvTraceGetPri
    f944:	7469726f 6f725079 74726570 49203a79     orityProperty: I
    f954:	6c61766e 76206469 65756c61 726f6620     nvalid value for
    f964:	00646920 43415254 53415f45 54524553      id.TRACE_ASSERT
    f974:	7270203a 61725476 65536563 6a624f74     : prvTraceSetObj
    f984:	53746365 65746174 626f203a 7463656a     ectState: object
    f994:	73616c63 3d3e2073 41525420 4e5f4543     class >= TRACE_N
    f9a4:	53414c43 00534553 43415254 53415f45     CLASSES.TRACE_AS
    f9b4:	54524553 7270203a 61725476 65536563     SERT: prvTraceSe
    f9c4:	6a624f74 53746365 65746174 6e49203a     tObjectState: In
    f9d4:	696c6176 61762064 2065756c 20726f66     valid value for 
    f9e4:	00006469 43415254 53415f45 54524553     id..TRACE_ASSERT
    f9f4:	7270203a 61725476 65476563 6a624f74     : prvTraceGetObj
    fa04:	53746365 65746174 626f203a 7463656a     ectState: object
    fa14:	73616c63 3d3e2073 41525420 4e5f4543     class >= TRACE_N
    fa24:	53414c43 00534553 43415254 53415f45     CLASSES.TRACE_AS
    fa34:	54524553 7270203a 61725476 65476563     SERT: prvTraceGe
    fa44:	6a624f74 53746365 65746174 6e49203a     tObjectState: In
    fa54:	696c6176 61762064 2065756c 20726f66     valid value for 
    fa64:	00006469 43415254 53415f45 54524553     id..TRACE_ASSERT
    fa74:	7270203a 61725476 65536563 73615474     : prvTraceSetTas
    fa84:	736e496b 636e6174 6e694665 65687369     kInstanceFinishe
    fa94:	49203a64 6c61766e 76206469 65756c61     d: Invalid value
    faa4:	726f6620 6e616820 00656c64 63617254      for handle.Trac
    fab4:	65522065 64726f63 44207265 006f6d65     e Recorder Demo.
    fac4:	65747441 2074706d 69206f74 7865646e     Attempt to index
    fad4:	74756f20 65646973 65766520 6220746e      outside event b
    fae4:	65666675 00002172 43415254 53415f45     uffer!..TRACE_AS
    faf4:	54524553 6975203a 65646e49 4f664f78     SERT: uiIndexOfO
    fb04:	63656a62 49203a74 6c61766e 76206469     bject: Invalid v
    fb14:	65756c61 726f6620 6a626f20 63746365     alue for objectc
    fb24:	7373616c 00000000 43415254 53415f45     lass....TRACE_AS
    fb34:	54524553 6975203a 65646e49 4f664f78     SERT: uiIndexOfO
    fb44:	63656a62 49203a74 6c61766e 76206469     bject: Invalid v
    fb54:	65756c61 726f6620 6a626f20 68746365     alue for objecth
    fb64:	6c646e61 00000065 656a624f 74207463     andle...Object t
    fb74:	656c6261 6f6f6c20 2070756b 68746977     able lookup with
    fb84:	766e6920 64696c61 6a626f20 20746365      invalid object 
    fb94:	646e6168 6f20656c 626f2072 7463656a     handle or object
    fba4:	616c6320 00217373 43415254 53415f45      class!.TRACE_AS
    fbb4:	54524553 7270203a 61725476 65476563     SERT: prvTraceGe
    fbc4:	6a624f74 48746365 6c646e61 49203a65     tObjectHandle: I
    fbd4:	6c61766e 76206469 65756c61 726f6620     nvalid value for
    fbe4:	6a626f20 63746365 7373616c 00000000      objectclass....
    fbf4:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    fc04:	61725476 72466563 624f6565 7463656a     vTraceFreeObject
    fc14:	646e6148 203a656c 61766e49 2064696c     Handle: Invalid 
    fc24:	756c6176 6f662065 626f2072 7463656a     value for object
    fc34:	73616c63 00000073 43415254 53415f45     class...TRACE_AS
    fc44:	54524553 7270203a 61725476 72466563     SERT: prvTraceFr
    fc54:	624f6565 7463656a 646e6148 203a656c     eeObjectHandle: 
    fc64:	61766e49 2064696c 756c6176 6f662065     Invalid value fo
    fc74:	61682072 656c646e 00000000 65747441     r handle....Atte
    fc84:	2074706d 66206f74 20656572 65726f6d     mpt to free more
    fc94:	6e616820 73656c64 61687420 6c61206e      handles than al
    fca4:	61636f6c 21646574 00000000 43415254     located!....TRAC
    fcb4:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    fcc4:	65536563 6a624f74 4e746365 3a656d61     ceSetObjectName:
    fcd4:	6d616e20 3d3d2065 4c554e20 0000004c      name == NULL...
    fce4:	656c6c49 206c6167 656a626f 63207463     Illegal object c
    fcf4:	7373616c 206e6920 54767270 65636172     lass in prvTrace
    fd04:	4f746553 63656a62 6d614e74 00000065     SetObjectName...
    fd14:	656c6c49 206c6167 646e6168 2820656c     Illegal handle (
    fd24:	69202930 7270206e 61725476 65536563     0) in prvTraceSe
    fd34:	6a624f74 4e746365 2e656d61 00000000     tObjectName.....
    fd44:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    fd54:	61725476 704f6563 79536e65 6c6f626d     vTraceOpenSymbol
    fd64:	616e203a 3d20656d 554e203d 00004c4c     : name == NULL..
    fd74:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    fd84:	65684376 61446b63 6f546174 764f6542     vCheckDataToBeOv
    fd94:	72777265 65747469 726f466e 746c754d     erwrittenForMult
    fda4:	746e4569 76457972 73746e65 6f6e203a     iEntryEvents: no
    fdb4:	746e4566 73656972 68436f54 206b6365     fEntriesToCheck 
    fdc4:	30203d3d 00000000 43415254 53415f45     == 0....TRACE_AS
    fdd4:	54524553 7270203a 61725476 65476563     SERT: prvTraceGe
    fde4:	53544474 6e49203a 696c6176 61762064     tDTS: Invalid va
    fdf4:	2065756c 20726f66 61726170 616d5f6d     lue for param_ma
    fe04:	53544478 00000000 20646142 61726170     xDTS....Bad para
    fe14:	616d5f6d 53544478 206e6920 54767270     m_maxDTS in prvT
    fe24:	65636172 44746547 00005354 43415254     raceGetDTS..TRAC
    fe34:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    fe44:	6f4c6563 70756b6f 626d7953 61546c6f     ceLookupSymbolTa
    fe54:	45656c62 7972746e 616e203a 3d20656d     bleEntry: name =
    fe64:	554e203d 00004c4c 43415254 53415f45     = NULL..TRACE_AS
    fe74:	54524553 7270203a 61725476 6f4c6563     SERT: prvTraceLo
    fe84:	70756b6f 626d7953 61546c6f 45656c62     okupSymbolTableE
    fe94:	7972746e 656c203a 3d3d206e 00003020     ntry: len == 0..
    fea4:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    feb4:	61725476 72436563 65746165 626d7953     vTraceCreateSymb
    fec4:	61546c6f 45656c62 7972746e 616e203a     olTableEntry: na
    fed4:	3d20656d 554e203d 00004c4c 43415254     me == NULL..TRAC
    fee4:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    fef4:	72436563 65746165 626d7953 61546c6f     ceCreateSymbolTa
    ff04:	45656c62 7972746e 656c203a 3d3d206e     bleEntry: len ==
    ff14:	00003020 626d7953 74206c6f 656c6261      0..Symbol table
    ff24:	6c756620 49202e6c 6572636e 20657361      full. Increase 
    ff34:	5f435254 5f474643 424d5953 545f4c4f     TRC_CFG_SYMBOL_T
    ff44:	454c4241 5a49535f 6e692045 63727420     ABLE_SIZE in trc
    ff54:	666e6f43 682e6769 00000000 43415254     Config.h....TRAC
    ff64:	53415f45 54524553 7270203a 61725476     E_ASSERT: prvTra
    ff74:	65476563 65684374 75736b63 70203a6d     ceGetChecksum: p
    ff84:	656d616e 203d3d20 4c4c554e 00000000     name == NULL....
    ff94:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    ffa4:	61725476 65476563 65684374 75736b63     vTraceGetChecksu
    ffb4:	70203a6d 20637263 4e203d3d 004c4c55     m: pcrc == NULL.
    ffc4:	43415254 53415f45 54524553 7270203a     TRACE_ASSERT: pr
    ffd4:	61725476 65476563 65684374 75736b63     vTraceGetChecksu
    ffe4:	70203a6d 676e656c 3d206874 554e203d     m: plength == NU
    fff4:	00004c4c 454c4449 00000000 20726d54     LL..IDLE....Tmr 
   10004:	00637653 000089dc 000089dc 000089dc     Svc.............
   10014:	00008a6a 00008a34 00008a5e 000089dc     j...4...^.......
   10024:	000089dc 00008a6a 00008a34 42000800     ....j...4......B
   10034:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   10044:	42001c00 0c0b0a09 00000e0d 0000adca     ...B............
   10054:	0000ae44 0000ae44 0000ade8 0000ade2     D...D...........
   10064:	0000adee 0000add0 0000adf4 0000ae2a     ............*...
   10074:	0000b02c 0000b07c 0000b07c 0000b078     ,...|...|...x...
   10084:	0000b01e 0000b03e 0000b00e 0000b050     ....>.......P...
   10094:	0000b062 0000b0ca 0000b0f8 0000b0f8     b...............
   100a4:	0000b0f4 0000b0c4 0000b0d0 0000b0be     ................
   100b4:	0000b0d6 0000b0dc                       ........

000100bc <_tcc_intflag>:
   100bc:	00000001 00000002 00000004 00000008     ................
   100cc:	00001000 00002000 00004000 00008000     ..... ...@......
   100dc:	00010000 00020000 00040000 00080000     ................
   100ec:	0a0d0a0d 2d2d2d2d 4553452d 20363135     ....-----ESE516 
   100fc:	6e69614d 6f725020 6d617267 2d2d2d2d     Main Program----
   1010c:	000a0d2d 0a0d0a0d 74696e49 696c6169     -.......Initiali
   1011c:	4820657a 2e2e2e57 00000a0d 6f727245     ze HW.......Erro
   1012c:	6e692072 61697469 697a696c 4920676e     r initializing I
   1013c:	44204332 65766972 0a0d2172 00000000     2C Driver!......
   1014c:	74696e49 696c6169 2064657a 20433249     Initialized I2C 
   1015c:	76697244 0d217265 0000000a 6f727245     Driver!.....Erro
   1016c:	6e692072 61697469 697a696c 5320676e     r initializing S
   1017c:	61736565 0a0d2177 00000000 74696e49     eesaw!......Init
   1018c:	696c6169 2064657a 73656553 0d217761     ialized Seesaw!.
   1019c:	0000000a 20656874 20554d49 69204449     ....the IMU ID i
   101ac:	25203a73 000a0d64 6e6e6143 6620746f     s: %d...Cannot f
   101bc:	20646e69 21554d49 00000a0d 20554d49     ind IMU!....IMU 
   101cc:	6e756f66 0a0d2164 00000000 20554d49     found!......IMU 
   101dc:	74696e69 696c6169 2164657a 00000a0d     initialized!....
   101ec:	6c756f43 6f6e2064 6e692074 61697469     Could not initia
   101fc:	657a696c 554d4920 00000a0d 70616548     lize IMU....Heap
   1020c:	66656220 2065726f 72617473 676e6974      before starting
   1021c:	73617420 203a736b 0a0d6425 00000000      tasks: %d......
   1022c:	5f494c43 4b534154 00000000 3a525245     CLI_TASK....ERR:
   1023c:	494c4320 73617420 6f63206b 20646c75      CLI task could 
   1024c:	20746f6e 69206562 6974696e 7a696c61     not be initializ
   1025c:	0d216465 0000000a 70616548 74666120     ed!.....Heap aft
   1026c:	73207265 74726174 20676e69 3a494c43     er starting CLI:
   1027c:	0d642520 0000000a 54204955 006b7361      %d.....UI Task.
   1028c:	3a525245 20495520 6b736174 756f6320     ERR: UI task cou
   1029c:	6e20646c 6220746f 6e692065 61697469     ld not be initia
   102ac:	657a696c 0a0d2164 00000000 70616548     lized!......Heap
   102bc:	74666120 73207265 74726174 20676e69      after starting 
   102cc:	54204955 3a6b7361 0d642520 0000000a     UI Task: %d.....
   102dc:	6f727245 6e6f2072 6d656d20 2079726f     Error on memory 
   102ec:	6f6c6c61 69746163 6f206e6f 5246206e     allocation on FR
   102fc:	54524545 0d21534f 0000000a 6f727245     EERTOS!.....Erro
   1030c:	6e6f2072 61747320 6f206b63 66726576     r on stack overf
   1031c:	20776f6c 46206e6f 52454552 21534f54     low on FREERTOS!
   1032c:	00000a0d 0000c28c 0000c1dc 0000c1dc     ................
   1033c:	0000c1da 0000c27e 0000c27e 0000c274     ....~...~...t...
   1034c:	0000c1da 0000c27e 0000c274 0000c27e     ....~...t...~...
   1035c:	0000c1da 0000c284 0000c284 0000c284     ................
   1036c:	0000c314 0000cc98 0000cc7a 0000cc34     ........z...4...
   1037c:	0000cb52 0000cc34 0000cc6c 0000cc34     R...4...l...4...
   1038c:	0000cb52 0000cc7a 0000cc7a 0000cc6c     R...z...z...l...
   1039c:	0000cb52 0000cb4a 0000cb4a 0000cb4a     R...J...J...J...
   103ac:	0000ceb0 0000d2f8 0000d1b8 0000d1b8     ................
   103bc:	0000d1b4 0000d2d0 0000d2d0 0000d2c2     ................
   103cc:	0000d1b4 0000d2d0 0000d2c2 0000d2d0     ................
   103dc:	0000d1b4 0000d2d8 0000d2d8 0000d2d8     ................
   103ec:	0000d4dc                                ....

000103f0 <__sf_fake_stderr>:
	...

00010410 <__sf_fake_stdin>:
	...

00010430 <__sf_fake_stdout>:
	...
   10450:	4f500043 00584953 2d23002e 00202b30     C.POSIX...#-0+ .
   10460:	004c6c68 45676665 30004746 34333231     hlL.efgEFG.01234
   10470:	38373635 43424139 00464544 33323130     56789ABCDEF.0123
   10480:	37363534 62613938 66656463 20200000              456789abcdef.

0001048d <_ctype_>:
   1048d:	20202000 20202020 28282020 20282828     .         ((((( 
   1049d:	20202020 20202020 20202020 20202020                     
   104ad:	10108820 10101010 10101010 10101010      ...............
   104bd:	04040410 04040404 10040404 10101010     ................
   104cd:	41411010 41414141 01010101 01010101     ..AAAAAA........
   104dd:	01010101 01010101 01010101 10101010     ................
   104ed:	42421010 42424242 02020202 02020202     ..BBBBBB........
   104fd:	02020202 02020202 02020202 10101010     ................
   1050d:	00000020 00000000 00000000 00000000      ...............
	...

00010590 <_init>:
   10590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10592:	46c0      	nop			; (mov r8, r8)
   10594:	bcf8      	pop	{r3, r4, r5, r6, r7}
   10596:	bc08      	pop	{r3}
   10598:	469e      	mov	lr, r3
   1059a:	4770      	bx	lr

0001059c <__init_array_start>:
   1059c:	000000dd 	.word	0x000000dd

000105a0 <_fini>:
   105a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   105a2:	46c0      	nop			; (mov r8, r8)
   105a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   105a6:	bc08      	pop	{r3}
   105a8:	469e      	mov	lr, r3
   105aa:	4770      	bx	lr

000105ac <__fini_array_start>:
   105ac:	000000b5 	.word	0x000000b5
