// Seed: 74167412
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  generate
    for (id_8 = 1; 1; id_8 = 1) begin : id_9
      genvar id_10;
    end
    for (id_11 = 1; (1'd0); id_2 = id_6) begin
      logic id_12;
    end
  endgenerate
  logic id_13;
  logic id_14;
  type_18 id_15 (
      id_11,
      id_4,
      id_3
  );
endmodule
