// Seed: 3358137706
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_4;
  assign id_4 = 1'd0;
  tri0  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  =  1  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_6 = id_7;
  id_30(
      .id_0(1'b0), .id_1(), .id_2(1)
  );
  uwire id_31 = id_13;
  wire  id_32;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    input wand id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11,
    output tri1 id_12,
    input wor id_13,
    output tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    input wor id_17,
    input tri0 id_18,
    output tri id_19,
    output tri0 id_20,
    output tri1 id_21
);
  wire id_23;
  assign id_19 = id_17 - 1;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23
  );
  assign modCall_1.id_9 = 0;
  assign id_4 = 1'b0;
endmodule
