

================================================================
== Vitis HLS Report for 'sobelConvolve'
================================================================
* Date:           Wed Nov  5 08:17:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.138 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%window_adjust_0_0_0_load = load i10 %window_adjust_0_0_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 2 'load' 'window_adjust_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %window_adjust_0_0_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 3 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%window_adjust_0_2_0_load = load i10 %window_adjust_0_2_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 4 'load' 'window_adjust_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i10 %window_adjust_0_2_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 5 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%window_adjust_1_0_0_load = load i10 %window_adjust_1_0_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 6 'load' 'window_adjust_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i10 %window_adjust_1_0_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 7 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_adjust_1_2_0_load = load i10 %window_adjust_1_2_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 8 'load' 'window_adjust_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %window_adjust_1_2_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 9 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_adjust_2_0_0_load = load i10 %window_adjust_2_0_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 10 'load' 'window_adjust_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_adjust_2_0_0_load_cast_i = zext i10 %window_adjust_2_0_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 11 'zext' 'window_adjust_2_0_0_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.93ns)   --->   "%tmp_i = sub i11 %zext_ln41_3, i11 %zext_ln41_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 12 'sub' 'tmp_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i11 %tmp_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 13 'trunc' 'empty' <Predicate = (!or_ln44)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 15 'bitconcatenate' 'tmp_cast' <Predicate = (!or_ln44)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i12 %tmp" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 16 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%sub_ln41 = sub i11 %zext_ln41_1, i11 %zext_ln41" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 17 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i11 %sub_ln41" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 18 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_1 = sub i12 %sext_ln41, i12 %window_adjust_2_0_0_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 19 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_adjust_2_2_0_load = load i10 %window_adjust_2_2_0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 20 'load' 'window_adjust_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i10 %window_adjust_2_2_0_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 21 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41 = add i12 %sub_ln41_1, i12 %zext_ln41_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 22 'add' 'add_ln41' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i12 %add_ln41" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 23 'trunc' 'trunc_ln41' <Predicate = (!or_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i12 %add_ln41" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 24 'sext' 'sext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln44 = add i10 %trunc_ln41, i10 %tmp_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 25 'add' 'add_ln44' <Predicate = (!or_ln44)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%add_ln41_1 = add i13 %sext_ln41_3, i13 %sext_ln41_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 26 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln44_8 = sext i13 %add_ln41_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 27 'sext' 'sext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_8, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 28 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_1, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 29 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.74ns)   --->   "%icmp_ln46 = icmp_sgt  i3 %tmp_9, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 30 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%xor_ln44 = xor i1 %tmp_8, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 31 'xor' 'xor_ln44' <Predicate = (or_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%select_ln44_8 = select i1 %xor_ln44, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 32 'select' 'select_ln44_8' <Predicate = (or_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %tmp_8, i1 %icmp_ln46" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 33 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i10 %select_ln44_8, i10 %add_ln44" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%window_adjust_0_0_1_load = load i10 %window_adjust_0_0_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 35 'load' 'window_adjust_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i10 %window_adjust_0_0_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 36 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%window_adjust_0_2_1_load = load i10 %window_adjust_0_2_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 37 'load' 'window_adjust_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i10 %window_adjust_0_2_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 38 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%window_adjust_1_0_1_load = load i10 %window_adjust_1_0_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 39 'load' 'window_adjust_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i10 %window_adjust_1_0_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 40 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%window_adjust_1_2_1_load = load i10 %window_adjust_1_2_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 41 'load' 'window_adjust_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i10 %window_adjust_1_2_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 42 'zext' 'zext_ln41_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%window_adjust_2_0_1_load = load i10 %window_adjust_2_0_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 43 'load' 'window_adjust_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%window_adjust_2_0_1_load_cast_i = zext i10 %window_adjust_2_0_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 44 'zext' 'window_adjust_2_0_1_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.93ns)   --->   "%tmp83_i = sub i11 %zext_ln41_8, i11 %zext_ln41_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 45 'sub' 'tmp83_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_25 = trunc i11 %tmp83_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 46 'trunc' 'empty_25' <Predicate = (!or_ln44_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp83_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_25, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 48 'bitconcatenate' 'tmp_1_cast' <Predicate = (!or_ln44_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i12 %tmp_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 49 'sext' 'sext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.93ns)   --->   "%sub_ln41_2 = sub i11 %zext_ln41_6, i11 %zext_ln41_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 50 'sub' 'sub_ln41_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i11 %sub_ln41_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 51 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_3 = sub i12 %sext_ln41_2, i12 %window_adjust_2_0_1_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 52 'sub' 'sub_ln41_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%window_adjust_2_2_1_load = load i10 %window_adjust_2_2_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 53 'load' 'window_adjust_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i10 %window_adjust_2_2_1_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 54 'zext' 'zext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_2 = add i12 %sub_ln41_3, i12 %zext_ln41_9" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 55 'add' 'add_ln41_2' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i12 %add_ln41_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 56 'trunc' 'trunc_ln41_1' <Predicate = (!or_ln44_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i12 %add_ln41_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 57 'sext' 'sext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.93ns)   --->   "%add_ln44_1 = add i10 %trunc_ln41_1, i10 %tmp_1_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 58 'add' 'add_ln44_1' <Predicate = (!or_ln44_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.96ns)   --->   "%add_ln41_3 = add i13 %sext_ln41_7, i13 %sext_ln41_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 59 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i13 %add_ln41_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 60 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_3, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 62 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.74ns)   --->   "%icmp_ln46_1 = icmp_sgt  i3 %tmp_11, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 63 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%xor_ln44_1 = xor i1 %tmp_10, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 64 'xor' 'xor_ln44_1' <Predicate = (or_ln44_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln44_9 = select i1 %xor_ln44_1, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 65 'select' 'select_ln44_9' <Predicate = (or_ln44_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%or_ln44_1 = or i1 %tmp_10, i1 %icmp_ln46_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 66 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %or_ln44_1, i10 %select_ln44_9, i10 %add_ln44_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 67 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%window_adjust_0_0_2_load = load i10 %window_adjust_0_0_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 68 'load' 'window_adjust_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i10 %window_adjust_0_0_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 69 'zext' 'zext_ln41_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%window_adjust_0_2_2_load = load i10 %window_adjust_0_2_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 70 'load' 'window_adjust_0_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i10 %window_adjust_0_2_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 71 'zext' 'zext_ln41_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%window_adjust_1_0_2_load = load i10 %window_adjust_1_0_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 72 'load' 'window_adjust_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i10 %window_adjust_1_0_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 73 'zext' 'zext_ln41_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%window_adjust_1_2_2_load = load i10 %window_adjust_1_2_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 74 'load' 'window_adjust_1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %window_adjust_1_2_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 75 'zext' 'zext_ln41_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%window_adjust_2_0_2_load = load i10 %window_adjust_2_0_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 76 'load' 'window_adjust_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%window_adjust_2_0_2_load_cast_i = zext i10 %window_adjust_2_0_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 77 'zext' 'window_adjust_2_0_2_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.93ns)   --->   "%tmp86_i = sub i11 %zext_ln41_13, i11 %zext_ln41_12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 78 'sub' 'tmp86_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_26 = trunc i11 %tmp86_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 79 'trunc' 'empty_26' <Predicate = (!or_ln44_2)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp86_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 80 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_26, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 81 'bitconcatenate' 'tmp_2_cast' <Predicate = (!or_ln44_2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i12 %tmp_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 82 'sext' 'sext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.93ns)   --->   "%sub_ln41_4 = sub i11 %zext_ln41_11, i11 %zext_ln41_10" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 83 'sub' 'sub_ln41_4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i11 %sub_ln41_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 84 'sext' 'sext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_5 = sub i12 %sext_ln41_4, i12 %window_adjust_2_0_2_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 85 'sub' 'sub_ln41_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%window_adjust_2_2_2_load = load i10 %window_adjust_2_2_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 86 'load' 'window_adjust_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i10 %window_adjust_2_2_2_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 87 'zext' 'zext_ln41_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_4 = add i12 %sub_ln41_5, i12 %zext_ln41_14" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 88 'add' 'add_ln41_4' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i12 %add_ln41_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 89 'trunc' 'trunc_ln41_2' <Predicate = (!or_ln44_2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i12 %add_ln41_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 90 'sext' 'sext_ln41_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln44_2 = add i10 %trunc_ln41_2, i10 %tmp_2_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 91 'add' 'add_ln44_2' <Predicate = (!or_ln44_2)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln41_5 = add i13 %sext_ln41_11, i13 %sext_ln41_9" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 92 'add' 'add_ln41_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln44_9 = sext i13 %add_ln41_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 93 'sext' 'sext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_9, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 94 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_5, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 95 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.74ns)   --->   "%icmp_ln46_2 = icmp_sgt  i3 %tmp_13, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 96 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%xor_ln44_2 = xor i1 %tmp_12, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 97 'xor' 'xor_ln44_2' <Predicate = (or_ln44_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%select_ln44_10 = select i1 %xor_ln44_2, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 98 'select' 'select_ln44_10' <Predicate = (or_ln44_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%or_ln44_2 = or i1 %tmp_12, i1 %icmp_ln46_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 99 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_2 = select i1 %or_ln44_2, i10 %select_ln44_10, i10 %add_ln44_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 100 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%window_adjust_0_0_3_load = load i10 %window_adjust_0_0_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 101 'load' 'window_adjust_0_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i10 %window_adjust_0_0_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 102 'zext' 'zext_ln41_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%window_adjust_0_2_3_load = load i10 %window_adjust_0_2_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 103 'load' 'window_adjust_0_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i10 %window_adjust_0_2_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 104 'zext' 'zext_ln41_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%window_adjust_1_0_3_load = load i10 %window_adjust_1_0_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 105 'load' 'window_adjust_1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i10 %window_adjust_1_0_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 106 'zext' 'zext_ln41_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%window_adjust_1_2_3_load = load i10 %window_adjust_1_2_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 107 'load' 'window_adjust_1_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i10 %window_adjust_1_2_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 108 'zext' 'zext_ln41_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%window_adjust_2_0_3_load = load i10 %window_adjust_2_0_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 109 'load' 'window_adjust_2_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%window_adjust_2_0_3_load_cast_i = zext i10 %window_adjust_2_0_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 110 'zext' 'window_adjust_2_0_3_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.93ns)   --->   "%tmp89_i = sub i11 %zext_ln41_18, i11 %zext_ln41_17" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 111 'sub' 'tmp89_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty_27 = trunc i11 %tmp89_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 112 'trunc' 'empty_27' <Predicate = (!or_ln44_3)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp89_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 113 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_27, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 114 'bitconcatenate' 'tmp_3_cast' <Predicate = (!or_ln44_3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i12 %tmp_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 115 'sext' 'sext_ln41_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.93ns)   --->   "%sub_ln41_6 = sub i11 %zext_ln41_16, i11 %zext_ln41_15" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 116 'sub' 'sub_ln41_6' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i11 %sub_ln41_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 117 'sext' 'sext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_7 = sub i12 %sext_ln41_6, i12 %window_adjust_2_0_3_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 118 'sub' 'sub_ln41_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%window_adjust_2_2_3_load = load i10 %window_adjust_2_2_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 119 'load' 'window_adjust_2_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i10 %window_adjust_2_2_3_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 120 'zext' 'zext_ln41_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_6 = add i12 %sub_ln41_7, i12 %zext_ln41_19" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 121 'add' 'add_ln41_6' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i12 %add_ln41_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 122 'trunc' 'trunc_ln41_3' <Predicate = (!or_ln44_3)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i12 %add_ln41_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 123 'sext' 'sext_ln41_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.93ns)   --->   "%add_ln44_3 = add i10 %trunc_ln41_3, i10 %tmp_3_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 124 'add' 'add_ln44_3' <Predicate = (!or_ln44_3)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.96ns)   --->   "%add_ln41_7 = add i13 %sext_ln41_15, i13 %sext_ln41_13" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 125 'add' 'add_ln41_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln44_10 = sext i13 %add_ln41_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 126 'sext' 'sext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_10, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 127 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_7, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 128 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.74ns)   --->   "%icmp_ln46_3 = icmp_sgt  i3 %tmp_15, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 129 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%xor_ln44_3 = xor i1 %tmp_14, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 130 'xor' 'xor_ln44_3' <Predicate = (or_ln44_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln44_11 = select i1 %xor_ln44_3, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 131 'select' 'select_ln44_11' <Predicate = (or_ln44_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%or_ln44_3 = or i1 %tmp_14, i1 %icmp_ln46_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 132 'or' 'or_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44_3, i10 %select_ln44_11, i10 %add_ln44_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 133 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%window_adjust_0_0_4_load = load i10 %window_adjust_0_0_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 134 'load' 'window_adjust_0_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i10 %window_adjust_0_0_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 135 'zext' 'zext_ln41_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%window_adjust_0_2_4_load = load i10 %window_adjust_0_2_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 136 'load' 'window_adjust_0_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i10 %window_adjust_0_2_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 137 'zext' 'zext_ln41_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%window_adjust_1_0_4_load = load i10 %window_adjust_1_0_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 138 'load' 'window_adjust_1_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i10 %window_adjust_1_0_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 139 'zext' 'zext_ln41_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%window_adjust_1_2_4_load = load i10 %window_adjust_1_2_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 140 'load' 'window_adjust_1_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i10 %window_adjust_1_2_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 141 'zext' 'zext_ln41_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%window_adjust_2_0_4_load = load i10 %window_adjust_2_0_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 142 'load' 'window_adjust_2_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%window_adjust_2_0_4_load_cast_i = zext i10 %window_adjust_2_0_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 143 'zext' 'window_adjust_2_0_4_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.93ns)   --->   "%tmp92_i = sub i11 %zext_ln41_23, i11 %zext_ln41_22" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 144 'sub' 'tmp92_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_28 = trunc i11 %tmp92_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 145 'trunc' 'empty_28' <Predicate = (!or_ln44_4)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp92_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 146 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_28, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 147 'bitconcatenate' 'tmp_4_cast' <Predicate = (!or_ln44_4)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i12 %tmp_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 148 'sext' 'sext_ln41_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.93ns)   --->   "%sub_ln41_8 = sub i11 %zext_ln41_21, i11 %zext_ln41_20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 149 'sub' 'sub_ln41_8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i11 %sub_ln41_8" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 150 'sext' 'sext_ln41_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_9 = sub i12 %sext_ln41_8, i12 %window_adjust_2_0_4_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 151 'sub' 'sub_ln41_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%window_adjust_2_2_4_load = load i10 %window_adjust_2_2_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 152 'load' 'window_adjust_2_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i10 %window_adjust_2_2_4_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 153 'zext' 'zext_ln41_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_8 = add i12 %sub_ln41_9, i12 %zext_ln41_24" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 154 'add' 'add_ln41_8' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i12 %add_ln41_8" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 155 'trunc' 'trunc_ln41_4' <Predicate = (!or_ln44_4)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i12 %add_ln41_8" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 156 'sext' 'sext_ln41_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.93ns)   --->   "%add_ln44_4 = add i10 %trunc_ln41_4, i10 %tmp_4_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 157 'add' 'add_ln44_4' <Predicate = (!or_ln44_4)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.96ns)   --->   "%add_ln41_9 = add i13 %sext_ln41_17, i13 %sext_ln41_16" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 158 'add' 'add_ln41_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln44_11 = sext i13 %add_ln41_9" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 159 'sext' 'sext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_11, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 160 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_9, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 161 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.74ns)   --->   "%icmp_ln46_4 = icmp_sgt  i3 %tmp_17, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 162 'icmp' 'icmp_ln46_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_4)   --->   "%xor_ln44_4 = xor i1 %tmp_16, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 163 'xor' 'xor_ln44_4' <Predicate = (or_ln44_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_4)   --->   "%select_ln44_12 = select i1 %xor_ln44_4, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 164 'select' 'select_ln44_12' <Predicate = (or_ln44_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_4)   --->   "%or_ln44_4 = or i1 %tmp_16, i1 %icmp_ln46_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 165 'or' 'or_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_4 = select i1 %or_ln44_4, i10 %select_ln44_12, i10 %add_ln44_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 166 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%window_adjust_0_0_5_load = load i10 %window_adjust_0_0_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 167 'load' 'window_adjust_0_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln41_25 = zext i10 %window_adjust_0_0_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 168 'zext' 'zext_ln41_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%window_adjust_0_2_5_load = load i10 %window_adjust_0_2_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 169 'load' 'window_adjust_0_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln41_26 = zext i10 %window_adjust_0_2_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 170 'zext' 'zext_ln41_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%window_adjust_1_0_5_load = load i10 %window_adjust_1_0_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 171 'load' 'window_adjust_1_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln41_27 = zext i10 %window_adjust_1_0_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 172 'zext' 'zext_ln41_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%window_adjust_1_2_5_load = load i10 %window_adjust_1_2_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 173 'load' 'window_adjust_1_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln41_28 = zext i10 %window_adjust_1_2_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 174 'zext' 'zext_ln41_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%window_adjust_2_0_5_load = load i10 %window_adjust_2_0_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 175 'load' 'window_adjust_2_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%window_adjust_2_0_5_load_cast_i = zext i10 %window_adjust_2_0_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 176 'zext' 'window_adjust_2_0_5_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.93ns)   --->   "%tmp95_i = sub i11 %zext_ln41_28, i11 %zext_ln41_27" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 177 'sub' 'tmp95_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%empty_29 = trunc i11 %tmp95_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 178 'trunc' 'empty_29' <Predicate = (!or_ln44_5)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp95_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 179 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_29, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 180 'bitconcatenate' 'tmp_5_cast' <Predicate = (!or_ln44_5)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i12 %tmp_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 181 'sext' 'sext_ln41_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.93ns)   --->   "%sub_ln41_10 = sub i11 %zext_ln41_26, i11 %zext_ln41_25" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 182 'sub' 'sub_ln41_10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i11 %sub_ln41_10" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 183 'sext' 'sext_ln41_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_11 = sub i12 %sext_ln41_10, i12 %window_adjust_2_0_5_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 184 'sub' 'sub_ln41_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%window_adjust_2_2_5_load = load i10 %window_adjust_2_2_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 185 'load' 'window_adjust_2_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln41_29 = zext i10 %window_adjust_2_2_5_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 186 'zext' 'zext_ln41_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_10 = add i12 %sub_ln41_11, i12 %zext_ln41_29" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 187 'add' 'add_ln41_10' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = trunc i12 %add_ln41_10" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 188 'trunc' 'trunc_ln41_5' <Predicate = (!or_ln44_5)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln41_19 = sext i12 %add_ln41_10" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 189 'sext' 'sext_ln41_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.93ns)   --->   "%add_ln44_5 = add i10 %trunc_ln41_5, i10 %tmp_5_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 190 'add' 'add_ln44_5' <Predicate = (!or_ln44_5)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.96ns)   --->   "%add_ln41_11 = add i13 %sext_ln41_19, i13 %sext_ln41_18" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 191 'add' 'add_ln41_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln44_12 = sext i13 %add_ln41_11" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 192 'sext' 'sext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_12, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 193 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_11, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 194 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.74ns)   --->   "%icmp_ln46_5 = icmp_sgt  i3 %tmp_19, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 195 'icmp' 'icmp_ln46_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_5)   --->   "%xor_ln44_5 = xor i1 %tmp_18, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 196 'xor' 'xor_ln44_5' <Predicate = (or_ln44_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_5)   --->   "%select_ln44_13 = select i1 %xor_ln44_5, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 197 'select' 'select_ln44_13' <Predicate = (or_ln44_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_5)   --->   "%or_ln44_5 = or i1 %tmp_18, i1 %icmp_ln46_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 198 'or' 'or_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_5 = select i1 %or_ln44_5, i10 %select_ln44_13, i10 %add_ln44_5" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 199 'select' 'select_ln44_5' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%window_adjust_0_0_6_load = load i10 %window_adjust_0_0_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 200 'load' 'window_adjust_0_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln41_30 = zext i10 %window_adjust_0_0_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 201 'zext' 'zext_ln41_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%window_adjust_0_2_6_load = load i10 %window_adjust_0_2_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 202 'load' 'window_adjust_0_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln41_31 = zext i10 %window_adjust_0_2_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 203 'zext' 'zext_ln41_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%window_adjust_1_0_6_load = load i10 %window_adjust_1_0_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 204 'load' 'window_adjust_1_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln41_32 = zext i10 %window_adjust_1_0_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 205 'zext' 'zext_ln41_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%window_adjust_1_2_6_load = load i10 %window_adjust_1_2_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 206 'load' 'window_adjust_1_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln41_33 = zext i10 %window_adjust_1_2_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 207 'zext' 'zext_ln41_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%window_adjust_2_0_6_load = load i10 %window_adjust_2_0_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 208 'load' 'window_adjust_2_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%window_adjust_2_0_6_load_cast_i = zext i10 %window_adjust_2_0_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 209 'zext' 'window_adjust_2_0_6_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.93ns)   --->   "%tmp98_i = sub i11 %zext_ln41_33, i11 %zext_ln41_32" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 210 'sub' 'tmp98_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%empty_30 = trunc i11 %tmp98_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 211 'trunc' 'empty_30' <Predicate = (!or_ln44_6)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp98_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 212 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_30, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 213 'bitconcatenate' 'tmp_6_cast' <Predicate = (!or_ln44_6)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln41_20 = sext i12 %tmp_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 214 'sext' 'sext_ln41_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.93ns)   --->   "%sub_ln41_12 = sub i11 %zext_ln41_31, i11 %zext_ln41_30" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 215 'sub' 'sub_ln41_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i11 %sub_ln41_12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 216 'sext' 'sext_ln41_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_13 = sub i12 %sext_ln41_12, i12 %window_adjust_2_0_6_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 217 'sub' 'sub_ln41_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%window_adjust_2_2_6_load = load i10 %window_adjust_2_2_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 218 'load' 'window_adjust_2_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln41_34 = zext i10 %window_adjust_2_2_6_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 219 'zext' 'zext_ln41_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_12 = add i12 %sub_ln41_13, i12 %zext_ln41_34" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 220 'add' 'add_ln41_12' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i12 %add_ln41_12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 221 'trunc' 'trunc_ln41_6' <Predicate = (!or_ln44_6)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln41_21 = sext i12 %add_ln41_12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 222 'sext' 'sext_ln41_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.93ns)   --->   "%add_ln44_6 = add i10 %trunc_ln41_6, i10 %tmp_6_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 223 'add' 'add_ln44_6' <Predicate = (!or_ln44_6)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.96ns)   --->   "%add_ln41_13 = add i13 %sext_ln41_21, i13 %sext_ln41_20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 224 'add' 'add_ln41_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln44_13 = sext i13 %add_ln41_13" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 225 'sext' 'sext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_13, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 226 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_13, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 227 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.74ns)   --->   "%icmp_ln46_6 = icmp_sgt  i3 %tmp_21, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 228 'icmp' 'icmp_ln46_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_6)   --->   "%xor_ln44_6 = xor i1 %tmp_20, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 229 'xor' 'xor_ln44_6' <Predicate = (or_ln44_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_6)   --->   "%select_ln44_14 = select i1 %xor_ln44_6, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 230 'select' 'select_ln44_14' <Predicate = (or_ln44_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_6)   --->   "%or_ln44_6 = or i1 %tmp_20, i1 %icmp_ln46_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 231 'or' 'or_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_6 = select i1 %or_ln44_6, i10 %select_ln44_14, i10 %add_ln44_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 232 'select' 'select_ln44_6' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%window_adjust_0_0_7_load = load i10 %window_adjust_0_0_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 233 'load' 'window_adjust_0_0_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln41_35 = zext i10 %window_adjust_0_0_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 234 'zext' 'zext_ln41_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%window_adjust_0_2_7_load = load i10 %window_adjust_0_2_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 235 'load' 'window_adjust_0_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln41_36 = zext i10 %window_adjust_0_2_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 236 'zext' 'zext_ln41_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%window_adjust_1_0_7_load = load i10 %window_adjust_1_0_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 237 'load' 'window_adjust_1_0_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln41_37 = zext i10 %window_adjust_1_0_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 238 'zext' 'zext_ln41_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%window_adjust_1_2_7_load = load i10 %window_adjust_1_2_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 239 'load' 'window_adjust_1_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln41_38 = zext i10 %window_adjust_1_2_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 240 'zext' 'zext_ln41_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%window_adjust_2_0_7_load = load i10 %window_adjust_2_0_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 241 'load' 'window_adjust_2_0_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%window_adjust_2_0_7_load_cast_i = zext i10 %window_adjust_2_0_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 242 'zext' 'window_adjust_2_0_7_load_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.93ns)   --->   "%tmp101_i = sub i11 %zext_ln41_38, i11 %zext_ln41_37" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 243 'sub' 'tmp101_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%empty_31 = trunc i11 %tmp101_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 244 'trunc' 'empty_31' <Predicate = (!or_ln44_7)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp101_i, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 245 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_31, i1 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 246 'bitconcatenate' 'tmp_7_cast' <Predicate = (!or_ln44_7)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln41_22 = sext i12 %tmp_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 247 'sext' 'sext_ln41_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.93ns)   --->   "%sub_ln41_14 = sub i11 %zext_ln41_36, i11 %zext_ln41_35" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 248 'sub' 'sub_ln41_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i11 %sub_ln41_14" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 249 'sext' 'sext_ln41_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41_15 = sub i12 %sext_ln41_14, i12 %window_adjust_2_0_7_load_cast_i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 250 'sub' 'sub_ln41_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%window_adjust_2_2_7_load = load i10 %window_adjust_2_2_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 251 'load' 'window_adjust_2_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln41_39 = zext i10 %window_adjust_2_2_7_load" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 252 'zext' 'zext_ln41_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln41_14 = add i12 %sub_ln41_15, i12 %zext_ln41_39" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 253 'add' 'add_ln41_14' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = trunc i12 %add_ln41_14" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 254 'trunc' 'trunc_ln41_7' <Predicate = (!or_ln44_7)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln41_23 = sext i12 %add_ln41_14" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 255 'sext' 'sext_ln41_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.93ns)   --->   "%add_ln44_7 = add i10 %trunc_ln41_7, i10 %tmp_7_cast" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 256 'add' 'add_ln44_7' <Predicate = (!or_ln44_7)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.96ns)   --->   "%add_ln41_15 = add i13 %sext_ln41_23, i13 %sext_ln41_22" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 257 'add' 'add_ln41_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln44_14 = sext i13 %add_ln41_15" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 258 'sext' 'sext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln44_14, i32 31" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 259 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %add_ln41_15, i32 10, i32 12" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 260 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.74ns)   --->   "%icmp_ln46_7 = icmp_sgt  i3 %tmp_23, i3 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46]   --->   Operation 261 'icmp' 'icmp_ln46_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_7)   --->   "%xor_ln44_7 = xor i1 %tmp_22, i1 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 262 'xor' 'xor_ln44_7' <Predicate = (or_ln44_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_7)   --->   "%select_ln44_15 = select i1 %xor_ln44_7, i10 1023, i10 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 263 'select' 'select_ln44_15' <Predicate = (or_ln44_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_7)   --->   "%or_ln44_7 = or i1 %tmp_22, i1 %icmp_ln46_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 264 'or' 'or_ln44_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln44_7 = select i1 %or_ln44_7, i10 %select_ln44_15, i10 %add_ln44_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44]   --->   Operation 265 'select' 'select_ln44_7' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%data_out = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i10.i10.i10.i10.i10.i10.i10.i10, i10 %select_ln44, i10 %select_ln44_1, i10 %select_ln44_2, i10 %select_ln44_3, i10 %select_ln44_4, i10 %select_ln44_5, i10 %select_ln44_6, i10 %select_ln44_7" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:48]   --->   Operation 266 'bitconcatenate' 'data_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i80 %data_out" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41]   --->   Operation 267 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.138ns
The critical path consists of the following:
	'load' operation 10 bit ('window_adjust_0_0_0_load', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41) on static variable 'window_adjust_0_0_0' [49]  (0.000 ns)
	'sub' operation 11 bit ('sub_ln41', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41) [64]  (0.934 ns)
	'sub' operation 12 bit ('sub_ln41_1', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41) [66]  (0.000 ns)
	'add' operation 12 bit ('add_ln41', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41) [69]  (1.026 ns)
	'add' operation 13 bit ('add_ln41_1', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41) [73]  (0.962 ns)
	'icmp' operation 1 bit ('icmp_ln46', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:46) [77]  (0.746 ns)
	'or' operation 1 bit ('or_ln44', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44) [80]  (0.000 ns)
	'select' operation 10 bit ('select_ln44', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44) [81]  (0.470 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
