\doxysection{srsran\+::dpdk\+::bbdev\+\_\+acc\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration}{}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration}\index{srsran::dpdk::bbdev\_acc\_configuration@{srsran::dpdk::bbdev\_acc\_configuration}}


Configuration parameters and objects tied to a bbdev-\/based hardware-\/accelerator.  




{\ttfamily \#include $<$bbdev\+\_\+acc.\+h$>$}



Collaboration diagram for srsran\+::dpdk\+::bbdev\+\_\+acc\+\_\+configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=241pt]{dc/dbc/structsrsran_1_1dpdk_1_1bbdev__acc__configuration__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ad34d84153dcbd2a18abf0e16785c7132}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ad34d84153dcbd2a18abf0e16785c7132} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries id}
\begin{DoxyCompactList}\small\item\em ID of the bbdev-\/based hardware-\/accelerator. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a7db5fc1a09cd0ea681d08b9d3a412498}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a7db5fc1a09cd0ea681d08b9d3a412498} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+ldpc\+\_\+enc\+\_\+lcores} = 0
\begin{DoxyCompactList}\small\item\em Number of lcores available to the hardware-\/accelerated LDPC encoder (disabled if 0). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ae0675776d8c130748cad82cf9449e15e}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ae0675776d8c130748cad82cf9449e15e} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+ldpc\+\_\+dec\+\_\+lcores} = 0
\begin{DoxyCompactList}\small\item\em Number of lcores available to the hardware-\/accelerated LDPC decoder (disabled if 0). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a84a8e55559d3cdac1418baa434035654}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a84a8e55559d3cdac1418baa434035654} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+fft\+\_\+lcores} = 0
\begin{DoxyCompactList}\small\item\em Number of lcores available to the hardware-\/accelerated FFT (disabled if 0). \end{DoxyCompactList}\item 
\mbox{\hyperlink{classunsigned}{unsigned}} \mbox{\hyperlink{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_aa54d2c4b5bc3637f7111487d86b8a3f3}{msg\+\_\+mbuf\+\_\+size}} = \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{RTE\+\_\+\+BBDEV\+\_\+\+LDPC\+\_\+\+E\+\_\+\+MAX\+\_\+\+MBUF}}
\item 
\mbox{\hyperlink{classunsigned}{unsigned}} \mbox{\hyperlink{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a4adf8c9fc1afc17d79c33bc848a98def}{rm\+\_\+mbuf\+\_\+size}} = \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{RTE\+\_\+\+BBDEV\+\_\+\+LDPC\+\_\+\+E\+\_\+\+MAX\+\_\+\+MBUF}}
\item 
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ac04621508d2bd3900b692edce3c9d35b}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_ac04621508d2bd3900b692edce3c9d35b} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+mbuf} = 256
\begin{DoxyCompactList}\small\item\em Number of mbufs in each memory pool. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Configuration parameters and objects tied to a bbdev-\/based hardware-\/accelerator. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_aa54d2c4b5bc3637f7111487d86b8a3f3}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_aa54d2c4b5bc3637f7111487d86b8a3f3} 
\index{srsran::dpdk::bbdev\_acc\_configuration@{srsran::dpdk::bbdev\_acc\_configuration}!msg\_mbuf\_size@{msg\_mbuf\_size}}
\index{msg\_mbuf\_size@{msg\_mbuf\_size}!srsran::dpdk::bbdev\_acc\_configuration@{srsran::dpdk::bbdev\_acc\_configuration}}
\doxysubsubsection{\texorpdfstring{msg\_mbuf\_size}{msg\_mbuf\_size}}
{\footnotesize\ttfamily \mbox{\hyperlink{classunsigned}{unsigned}} srsran\+::dpdk\+::bbdev\+\_\+acc\+\_\+configuration\+::msg\+\_\+mbuf\+\_\+size = \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{RTE\+\_\+\+BBDEV\+\_\+\+LDPC\+\_\+\+E\+\_\+\+MAX\+\_\+\+MBUF}}}

Size of each mbuf used to exchange unencoded and unrate-\/matched messages with the accelerator in bytes. Note that by default it is initialized to the maximum size supported by an mbuf. \Hypertarget{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a4adf8c9fc1afc17d79c33bc848a98def}\label{structsrsran_1_1dpdk_1_1bbdev__acc__configuration_a4adf8c9fc1afc17d79c33bc848a98def} 
\index{srsran::dpdk::bbdev\_acc\_configuration@{srsran::dpdk::bbdev\_acc\_configuration}!rm\_mbuf\_size@{rm\_mbuf\_size}}
\index{rm\_mbuf\_size@{rm\_mbuf\_size}!srsran::dpdk::bbdev\_acc\_configuration@{srsran::dpdk::bbdev\_acc\_configuration}}
\doxysubsubsection{\texorpdfstring{rm\_mbuf\_size}{rm\_mbuf\_size}}
{\footnotesize\ttfamily \mbox{\hyperlink{classunsigned}{unsigned}} srsran\+::dpdk\+::bbdev\+\_\+acc\+\_\+configuration\+::rm\+\_\+mbuf\+\_\+size = \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{RTE\+\_\+\+BBDEV\+\_\+\+LDPC\+\_\+\+E\+\_\+\+MAX\+\_\+\+MBUF}}}

Size of each mbuf used to exchange encoded and rate-\/matched messages with the accelerator in bytes. Note that by default it is initialized to the maximum size supported by an mbuf. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/hal/dpdk/bbdev/bbdev\+\_\+acc.\+h\end{DoxyCompactItemize}
