

================================================================
== Synthesis Summary Report of 'accelerate'
================================================================
+ General Information: 
    * Date:           Fri May 13 23:48:27 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        SPMV_CSR
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ accelerate  |    II|  0.39|        6|  60.000|         -|        1|     -|       yes|     -|  3 (1%)|  1944 (1%)|   815 (1%)|    -|
    | + reduce     |    II|  2.26|        2|  20.000|         -|        1|     -|       yes|     -|       -|  650 (~0%)|  483 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+----------+
| Interface             | Bitwidth |
+-----------------------+----------+
| mult_enables_address0 | 2        |
| mult_enables_q0       | 1        |
+-----------------------+----------+

* REGISTER
+--------------------+---------+----------+
| Interface          | Mode    | Bitwidth |
+--------------------+---------+----------+
| init_vector        | ap_none | 1        |
| label_r            | ap_none | 32       |
| out_r              | ap_none | 32       |
| subrow_col_indices | ap_none | 32       |
| subrow_vals        | ap_none | 32       |
| vector_0           | ap_none | 32       |
| vector_1           | ap_none | 32       |
| vector_10          | ap_none | 32       |
| vector_11          | ap_none | 32       |
| vector_12          | ap_none | 32       |
| vector_13          | ap_none | 32       |
| vector_14          | ap_none | 32       |
| vector_15          | ap_none | 32       |
| vector_16          | ap_none | 32       |
| vector_17          | ap_none | 32       |
| vector_18          | ap_none | 32       |
| vector_19          | ap_none | 32       |
| vector_2           | ap_none | 32       |
| vector_20          | ap_none | 32       |
| vector_21          | ap_none | 32       |
| vector_22          | ap_none | 32       |
| vector_3           | ap_none | 32       |
| vector_4           | ap_none | 32       |
| vector_5           | ap_none | 32       |
| vector_6           | ap_none | 32       |
| vector_7           | ap_none | 32       |
| vector_8           | ap_none | 32       |
| vector_9           | ap_none | 32       |
+--------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| out                | out       | int&     |
| subrow_vals        | in        | int*     |
| subrow_col_indices | in        | int*     |
| mult_enables       | in        | bool*    |
| label              | in        | int      |
| init_vector        | in        | bool     |
| vector             | in        | int*     |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+-----------------------+---------+----------+
| Argument           | HW Interface          | HW Type | HW Usage |
+--------------------+-----------------------+---------+----------+
| out                | out_r                 | port    |          |
| out                | out_r_ap_vld          | port    |          |
| out                | out_r_ap_lwr          | port    |          |
| subrow_vals        | subrow_vals           | port    |          |
| subrow_col_indices | subrow_col_indices    | port    |          |
| mult_enables       | mult_enables_address0 | port    | offset   |
| mult_enables       | mult_enables_ce0      | port    |          |
| mult_enables       | mult_enables_q0       | port    |          |
| label              | label_r               | port    |          |
| init_vector        | init_vector           | port    |          |
| vector             | vector_0              | port    |          |
| vector             | vector_1              | port    |          |
| vector             | vector_2              | port    |          |
| vector             | vector_3              | port    |          |
| vector             | vector_4              | port    |          |
| vector             | vector_5              | port    |          |
| vector             | vector_6              | port    |          |
| vector             | vector_7              | port    |          |
| vector             | vector_8              | port    |          |
| vector             | vector_9              | port    |          |
| vector             | vector_10             | port    |          |
| vector             | vector_11             | port    |          |
| vector             | vector_12             | port    |          |
| vector             | vector_13             | port    |          |
| vector             | vector_14             | port    |          |
| vector             | vector_15             | port    |          |
| vector             | vector_16             | port    |          |
| vector             | vector_17             | port    |          |
| vector             | vector_18             | port    |          |
| vector             | vector_19             | port    |          |
| vector             | vector_20             | port    |          |
| vector             | vector_21             | port    |          |
| vector             | vector_22             | port    |          |
+--------------------+-----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable        | Op  | Impl   | Latency |
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| + accelerate                 | 3   |        |                 |     |        |         |
|   mul_32s_32s_32_2_1_U5      | 3   |        | mul_ln23        | mul | auto   | 1       |
|   grp_reduce_fu_334_value_r  | -   |        | add_ln37        | add | fabric | 0       |
|  + reduce                    | 0   |        |                 |     |        |         |
|    add_ln35_fu_281_p2        | -   |        | add_ln35        | add | fabric | 0       |
|    level_out_value_fu_303_p2 | -   |        | level_out_value | add | fabric | 0       |
|    add_ln35_1_fu_360_p2      | -   |        | add_ln35_1      | add | fabric | 0       |
|    out_data_value_fu_420_p2  | -   |        | out_data_value  | add | fabric | 0       |
+------------------------------+-----+--------+-----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------------+----------------------------------------+-----------------------------------------------------------------------------+
| Type               | Options                                | Location                                                                    |
+--------------------+----------------------------------------+-----------------------------------------------------------------------------+
| array_partition    | variable=init_vector type=complete     | SPMV_CSR_src/accelerator/accelerator.cpp:5 in set_storage, init_vector      |
| array_partition    | variable=storage type=complete         | SPMV_CSR_src/accelerator/accelerator.cpp:6 in set_storage, storage          |
| unroll             |                                        | SPMV_CSR_src/accelerator/accelerator.cpp:10 in set_storage                  |
| array_partition    | variable=multiplier_outs type=complete | SPMV_CSR_src/accelerator/accelerator.cpp:17 in multipliers, multiplier_outs |
| array_partition    | variable=storage type=complete         | SPMV_CSR_src/accelerator/accelerator.cpp:18 in multipliers, storage         |
| unroll             |                                        | SPMV_CSR_src/accelerator/accelerator.cpp:21 in multipliers                  |
| expression_balance |                                        | SPMV_CSR_src/accelerator/accelerator.cpp:32 in adders                       |
| array_partition    | variable=multiplier_outs type=complete | SPMV_CSR_src/accelerator/accelerator.cpp:33 in adders, multiplier_outs      |
| pipeline           |                                        | SPMV_CSR_src/accelerator/accelerator.cpp:36 in adders                       |
| pipeline           |                                        | SPMV_CSR_src/accelerator/accelerator.cpp:49 in accelerate                   |
| unroll             |                                        | SPMV_CSR_src/accelerator/reducer.cpp:46 in reduce                           |
+--------------------+----------------------------------------+-----------------------------------------------------------------------------+


