Analysis & Synthesis report for R32V2020
Sun Mar 08 16:02:54 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState
 12. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState
 13. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state
 14. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state
 15. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|state
 16. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state
 17. State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m614:auto_generated
 23. Source assignments for R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1
 24. Source assignments for R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_afq2:altsyncram1
 25. Source assignments for R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1
 26. Source assignments for R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated
 27. Source assignments for R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 28. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top
 29. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap
 32. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card
 35. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard
 36. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
 37. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 38. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 39. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component
 41. Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 42. Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1
 44. altsyncram Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART"
 48. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing"
 49. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC"
 50. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen"
 51. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM"
 52. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA"
 53. Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals"
 54. Port Connectivity Checks: "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap"
 55. Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB"
 56. Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA"
 57. Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter"
 58. Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder"
 59. Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU"
 60. Port Connectivity Checks: "R32V2020_top:R32V2020_top"
 61. In-System Memory Content Editor Settings
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 08 16:02:54 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; R32V2020_A4CE15_top                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,749                                       ;
;     Total combinational functions  ; 5,359                                       ;
;     Dedicated logic registers      ; 1,448                                       ;
; Total registers                    ; 1448                                        ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 356,480                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; EP4CE15F23C8        ;                    ;
; Top-level entity name                                            ; R32V2020_A4CE15_top ; R32V2020           ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V          ;
; Use smart compilation                                            ; On                  ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                   ;                    ;
; Infer RAMs from Raw Logic                                        ; Off                 ; On                 ;
; Auto Shift Register Replacement                                  ; Always              ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd     ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd                                                                    ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/CharRom.VHD                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD                                                                                   ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd                                                                          ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd                                                                           ;             ;
; R32V2020_A4CE15_top.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd                                            ;             ;
; ../../Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd                                                                              ;             ;
; ../../Components/PeripheralInterface/PeripheralInterface.vhd       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd                                                                      ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data2.vhd                  ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd                                                                                 ;             ;
; ../../Components/SDCARD/sd_controller_NealC.vhd                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd                                                                                   ;             ;
; ../../Components/PS2KB/Wrap_Keyboard.vhd                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd                                                                                          ;             ;
; ../../Components/SoundGen/SoundTable01.VHD                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundTable01.VHD                                                                                        ;             ;
; ../../Components/BlockRam_Data/Wrap_Data_Ram.vhd                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd                                                                                  ;             ;
; ../../Components/R32V2020/R32V2020_top.vhd                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd                                                                                        ;             ;
; ../../Components/SPI/ReVerSE-U16/spi.vhd                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd                                                                                          ;             ;
; ../../Components/I2C/i2c.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/I2C/i2c.vhd                                                                                                      ;             ;
; ../../Components/PS2KB/ps2_keyboard_to_ascii.vhd                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd                                                                                  ;             ;
; ../../Components/PS2KB/ps2_keyboard.vhd                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd                                                                                           ;             ;
; ../../Components/PS2KB/debounce.vhd                                ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/debounce.vhd                                                                                               ;             ;
; ../../Components/R32V2020/R32V2020_Pkg.vhd                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd                                                                                        ;             ;
; ../../Components/Debounce/Debounce.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Debounce/Debounce.vhd                                                                                            ;             ;
; ../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd                                                                          ;             ;
; ../../Components/R32V2020/RegisterFile.vhd                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd                                                                                        ;             ;
; ../../Components/R32V2020/R32V2020.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd                                                                                            ;             ;
; ../../Components/R32V2020/OpCodeDecoder.vhd                        ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd                                                                                       ;             ;
; ../../Components/R32V2020/OpCode_Cat_Decoder.vhd                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd                                                                                  ;             ;
; ../../Components/R32V2020/OneHotStateMachine.vhd                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd                                                                                  ;             ;
; ../../Components/R32V2020/FlowControl.vhd                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd                                                                                         ;             ;
; ../../Components/R32V2020/CCRControl.vhd                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd                                                                                          ;             ;
; ../../Components/R32V2020/ALU.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/ALU.vhd                                                                                                 ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data.vhd                   ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd                                                                                  ;             ;
; ../../Components/Registers/REG_8.vhd                               ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_8.vhd                                                                                              ;             ;
; ../../Components/COUNTER/CounterLoadable.vhd                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd                                                                                      ;             ;
; ../../Components/COUNTER/COUNTER_32.vhd                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd                                                                                           ;             ;
; ../../Components/Multiplexers/MUX_16x32.vhd                        ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd                                                                                       ;             ;
; ../../Components/Registers/REG_32.vhd                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32.vhd                                                                                             ;             ;
; ../../Components/BlockRam_Stack/BlockRam_Stack.vhd                 ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd                                                                                ;             ;
; ../../Components/UART/bufferedUART.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/UART/bufferedUART.vhd                                                                                            ;             ;
; ../../Components/Registers/REG_16.vhd                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_16.vhd                                                                                             ;             ;
; ../../Components/Timers/Timer_Unit.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd                                                                                            ;             ;
; ../../Components/COUNTER/COUNTER_32_Load124.vhd                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd                                                                                   ;             ;
; ../../Components/SoundGen/SoundGen.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd                                                                                            ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data_8KB.vhd               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd                                                                              ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data_2KB.vhd               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_2KB.vhd                                                                              ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction_4K.vhd  ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_4K.vhd                                                                 ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction_16K.vhd ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_16K.vhd                                                                ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd                                                                ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction_64K.vhd ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_64K.vhd                                                                ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction_8K.vhd  ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_8K.vhd                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                     ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                       ;             ;
; db/altsyncram_m614.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_m614.tdf                                             ;             ;
; ../../../../Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX                                                                           ;             ;
; db/altsyncram_71s3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf                                             ;             ;
; db/altsyncram_fdp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_fdp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                     ;             ;
; db/altsyncram_80t3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf                                             ;             ;
; db/altsyncram_afq2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_afq2.tdf                                             ;             ;
; db/altsyncram_6ts3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf                                             ;             ;
; db/altsyncram_k9q2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_k9q2.tdf                                             ;             ;
; db/altsyncram_2sq3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_2sq3.tdf                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                  ;             ;
; db/videoclk_xvga_1024x768_altpll.v                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/videoclk_xvga_1024x768_altpll.v                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                        ; altera_sld  ;
; db/ip/sld4e341988/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                   ;             ;
; db/altsyncram_3ce1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_3ce1.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                       ;             ;
; db/mult_bdt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/mult_bdt.tdf                                                    ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/mult_7dt.tdf                                                    ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd     ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd                                                                    ;             ;
; db/altsyncram_9814.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_9814.tdf                                             ;             ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/mux_gob.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 5,749            ;
;                                             ;                  ;
; Total combinational functions               ; 5359             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 3247             ;
;     -- 3 input functions                    ; 1101             ;
;     -- <=2 input functions                  ; 1011             ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 4428             ;
;     -- arithmetic mode                      ; 931              ;
;                                             ;                  ;
; Total registers                             ; 1448             ;
;     -- Dedicated logic registers            ; 1448             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 58               ;
; Total memory bits                           ; 356480           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 12               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 1140             ;
; Total fan-out                               ; 26993            ;
; Average fan-out                             ; 3.81             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |R32V2020_A4CE15_top                                                                                                                    ; 5359 (1)            ; 1448 (0)                  ; 356480      ; 12           ; 0       ; 6         ; 58   ; 0            ; |R32V2020_A4CE15_top                                                                                                                                                                                                                                                                                                                                            ; R32V2020_A4CE15_top               ; work         ;
;    |R32V2020_top:R32V2020_top|                                                                                                          ; 5151 (0)            ; 1316 (0)                  ; 356480      ; 12           ; 0       ; 6         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top                                                                                                                                                                                                                                                                                                                  ; R32V2020_top                      ; work         ;
;       |BlockRam_Stack:Stack_RAM|                                                                                                        ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                         ; BlockRam_Stack                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_71s3:auto_generated|                                                                                            ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated                                                                                                                                                                                                                          ; altsyncram_71s3                   ; work         ;
;                |altsyncram_fdp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1                                                                                                                                                                                              ; altsyncram_fdp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 93 (70)             ; 63 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|                                                                           ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM                                                                                                                                                                                                                                                            ; BlockRom_Instruction_32K          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_m614:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m614:auto_generated                                                                                                                                                                                             ; altsyncram_m614                   ; work         ;
;       |Debouncer:DebounceResetSwitch|                                                                                                   ; 3 (3)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch                                                                                                                                                                                                                                                                                    ; Debouncer                         ; work         ;
;       |PeripheralInterface:Peripherals|                                                                                                 ; 2497 (162)          ; 715 (27)                  ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                  ; PeripheralInterface               ; work         ;
;          |Debouncer:DebounceSwitch3|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3                                                                                                                                                                                                                                                        ; Debouncer                         ; work         ;
;          |Mem_Mapped_XVGA:XVGA|                                                                                                         ; 831 (1)             ; 34 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA                                                                                                                                                                                                                                                             ; Mem_Mapped_XVGA                   ; work         ;
;             |DisplayRam2k:DisplayRAM|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM                                                                                                                                                                                                                                     ; DisplayRam2k                      ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_2sq3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated                                                                                                                                                                      ; altsyncram_2sq3                   ; work         ;
;             |Video_XVGA_64x32:Video_XVGA|                                                                                               ; 830 (830)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA                                                                                                                                                                                                                                 ; Video_XVGA_64x32                  ; work         ;
;          |REG_8:LedBuzzerLatch|                                                                                                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch                                                                                                                                                                                                                                                             ; REG_8                             ; work         ;
;          |Timer_Unit:timers|                                                                                                            ; 161 (129)           ; 145 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers                                                                                                                                                                                                                                                                ; Timer_Unit                        ; work         ;
;             |COUNT_32:ETC|                                                                                                              ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC                                                                                                                                                                                                                                                   ; COUNT_32                          ; work         ;
;          |VideoClk_XVGA_1024x768:clockGen|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen                                                                                                                                                                                                                                                  ; VideoClk_XVGA_1024x768            ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component                                                                                                                                                                                                                          ; altpll                            ; work         ;
;                |VideoClk_XVGA_1024x768_altpll:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated                                                                                                                                                                             ; VideoClk_XVGA_1024x768_altpll     ; work         ;
;          |Wrap_Keyboard:kbdWrap|                                                                                                        ; 673 (9)             ; 95 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap                                                                                                                                                                                                                                                            ; Wrap_Keyboard                     ; work         ;
;             |ps2_keyboard_to_ascii:ps2Keyboard|                                                                                         ; 664 (601)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard                                                                                                                                                                                                                          ; ps2_keyboard_to_ascii             ; work         ;
;                |ps2_keyboard:ps2_keyboard_0|                                                                                            ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                                                                                                                                                              ; ps2_keyboard                      ; work         ;
;                   |debounce:debounce_ps2_clk|                                                                                           ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                                                                                                                                                                    ; debounce                          ; work         ;
;                   |debounce:debounce_ps2_data|                                                                                          ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                                                                                                                                                                   ; debounce                          ; work         ;
;          |bufferedUART:UART|                                                                                                            ; 154 (154)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                ; bufferedUART                      ; work         ;
;             |altsyncram:rxBuffer_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_3ce1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                       ; altsyncram_3ce1                   ; work         ;
;          |i2c:eepi2cIF|                                                                                                                 ; 47 (47)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF                                                                                                                                                                                                                                                                     ; i2c                               ; work         ;
;          |i2c:i2cIF|                                                                                                                    ; 46 (46)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF                                                                                                                                                                                                                                                                        ; i2c                               ; work         ;
;          |sd_controller_NealC:sd_Card|                                                                                                  ; 398 (398)           ; 224 (224)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card                                                                                                                                                                                                                                                      ; sd_controller_NealC               ; work         ;
;          |spi:spiMaster|                                                                                                                ; 25 (25)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster                                                                                                                                                                                                                                                                    ; spi                               ; work         ;
;       |R32V2020:R32V2020_CPU|                                                                                                           ; 2285 (333)          ; 401 (0)                   ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU                                                                                                                                                                                                                                                                                            ; R32V2020                          ; work         ;
;          |ALU:ALU|                                                                                                                      ; 939 (830)           ; 0 (0)                     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 30 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                |mult_bdt:auto_generated|                                                                                                ; 30 (30)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                             ; mult_bdt                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;                |mult_7dt:auto_generated|                                                                                                ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                             ; mult_7dt                          ; work         ;
;          |CCRControl:CCR_Store|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|CCRControl:CCR_Store                                                                                                                                                                                                                                                                       ; CCRControl                        ; work         ;
;          |FlowControl:FlowControl|                                                                                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|FlowControl:FlowControl                                                                                                                                                                                                                                                                    ; FlowControl                       ; work         ;
;          |OneHotStateMachine:StateMachine|                                                                                              ; 4 (4)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                            ; OneHotStateMachine                ; work         ;
;          |OpCodeDecoder:opcodeDecoder|                                                                                                  ; 29 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                ; OpCodeDecoder                     ; work         ;
;             |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                             ; OpCode_Cat_Decoder                ; work         ;
;          |RegisterFile:RegisterFile|                                                                                                    ; 970 (42)            ; 393 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                  ; RegisterFile                      ; work         ;
;             |COUNT_32:programCounter|                                                                                                   ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                          ; COUNT_32                          ; work         ;
;             |COUNT_32:stackAddress|                                                                                                     ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                            ; COUNT_32                          ; work         ;
;             |COUNT_32_Load124:dataRamAddress|                                                                                           ; 163 (163)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress                                                                                                                                                                                                                                  ; COUNT_32_Load124                  ; work         ;
;             |COUNT_32_Load124:peripheralAddress|                                                                                        ; 164 (164)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress                                                                                                                                                                                                                               ; COUNT_32_Load124                  ; work         ;
;             |MUX_16x32:muxA|                                                                                                            ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                   ; MUX_16x32                         ; work         ;
;             |MUX_16x32:muxB|                                                                                                            ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                   ; MUX_16x32                         ; work         ;
;             |REG_16:r10Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r10Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r11Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r11Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r12Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r12Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r13Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r13Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r14Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r14Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r15Lower|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r15Upper|                                                                                                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                  ; REG_16                            ; work         ;
;             |REG_16:r8Lower|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                   ; REG_16                            ; work         ;
;             |REG_16:r8Upper|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                   ; REG_16                            ; work         ;
;             |REG_16:r9Lower|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                   ; REG_16                            ; work         ;
;             |REG_16:r9Upper|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                   ; REG_16                            ; work         ;
;             |REG_32:conditionCodeRegister|                                                                                              ; 1 (1)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                     ; REG_32                            ; work         ;
;       |Wrap_Data_Ram:Data_RAM_Wrap|                                                                                                     ; 273 (91)            ; 130 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap                                                                                                                                                                                                                                                                                      ; Wrap_Data_Ram                     ; work         ;
;          |BlockRam_Data2:Data_RAM_2|                                                                                                    ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2                                                                                                                                                                                                                                                            ; BlockRam_Data2                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_6ts3:auto_generated|                                                                                         ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated                                                                                                                                                                                             ; altsyncram_6ts3                   ; work         ;
;                   |altsyncram_k9q2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1                                                                                                                                                                 ; altsyncram_k9q2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 87 (71)             ; 63 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                            ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                             ; sld_rom_sr                        ; work         ;
;          |BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|                                                                              ; 95 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1                                                                                                                                                                                                                                      ; BlockRam_Data_8KB                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 95 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_80t3:auto_generated|                                                                                         ; 95 (0)              ; 67 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated                                                                                                                                                                       ; altsyncram_80t3                   ; work         ;
;                   |altsyncram_afq2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_afq2:altsyncram1                                                                                                                                           ; altsyncram_afq2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 95 (74)             ; 67 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 207 (1)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 206 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 206 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 206 (1)             ; 132 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 205 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 205 (164)           ; 125 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------+
; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ALTSYNCRAM                                                    ; AUTO ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                               ;
; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m614:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 8192         ; 32           ; --           ; --           ; 262144 ; ../../../../Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ALTSYNCRAM                            ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                               ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                               ;
; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                               ;
; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_afq2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020_A4CE15_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM                                                                                                                                                                                     ; ../../Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1                                                                                                                                                               ; ../../Components/BlockRam_Data/BlockRam_Data_8KB.vhd               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle                                                       ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; txState.idle    ; 0               ; 0               ; 0                                                                  ;
; txState.dataBit ; 0               ; 1               ; 1                                                                  ;
; txState.stopBit ; 1               ; 0               ; 1                                                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle                                                       ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; rxState.idle    ; 0               ; 0               ; 0                                                                  ;
; rxState.dataBit ; 0               ; 1               ; 1                                                                  ;
; rxState.stopBit ; 1               ; 0               ; 1                                                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state ;
+---------------+--------------+--------------+-------------+--------------+---------------+------------------------+
; Name          ; state.s_done ; state.s_stop ; state.s_ack ; state.s_data ; state.s_start ; state.s_idle           ;
+---------------+--------------+--------------+-------------+--------------+---------------+------------------------+
; state.s_idle  ; 0            ; 0            ; 0           ; 0            ; 0             ; 0                      ;
; state.s_start ; 0            ; 0            ; 0           ; 0            ; 1             ; 1                      ;
; state.s_data  ; 0            ; 0            ; 0           ; 1            ; 0             ; 1                      ;
; state.s_ack   ; 0            ; 0            ; 1           ; 0            ; 0             ; 1                      ;
; state.s_stop  ; 0            ; 1            ; 0           ; 0            ; 0             ; 1                      ;
; state.s_done  ; 1            ; 0            ; 0           ; 0            ; 0             ; 1                      ;
+---------------+--------------+--------------+-------------+--------------+---------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state ;
+---------------+--------------+--------------+-------------+--------------+---------------+---------------------+
; Name          ; state.s_done ; state.s_stop ; state.s_ack ; state.s_data ; state.s_start ; state.s_idle        ;
+---------------+--------------+--------------+-------------+--------------+---------------+---------------------+
; state.s_idle  ; 0            ; 0            ; 0           ; 0            ; 0             ; 0                   ;
; state.s_start ; 0            ; 0            ; 0           ; 0            ; 1             ; 1                   ;
; state.s_data  ; 0            ; 0            ; 0           ; 1            ; 0             ; 1                   ;
; state.s_ack   ; 0            ; 0            ; 1           ; 0            ; 0             ; 1                   ;
; state.s_stop  ; 0            ; 1            ; 0           ; 0            ; 0             ; 1                   ;
; state.s_done  ; 1            ; 0            ; 0           ; 0            ; 0             ; 1                   ;
+---------------+--------------+--------------+-------------+--------------+---------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|state ;
+-----------------+--------------+-----------------+----------------+------------------------------------------------------------------------------------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready                                                                              ;
+-----------------+--------------+-----------------+----------------+------------------------------------------------------------------------------------------+
; state.ready     ; 0            ; 0               ; 0              ; 0                                                                                        ;
; state.new_code  ; 0            ; 0               ; 1              ; 1                                                                                        ;
; state.translate ; 0            ; 1               ; 0              ; 1                                                                                        ;
; state.output    ; 1            ; 0               ; 0              ; 1                                                                                        ;
+-----------------+--------------+-----------------+----------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3|q_debounce[0..5]                 ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|q_debounce[0..5]                 ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch1|q_debounce[0..5]                 ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[9..31]      ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|q_kbReadData[7]                      ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch1|o_PinOut                         ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut            ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch2|o_PinOut                         ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3|o_PinOut            ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|w_kbdStatus[1..6]                    ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|w_kbdStatus[7]          ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|w_kbdStatus[7]                       ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_done                                  ; Lost fanout                                                                                                         ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_done                                     ; Lost fanout                                                                                                         ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd58             ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.init              ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.read_block_cmd    ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.receive_byte      ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.receive_byte_wait ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.receive_ocr_wait  ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.send_cmd          ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.send_regreq       ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_byte  ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_cmd   ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.write_block_data  ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0 ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.cmd0              ; Stuck at GND due to stuck port data_in                                                                              ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_4x_I2C_Count[0]                                          ; Merged with R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|w_serialClkCount[4]                           ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in                                                                              ;
; Total Number of Removed Registers = 67                                                                               ;                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1448  ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 153   ;
; Number of registers using Asynchronous Clear ; 814   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1201  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_hSync                                                                                                                                                                                                              ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|n_vSync                                                                                                                                                                                                              ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdCS                                                                                                                                                                                                                                      ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_mode                                                                                                                                                                                                                                  ; 2       ;
; R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                ; 631     ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7]                                                                                                                                                                                                                           ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6]                                                                                                                                                                                                                           ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3]                                                                                                                                                                                                                           ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|init_busy                                                                                                                                                                                                                                 ; 4       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|response_mode                                                                                                                                                                                                                             ; 3       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3|o_PinOut                                                                                                                                                                                                                                    ; 3       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[0]                                                                                                                                                                                                                                            ; 3       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[1]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                                                                                                         ; 5       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[3]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[5]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[6]                                                                                                                                                                                                                                            ; 2       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[7]                                                                                                                                                                                                                                            ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_sda                                                                                                                                                                                                                                                       ; 4       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                                                                                                                      ; 6       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                                                                             ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]                                                                                                                                                                                                      ; 10      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[0]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_sda                                                                                                                                                                                                                                                    ; 4       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                                                                                                                                      ; 13      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[1]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[2]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                                                                                                                                      ; 13      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[3]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                                                                                                                                      ; 20      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                                                                                                                                      ; 16      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[4]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[5]                                                                                                                                                                                                      ; 13      ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[5]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[6]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                                                                                                                                      ; 4       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[7]                                                                                                                                                                                                                                           ; 1       ;
; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|sdhc                                                                                                                                                                                                                                      ; 16      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|theCharRow[4]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA|prescaleRow[1]                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|cnt[2]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[5]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[3]                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[6]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_shift_reg[3]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_shift_reg[7]                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[1]                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[51]                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                                                                                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31]                                                                                                                                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[9]                                                                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[5]                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|recv_data[8]                                                                                                                                                                ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[39]                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|cmd_out[11]                                                                                                                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:byte_counter[8]                                                                                                                                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|data_sig[3]                                                                                                                                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:byte_counter[0]                                                                                                                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|\fsm:bit_counter[4]                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2]                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[36]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|lmWrDataByte[6]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|umWrDataByte[1]                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|uuWrDataByte[3]                                                                                                                                                                                             ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux0                                                                                                                                                                     ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux31                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|o_dataFromPeripherals                                                                                                                                                                                   ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|o_dataFromPeripherals                                                                                                                                                                                   ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux6                                                                                                                                                                     ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux25                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                                                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                                                                                                          ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[19]                                                                                                                                                                                        ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|return_state.receive_byte_wait                                                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[15]                                                                                                                                                                                        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[2]                                                                                                                                                                                           ;
; 16:1               ; 9 bits    ; 90 LEs        ; 27 LEs               ; 63 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.write_block_wait                                                                                                                                                      ;
; 25:1               ; 2 bits    ; 32 LEs        ; 26 LEs               ; 6 LEs                  ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[6]                                                                                                                                                                                           ;
; 26:1               ; 3 bits    ; 51 LEs        ; 30 LEs               ; 21 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[11]                                                                                                                                                                                        ;
; 26:1               ; 6 bits    ; 102 LEs       ; 72 LEs               ; 30 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[28]                                                                                                                                                                                          ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[17]                                                                                                                                                                                          ;
; 26:1               ; 8 bits    ; 136 LEs       ; 104 LEs              ; 32 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[13]                                                                                                                                                                                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|state.read_block_data                                                                                                                                                       ;
; 44:1               ; 2 bits    ; 58 LEs        ; 38 LEs               ; 20 LEs                 ; No         ; |R32V2020_A4CE15_top|R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[4]                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m614:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_afq2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top ;
+---------------------+-------+------------------------------------------+
; Parameter Name      ; Value ; Type                                     ;
+---------------------+-------+------------------------------------------+
; data_sram_size_pass ; 8192  ; Signed Integer                           ;
; inst_sram_size      ; 32768 ; Signed Integer                           ;
+---------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                                              ; Type                                               ;
+------------------------------------+--------------------------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                  ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                                 ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                                 ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                                  ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                                                ; Untyped                                            ;
; WIDTH_A                            ; 32                                                                 ; Signed Integer                                     ;
; WIDTHAD_A                          ; 13                                                                 ; Signed Integer                                     ;
; NUMWORDS_A                         ; 8192                                                               ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                       ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                               ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                               ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                               ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                                               ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                               ; Untyped                                            ;
; WIDTH_B                            ; 1                                                                  ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                                                                  ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                                                                  ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1                                                             ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                             ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                             ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                             ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                       ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                             ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                                               ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                               ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                               ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                               ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                               ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                               ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                                  ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                                  ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                               ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                                  ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                               ; Untyped                                            ;
; INIT_FILE                          ; ../../../../Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                             ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                                  ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                             ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                             ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                    ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                    ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                                              ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                              ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                                  ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                       ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_m614                                                    ; Untyped                                            ;
+------------------------------------+--------------------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_71s3      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; data_sram_size ; 8192  ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_80t3      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6ts3      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; clkedge_divider ; 50    ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                                                                                                          ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                                                                    ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                                                                                                          ;
; debounce_counter_size ; 8        ; Signed Integer                                                                                                                                          ;
+-----------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                          ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2sq3      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component ;
+-------------------------------+------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                    ; Type                                                                                ;
+-------------------------------+------------------------------------------+-------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                   ; Untyped                                                                             ;
; PLL_TYPE                      ; AUTO                                     ; Untyped                                                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768 ; Untyped                                                                             ;
; QUALIFY_CONF_DONE             ; OFF                                      ; Untyped                                                                             ;
; COMPENSATE_CLOCK              ; CLK0                                     ; Untyped                                                                             ;
; SCAN_CHAIN                    ; LONG                                     ; Untyped                                                                             ;
; PRIMARY_CLOCK                 ; INCLK0                                   ; Untyped                                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                    ; Signed Integer                                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                        ; Untyped                                                                             ;
; GATE_LOCK_SIGNAL              ; NO                                       ; Untyped                                                                             ;
; GATE_LOCK_COUNTER             ; 0                                        ; Untyped                                                                             ;
; LOCK_HIGH                     ; 1                                        ; Untyped                                                                             ;
; LOCK_LOW                      ; 1                                        ; Untyped                                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                                        ; Untyped                                                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                        ; Untyped                                                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                      ; Untyped                                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                      ; Untyped                                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                      ; Untyped                                                                             ;
; SKIP_VCO                      ; OFF                                      ; Untyped                                                                             ;
; SWITCH_OVER_COUNTER           ; 0                                        ; Untyped                                                                             ;
; SWITCH_OVER_TYPE              ; AUTO                                     ; Untyped                                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                                  ; Untyped                                                                             ;
; BANDWIDTH                     ; 0                                        ; Untyped                                                                             ;
; BANDWIDTH_TYPE                ; AUTO                                     ; Untyped                                                                             ;
; SPREAD_FREQUENCY              ; 0                                        ; Untyped                                                                             ;
; DOWN_SPREAD                   ; 0                                        ; Untyped                                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                      ; Untyped                                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                      ; Untyped                                                                             ;
; CLK9_MULTIPLY_BY              ; 0                                        ; Untyped                                                                             ;
; CLK8_MULTIPLY_BY              ; 0                                        ; Untyped                                                                             ;
; CLK7_MULTIPLY_BY              ; 0                                        ; Untyped                                                                             ;
; CLK6_MULTIPLY_BY              ; 0                                        ; Untyped                                                                             ;
; CLK5_MULTIPLY_BY              ; 1                                        ; Untyped                                                                             ;
; CLK4_MULTIPLY_BY              ; 1                                        ; Untyped                                                                             ;
; CLK3_MULTIPLY_BY              ; 1                                        ; Untyped                                                                             ;
; CLK2_MULTIPLY_BY              ; 576                                      ; Signed Integer                                                                      ;
; CLK1_MULTIPLY_BY              ; 6                                        ; Signed Integer                                                                      ;
; CLK0_MULTIPLY_BY              ; 13                                       ; Signed Integer                                                                      ;
; CLK9_DIVIDE_BY                ; 0                                        ; Untyped                                                                             ;
; CLK8_DIVIDE_BY                ; 0                                        ; Untyped                                                                             ;
; CLK7_DIVIDE_BY                ; 0                                        ; Untyped                                                                             ;
; CLK6_DIVIDE_BY                ; 0                                        ; Untyped                                                                             ;
; CLK5_DIVIDE_BY                ; 1                                        ; Untyped                                                                             ;
; CLK4_DIVIDE_BY                ; 1                                        ; Untyped                                                                             ;
; CLK3_DIVIDE_BY                ; 1                                        ; Untyped                                                                             ;
; CLK2_DIVIDE_BY                ; 15625                                    ; Signed Integer                                                                      ;
; CLK1_DIVIDE_BY                ; 5                                        ; Signed Integer                                                                      ;
; CLK0_DIVIDE_BY                ; 10                                       ; Signed Integer                                                                      ;
; CLK9_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK8_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK7_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK6_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK5_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK4_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK3_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK2_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK1_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                                        ; Untyped                                                                             ;
; CLK5_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK4_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK3_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK2_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK1_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK0_TIME_DELAY               ; 0                                        ; Untyped                                                                             ;
; CLK9_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK8_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK7_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK6_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK5_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK4_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK3_DUTY_CYCLE               ; 50                                       ; Untyped                                                                             ;
; CLK2_DUTY_CYCLE               ; 50                                       ; Signed Integer                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                                       ; Signed Integer                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                                       ; Signed Integer                                                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                      ; Untyped                                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                      ; Untyped                                                                             ;
; LOCK_WINDOW_UI                ;  0.05                                    ; Untyped                                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                   ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                   ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                   ; Untyped                                                                             ;
; DPA_MULTIPLY_BY               ; 0                                        ; Untyped                                                                             ;
; DPA_DIVIDE_BY                 ; 1                                        ; Untyped                                                                             ;
; DPA_DIVIDER                   ; 0                                        ; Untyped                                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                        ; Untyped                                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                        ; Untyped                                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                        ; Untyped                                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                        ; Untyped                                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                                        ; Untyped                                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                                        ; Untyped                                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                                        ; Untyped                                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                                        ; Untyped                                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                        ; Untyped                                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                        ; Untyped                                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                        ; Untyped                                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                        ; Untyped                                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                                        ; Untyped                                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                                        ; Untyped                                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                                        ; Untyped                                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                                        ; Untyped                                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                                       ; Untyped                                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                                       ; Untyped                                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                                       ; Untyped                                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                                       ; Untyped                                                                             ;
; VCO_MULTIPLY_BY               ; 0                                        ; Untyped                                                                             ;
; VCO_DIVIDE_BY                 ; 0                                        ; Untyped                                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                        ; Untyped                                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                        ; Untyped                                                                             ;
; VCO_MIN                       ; 0                                        ; Untyped                                                                             ;
; VCO_MAX                       ; 0                                        ; Untyped                                                                             ;
; VCO_CENTER                    ; 0                                        ; Untyped                                                                             ;
; PFD_MIN                       ; 0                                        ; Untyped                                                                             ;
; PFD_MAX                       ; 0                                        ; Untyped                                                                             ;
; M_INITIAL                     ; 0                                        ; Untyped                                                                             ;
; M                             ; 0                                        ; Untyped                                                                             ;
; N                             ; 1                                        ; Untyped                                                                             ;
; M2                            ; 1                                        ; Untyped                                                                             ;
; N2                            ; 1                                        ; Untyped                                                                             ;
; SS                            ; 1                                        ; Untyped                                                                             ;
; C0_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C1_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C2_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C3_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C4_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C5_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C6_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C7_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C8_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C9_HIGH                       ; 0                                        ; Untyped                                                                             ;
; C0_LOW                        ; 0                                        ; Untyped                                                                             ;
; C1_LOW                        ; 0                                        ; Untyped                                                                             ;
; C2_LOW                        ; 0                                        ; Untyped                                                                             ;
; C3_LOW                        ; 0                                        ; Untyped                                                                             ;
; C4_LOW                        ; 0                                        ; Untyped                                                                             ;
; C5_LOW                        ; 0                                        ; Untyped                                                                             ;
; C6_LOW                        ; 0                                        ; Untyped                                                                             ;
; C7_LOW                        ; 0                                        ; Untyped                                                                             ;
; C8_LOW                        ; 0                                        ; Untyped                                                                             ;
; C9_LOW                        ; 0                                        ; Untyped                                                                             ;
; C0_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C1_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C2_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C3_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C4_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C5_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C6_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C7_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C8_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C9_INITIAL                    ; 0                                        ; Untyped                                                                             ;
; C0_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C1_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C2_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C3_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C4_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C5_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C6_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C7_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C8_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C9_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; C0_PH                         ; 0                                        ; Untyped                                                                             ;
; C1_PH                         ; 0                                        ; Untyped                                                                             ;
; C2_PH                         ; 0                                        ; Untyped                                                                             ;
; C3_PH                         ; 0                                        ; Untyped                                                                             ;
; C4_PH                         ; 0                                        ; Untyped                                                                             ;
; C5_PH                         ; 0                                        ; Untyped                                                                             ;
; C6_PH                         ; 0                                        ; Untyped                                                                             ;
; C7_PH                         ; 0                                        ; Untyped                                                                             ;
; C8_PH                         ; 0                                        ; Untyped                                                                             ;
; C9_PH                         ; 0                                        ; Untyped                                                                             ;
; L0_HIGH                       ; 1                                        ; Untyped                                                                             ;
; L1_HIGH                       ; 1                                        ; Untyped                                                                             ;
; G0_HIGH                       ; 1                                        ; Untyped                                                                             ;
; G1_HIGH                       ; 1                                        ; Untyped                                                                             ;
; G2_HIGH                       ; 1                                        ; Untyped                                                                             ;
; G3_HIGH                       ; 1                                        ; Untyped                                                                             ;
; E0_HIGH                       ; 1                                        ; Untyped                                                                             ;
; E1_HIGH                       ; 1                                        ; Untyped                                                                             ;
; E2_HIGH                       ; 1                                        ; Untyped                                                                             ;
; E3_HIGH                       ; 1                                        ; Untyped                                                                             ;
; L0_LOW                        ; 1                                        ; Untyped                                                                             ;
; L1_LOW                        ; 1                                        ; Untyped                                                                             ;
; G0_LOW                        ; 1                                        ; Untyped                                                                             ;
; G1_LOW                        ; 1                                        ; Untyped                                                                             ;
; G2_LOW                        ; 1                                        ; Untyped                                                                             ;
; G3_LOW                        ; 1                                        ; Untyped                                                                             ;
; E0_LOW                        ; 1                                        ; Untyped                                                                             ;
; E1_LOW                        ; 1                                        ; Untyped                                                                             ;
; E2_LOW                        ; 1                                        ; Untyped                                                                             ;
; E3_LOW                        ; 1                                        ; Untyped                                                                             ;
; L0_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; L1_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; G0_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; G1_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; G2_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; G3_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; E0_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; E1_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; E2_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; E3_INITIAL                    ; 1                                        ; Untyped                                                                             ;
; L0_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; L1_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; G0_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; G1_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; G2_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; G3_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; E0_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; E1_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; E2_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; E3_MODE                       ; BYPASS                                   ; Untyped                                                                             ;
; L0_PH                         ; 0                                        ; Untyped                                                                             ;
; L1_PH                         ; 0                                        ; Untyped                                                                             ;
; G0_PH                         ; 0                                        ; Untyped                                                                             ;
; G1_PH                         ; 0                                        ; Untyped                                                                             ;
; G2_PH                         ; 0                                        ; Untyped                                                                             ;
; G3_PH                         ; 0                                        ; Untyped                                                                             ;
; E0_PH                         ; 0                                        ; Untyped                                                                             ;
; E1_PH                         ; 0                                        ; Untyped                                                                             ;
; E2_PH                         ; 0                                        ; Untyped                                                                             ;
; E3_PH                         ; 0                                        ; Untyped                                                                             ;
; M_PH                          ; 0                                        ; Untyped                                                                             ;
; C1_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C2_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C3_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C4_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C5_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C6_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C7_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C8_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; C9_USE_CASC_IN                ; OFF                                      ; Untyped                                                                             ;
; CLK0_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK1_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK2_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK3_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK4_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK5_COUNTER                  ; G0                                       ; Untyped                                                                             ;
; CLK6_COUNTER                  ; E0                                       ; Untyped                                                                             ;
; CLK7_COUNTER                  ; E1                                       ; Untyped                                                                             ;
; CLK8_COUNTER                  ; E2                                       ; Untyped                                                                             ;
; CLK9_COUNTER                  ; E3                                       ; Untyped                                                                             ;
; L0_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; L1_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; G0_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; G1_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; G2_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; G3_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; E0_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; E1_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; E2_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; E3_TIME_DELAY                 ; 0                                        ; Untyped                                                                             ;
; M_TIME_DELAY                  ; 0                                        ; Untyped                                                                             ;
; N_TIME_DELAY                  ; 0                                        ; Untyped                                                                             ;
; EXTCLK3_COUNTER               ; E3                                       ; Untyped                                                                             ;
; EXTCLK2_COUNTER               ; E2                                       ; Untyped                                                                             ;
; EXTCLK1_COUNTER               ; E1                                       ; Untyped                                                                             ;
; EXTCLK0_COUNTER               ; E0                                       ; Untyped                                                                             ;
; ENABLE0_COUNTER               ; L0                                       ; Untyped                                                                             ;
; ENABLE1_COUNTER               ; L0                                       ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                                        ; Untyped                                                                             ;
; LOOP_FILTER_R                 ;  1.000000                                ; Untyped                                                                             ;
; LOOP_FILTER_C                 ; 5                                        ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                     ; Untyped                                                                             ;
; LOOP_FILTER_R_BITS            ; 9999                                     ; Untyped                                                                             ;
; LOOP_FILTER_C_BITS            ; 9999                                     ; Untyped                                                                             ;
; VCO_POST_SCALE                ; 0                                        ; Untyped                                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                        ; Untyped                                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                             ; Untyped                                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK0                     ; PORT_USED                                ; Untyped                                                                             ;
; PORT_CLK1                     ; PORT_USED                                ; Untyped                                                                             ;
; PORT_CLK2                     ; PORT_USED                                ; Untyped                                                                             ;
; PORT_CLK3                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK4                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK5                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK6                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK7                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK8                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLK9                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_INCLK0                   ; PORT_USED                                ; Untyped                                                                             ;
; PORT_FBIN                     ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_ARESET                   ; PORT_USED                                ; Untyped                                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_LOCKED                   ; PORT_USED                                ; Untyped                                                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                              ; Untyped                                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                        ; Untyped                                                                             ;
; M_TEST_SOURCE                 ; 5                                        ; Untyped                                                                             ;
; C0_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C1_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C2_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C3_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C4_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C5_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C6_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C7_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C8_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; C9_TEST_SOURCE                ; 5                                        ; Untyped                                                                             ;
; CBXI_PARAMETER                ; VideoClk_XVGA_1024x768_altpll            ; Untyped                                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                     ; Untyped                                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                        ; Untyped                                                                             ;
; WIDTH_CLOCK                   ; 5                                        ; Signed Integer                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                        ; Untyped                                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                      ; Untyped                                                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E                             ; Untyped                                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                   ; Untyped                                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                      ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS             ; ON                                       ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                                      ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                                       ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                      ; IGNORE_CASCADE                                                                      ;
+-------------------------------+------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                      ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                 ;
; Entity Instance               ; R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                      ;
; Entity Instance                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                     ;
;     -- LPM_WIDTHB                     ; 32                                                                     ;
;     -- LPM_WIDTHP                     ; 64                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART"         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|REG_16:LedRing"                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC" ;
+--------+-------+----------+------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------+
; d      ; Input ; Info     ; Stuck at GND                                                                             ;
; enable ; Input ; Info     ; Stuck at VCC                                                                             ;
; inc    ; Input ; Info     ; Stuck at VCC                                                                             ;
; dec    ; Input ; Info     ; Stuck at GND                                                                             ;
+--------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen" ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                                           ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                                           ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; hact ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_led     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                               ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                                                          ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                                                          ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                                                          ;
; r2        ; Input ; Info     ; Stuck at VCC                                                                          ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                               ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                                                          ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                                                          ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                                                          ;
; r2        ; Input ; Info     ; Stuck at VCC                                                                          ;
+-----------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; dec  ; Input ; Info     ; Stuck at GND                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder"          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ccr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_nop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU"                                                               ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_instructionromaddress[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_stackramaddress[31..7]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020_top:R32V2020_top"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_switch         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_dipswitch      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_buzzer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_anode_activate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_led7seg_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ledring_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_latchio        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_i2c_scl       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_i2c_sda       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_i2c_int        ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_eep_i2c_scl   ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_eep_i2c_sda   ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sclk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_csn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_mosi         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_miso         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_note           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; STAK        ; 32    ; 128   ; Read/Write ; R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated                                                    ;
; 1              ; DTRM        ; 32    ; 2048  ; Read/Write ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated ;
; 2              ; NONE        ; 32    ; 256   ; Read/Write ; R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated                       ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 139                         ;
; cycloneiii_ff         ; 1316                        ;
;     CLR               ; 92                          ;
;     CLR SCLR          ; 6                           ;
;     ENA               ; 360                         ;
;     ENA CLR           ; 511                         ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA CLR SLD       ; 94                          ;
;     ENA SCLR          ; 48                          ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 23                          ;
;     plain             ; 99                          ;
; cycloneiii_lcell_comb ; 5156                        ;
;     arith             ; 922                         ;
;         2 data inputs ; 568                         ;
;         3 data inputs ; 354                         ;
;     normal            ; 4234                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 325                         ;
;         3 data inputs ; 669                         ;
;         4 data inputs ; 3161                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 21.70                       ;
; Average LUT depth     ; 8.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 08 16:01:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd
    Info (12022): Found design unit 1: videoclk_xvga_1024x768-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/vga/mem_mapped_xga/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/vga/mem_mapped_xga/video_xvga_64x32.vhd
    Info (12022): Found design unit 1: Video_XVGA_64x32-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 28
    Info (12023): Found entity 1: Video_XVGA_64x32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Video_XVGA_64x32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/vga/mem_mapped_xga/mem_mapped_xvga.vhd
    Info (12022): Found design unit 1: Mem_Mapped_XVGA-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 25
    Info (12023): Found entity 1: Mem_Mapped_XVGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file r32v2020_a4ce15_top.vhd
    Info (12022): Found design unit 1: R32V2020_A4CE15_top-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 51
    Info (12023): Found entity 1: R32V2020_A4CE15_top File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/vga/mem_mapped_xga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 59
    Info (12023): Found entity 1: DisplayRam2k File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd
    Info (12022): Found design unit 1: PeripheralInterface-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 70
    Info (12023): Found entity 1: PeripheralInterface File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_data/blockram_data2.vhd
    Info (12022): Found design unit 1: blockram_data2-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/sdcard/sd_controller_nealc.vhd
    Info (12022): Found design unit 1: sd_controller_NealC-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 125
    Info (12023): Found entity 1: sd_controller_NealC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 103
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/ps2kb/wrap_keyboard.vhd
    Info (12022): Found design unit 1: Wrap_Keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 17
    Info (12023): Found entity 1: Wrap_Keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/soundgen/soundtable01.vhd
    Info (12022): Found design unit 1: SoundTable01-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundTable01.VHD Line: 24
    Info (12023): Found entity 1: SoundTable01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundTable01.VHD Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_data/wrap_data_ram.vhd
    Info (12022): Found design unit 1: Wrap_Data_Ram-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 37
    Info (12023): Found entity 1: Wrap_Data_Ram File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/r32v2020_top.vhd
    Info (12022): Found design unit 1: R32V2020_top-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 72
    Info (12023): Found entity 1: R32V2020_top File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/spi/reverse-u16/spi.vhd
    Info (12022): Found design unit 1: spi-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd Line: 34
    Info (12023): Found entity 1: spi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/I2C/i2c.vhd Line: 65
    Info (12023): Found entity 1: i2c File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/I2C/i2c.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 39
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/ps2kb/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 27
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd
    Info (12022): Found design unit 1: R32V2020_Pkg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 17
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd
    Info (12022): Found design unit 1: Loadable_7S8D_LED-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 19
    Info (12023): Found entity 1: Loadable_7S8D_LED File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 65
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/r32v2020.vhd
    Info (12022): Found design unit 1: R32V2020-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 45
    Info (12023): Found entity 1: R32V2020 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd
    Info (12022): Found design unit 1: OpCodeDecoder-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 92
    Info (12023): Found entity 1: OpCodeDecoder File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd
    Info (12022): Found design unit 1: OpCode_Cat_Decoder-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 23
    Info (12023): Found entity 1: OpCode_Cat_Decoder File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd
    Info (12022): Found design unit 1: OneHotStateMachine-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 21
    Info (12023): Found entity 1: OneHotStateMachine File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd
    Info (12022): Found design unit 1: FlowControl-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 30
    Info (12023): Found entity 1: FlowControl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd
    Info (12022): Found design unit 1: CCRControl-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 37
    Info (12023): Found entity 1: CCRControl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/r32v2020/alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 46
    Info (12023): Found entity 1: ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_data/blockram_data.vhd
    Info (12022): Found design unit 1: blockram_data-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_8.vhd
    Info (12022): Found design unit 1: REG_8-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 15
    Info (12023): Found entity 1: REG_8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/counter/counterloadable.vhd
    Info (12022): Found design unit 1: counterLoadable-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 22
    Info (12023): Found entity 1: counterLoadable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/counter/counter_32.vhd
    Info (12022): Found design unit 1: COUNT_32-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 17
    Info (12023): Found entity 1: COUNT_32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd
    Info (12022): Found design unit 1: MUX_16x32-sim File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 27
    Info (12023): Found entity 1: MUX_16x32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd
    Info (12022): Found design unit 1: REG_32_LD_At_Reset-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 15
    Info (12023): Found entity 1: REG_32_LD_At_Reset File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_32_constant.vhd
    Info (12022): Found design unit 1: REG_32_CONSTANT-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 16
    Info (12023): Found entity 1: REG_32_CONSTANT File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_32.vhd
    Info (12022): Found design unit 1: REG_32-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 15
    Info (12023): Found entity 1: REG_32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_1.vhd
    Info (12022): Found design unit 1: REG_1-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 13
    Info (12023): Found entity 1: REG_1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd
    Info (12022): Found design unit 1: blockram_stack-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 54
    Info (12023): Found entity 1: BlockRam_Stack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/registers/reg_16.vhd
    Info (12022): Found design unit 1: REG_16-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 15
    Info (12023): Found entity 1: REG_16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/timers/timer_unit.vhd
    Info (12022): Found design unit 1: Timer_Unit-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd Line: 28
    Info (12023): Found entity 1: Timer_Unit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/counter/counter_32_load124.vhd
    Info (12022): Found design unit 1: COUNT_32_Load124-description File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 18
    Info (12023): Found entity 1: COUNT_32_Load124 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/soundgen/soundgen.vhd
    Info (12022): Found design unit 1: SoundGen-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd Line: 22
    Info (12023): Found entity 1: SoundGen File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_data/blockram_data_8kb.vhd
    Info (12022): Found design unit 1: blockram_data_8kb-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data_8KB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockram_data/blockram_data_2kb.vhd
    Info (12022): Found design unit 1: blockram_data_2kb-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_2KB.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data_2KB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_2KB.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction_4k.vhd
    Info (12022): Found design unit 1: blockrom_instruction_4k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_4K.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction_4K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_4K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction_16k.vhd
    Info (12022): Found design unit 1: blockrom_instruction_16k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_16K.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction_16K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_16K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction_32k.vhd
    Info (12022): Found design unit 1: blockrom_instruction_32k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction_32K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction_64k.vhd
    Info (12022): Found design unit 1: blockrom_instruction_64k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_64K.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction_64K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_64K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction_8k.vhd
    Info (12022): Found design unit 1: blockrom_instruction_8k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_8K.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction_8K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_8K.vhd Line: 42
Info (12127): Elaborating entity "R32V2020_A4CE15_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(31): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(32): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(33): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(34): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(35): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(36): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at R32V2020_A4CE15_top.vhd(37): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
Info (12128): Elaborating entity "R32V2020_top" for hierarchy "R32V2020_top:R32V2020_top" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 70
Info (12128): Elaborating entity "Debouncer" for hierarchy "R32V2020_top:R32V2020_top|Debouncer:DebounceResetSwitch" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 121
Info (12128): Elaborating entity "R32V2020" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 129
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(49): object "w_Op_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 49
Info (12128): Elaborating entity "OneHotStateMachine" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 188
Info (12128): Elaborating entity "OpCodeDecoder" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 196
Info (12128): Elaborating entity "OpCode_Cat_Decoder" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 193
Info (12128): Elaborating entity "FlowControl" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|FlowControl:FlowControl" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 275
Info (12128): Elaborating entity "CCRControl" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|CCRControl:CCR_Store" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 294
Info (12128): Elaborating entity "ALU" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 321
Info (12128): Elaborating entity "RegisterFile" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 367
Info (12128): Elaborating entity "REG_32" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 130
Info (12128): Elaborating entity "COUNT_32" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 139
Info (12128): Elaborating entity "COUNT_32_Load124" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 153
Info (12128): Elaborating entity "REG_16" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 202
Info (12128): Elaborating entity "MUX_16x32" for hierarchy "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 330
Info (12128): Elaborating entity "BlockRom_Instruction_32K" for hierarchy "R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 197
Info (12128): Elaborating entity "altsyncram" for hierarchy "R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 60
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m614.tdf
    Info (12023): Found entity 1: altsyncram_m614 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_m614.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m614" for hierarchy "R32V2020_top:R32V2020_top|BlockRom_Instruction_32K:\GEN_32KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m614:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (437) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/Programs/Games/G003-Tetris_EP4CE10/G003-Tetris_ins.HEX" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction_32K.vhd Line: 60
Info (12128): Elaborating entity "BlockRam_Stack" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 218
Info (12128): Elaborating entity "altsyncram" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=STAK"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71s3.tdf
    Info (12023): Found entity 1: altsyncram_71s3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_71s3" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fdp2.tdf
    Info (12023): Found entity 1: altsyncram_fdp2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_fdp2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fdp2" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf Line: 37
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_71s3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398030667"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "R32V2020_top:R32V2020_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Wrap_Data_Ram" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 228
Info (12128): Elaborating entity "BlockRam_Data_8KB" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd Line: 63
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data_8KB.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DTRM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80t3.tdf
    Info (12023): Found entity 1: altsyncram_80t3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_80t3" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afq2.tdf
    Info (12023): Found entity 1: altsyncram_afq2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_afq2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_afq2" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_afq2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf Line: 39
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data_8KB:\GEN_8KB_DATA_SRAM:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_80t3.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146376781"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "BlockRam_Data2" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 63
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ts3.tdf
    Info (12023): Found entity 1: altsyncram_6ts3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6ts3" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9q2.tdf
    Info (12023): Found entity 1: altsyncram_k9q2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_k9q2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k9q2" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf Line: 39
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_6ts3.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "R32V2020_top:R32V2020_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "PeripheralInterface" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd Line: 247
Warning (10540): VHDL Signal Declaration warning at PeripheralInterface.vhd(43): used explicit default value for signal "o_hActive" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 43
Critical Warning (10920): VHDL Incomplete Partial Association warning at PeripheralInterface.vhd(397): port or argument "q" has 4/16 unassociated elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 397
Info (12128): Elaborating entity "sd_controller_NealC" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 180
Info (12128): Elaborating entity "Wrap_Keyboard" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 197
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 35
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "spi" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|spi:spiMaster" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 231
Info (12128): Elaborating entity "i2c" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 270
Info (12128): Elaborating entity "Mem_Mapped_XVGA" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 299
Warning (10036): Verilog HDL or VHDL warning at Mem_Mapped_XVGA.vhd(32): object "hAct" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 32
Info (12128): Elaborating entity "Video_XVGA_64x32" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|Video_XVGA_64x32:Video_XVGA" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 38
Info (12128): Elaborating entity "DisplayRam2k" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/DisplayRam2k.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sq3.tdf
    Info (12023): Found entity 1: altsyncram_2sq3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_2sq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2sq3" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CharRom" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Mem_Mapped_XVGA:XVGA|CharRom:CharROM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/Mem_Mapped_XVGA.vhd Line: 66
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 314
Info (12128): Elaborating entity "altpll" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 156
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15625"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "576"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VideoClk_XVGA_1024x768"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videoclk_xvga_1024x768_altpll.v
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768_altpll File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/videoclk_xvga_1024x768_altpll.v Line: 30
Info (12128): Elaborating entity "VideoClk_XVGA_1024x768_altpll" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Timer_Unit" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Timer_Unit:timers" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 326
Info (12128): Elaborating entity "SoundGen" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 338
Info (12128): Elaborating entity "REG_8" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|REG_8:NoteLatch" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd Line: 34
Info (12128): Elaborating entity "counterLoadable" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|counterLoadable:MusicNoteCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd Line: 44
Info (12128): Elaborating entity "SoundTable01" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|SoundGen:SoundGenerator|SoundTable01:soundTable" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SoundGen/SoundGen.vhd Line: 52
Info (12128): Elaborating entity "Loadable_7S8D_LED" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 350
Info (12128): Elaborating entity "bufferedUART" for hierarchy "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 438
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.08.16:02:07 Progress: Loading sld4e341988/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|o_peripheralRdStrobe~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 40
    Warning (19017): Found clock multiplexer R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|o_peripheralWrStrobe~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 41
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/altsyncram_3ce1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/mult_bdt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "R32V2020_top:R32V2020_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/mult_7dt.tdf Line: 30
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 298 buffer(s)
    Info (13019): Ignored 298 SOFT buffer(s)
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|io_I2C_SDA" to the node "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:i2cIF|w_shift_reg" into a wire File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/I2C/i2c.vhd Line: 62
    Warning (13051): Converted the fanout from the open-drain buffer "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|io_I2C_SDA" to the node "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_shift_reg" into a wire File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/I2C/i2c.vhd Line: 62
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 116
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 31
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 32
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 33
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 34
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 35
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 36
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 37
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|driveLED will power up to Low File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 120
    Critical Warning (18010): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[7] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 554
    Critical Warning (18010): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[6] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 554
    Critical Warning (18010): Register R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|sd_controller_NealC:sd_Card|led_on_count[3] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Components/SDCARD/sd_controller_NealC.vhd Line: 554
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "R32V2020_top:R32V2020_top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/db/videoclk_xvga_1024x768_altpll.v Line: 50
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_RETRO-EP4CE15_MMVid/R32V2020_A4CE15_top.vhd Line: 38
Info (21057): Implemented 6027 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 5807 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Sun Mar 08 16:02:54 2020
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:44


