{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574691081261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574691081261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:11:20 2019 " "Processing started: Mon Nov 25 22:11:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574691081261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574691081261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574691081261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574691083211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "sc_computer.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083691 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 inport " "Found entity 1: inport" {  } { { "inport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/inport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691083751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691083751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_datamem_enable sc_datamem.v(21) " "Verilog HDL Implicit Net warning at sc_datamem.v(21): created implicit net for \"write_datamem_enable\"" {  } { { "sc_datamem.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691083751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable sc_datamem.v(22) " "Verilog HDL Implicit Net warning at sc_datamem.v(22): created implicit net for \"write_io_output_reg_enable\"" {  } { { "sc_datamem.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691083751 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1574691083751 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691083751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574691084221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer sc_computer:inst " "Elaborating entity \"sc_computer\" for hierarchy \"sc_computer:inst\"" {  } { { "computer.bdf" "inst" { Schematic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/computer.bdf" { { 184 576 792 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer:inst\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\"" {  } { { "sc_computer.v" "cpu" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_computer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer:inst\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|dff32:ip\"" {  } { { "sc_cpu.v" "ip" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer:inst\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "sc_cpu.v" "cu" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer:inst\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "sc_cpu.v" "alu_b" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer:inst\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "sc_cpu.v" "reg_wn" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer:inst\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "sc_cpu.v" "nextpc" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer:inst\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|regfile:rf\"" {  } { { "sc_cpu.v" "rf" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084311 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1574691084341 "|computer|sc_computer:inst|sc_cpu:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer:inst\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer:inst\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "sc_cpu.v" "al_unit" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer:inst\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\"" {  } { { "sc_computer.v" "imem" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_computer.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "sc_instmen.v" "irom" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_instmem.mif " "Parameter \"init_file\" = \"./source/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084571 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574691084571 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1574691084701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqi1 " "Found entity 1: altsyncram_oqi1" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691084701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691084701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqi1 sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated " "Elaborating entity \"altsyncram_oqi1\" for hierarchy \"sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer:inst\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\"" {  } { { "sc_computer.v" "dmem" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_computer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "sc_datamem.v" "dram" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_datamem.mif " "Parameter \"init_file\" = \"./source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084761 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574691084761 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_59m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1574691084921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59m1 " "Found entity 1: altsyncram_59m1" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_59m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691084921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691084921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59m1 sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Elaborating entity \"altsyncram_59m1\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg sc_computer:inst\|sc_datamem:dmem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_output_reg:io_output_regx2\"" {  } { { "sc_datamem.v" "io_output_regx2" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\"" {  } { { "sc_datamem.v" "io_input_regx2" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/sc_datamem.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084951 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(30) " "Verilog HDL Case Statement warning at io_input_reg.v(30): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(30) " "Verilog HDL Always Construct warning at io_input_reg.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(30) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(30) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(30) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(30) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(30) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(30) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(30) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(30) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(30) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(30) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(30) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(30) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(30) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(30) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(30) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(30) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(30) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(30) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(30) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(30) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(30) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(30) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(30) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(30) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(30) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(30) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(30) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(30) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(30) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(30) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(30) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(30) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574691084951 "|computer|sc_computer:inst|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst6 " "Elaborating entity \"clock\" for hierarchy \"clock:inst6\"" {  } { { "computer.bdf" "inst6" { Schematic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/computer.bdf" { { 88 200 400 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_50M clock.v(7) " "Verilog HDL or VHDL warning at clock.v(7): object \"counter_50M\" assigned a value but never read" {  } { { "clock.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/clock.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574691084961 "|computer|clock:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:inst5 " "Elaborating entity \"inport\" for hierarchy \"inport:inst5\"" {  } { { "computer.bdf" "inst5" { Schematic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/computer.bdf" { { 232 208 360 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:inst2 " "Elaborating entity \"outport\" for hierarchy \"outport:inst2\"" {  } { { "computer.bdf" "inst2" { Schematic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/computer.bdf" { { 424 960 1128 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outport.v(12) " "Verilog HDL assignment warning at outport.v(12): truncated value with size 32 to match size of target (4)" {  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574691084971 "|computer|outport:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outport.v(13) " "Verilog HDL assignment warning at outport.v(13): truncated value with size 32 to match size of target (4)" {  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574691084971 "|computer|outport:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg outport:inst2\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"outport:inst2\|sevenseg:display_1\"" {  } { { "outport.v" "display_1" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691084981 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst2\|Mod1\"" {  } { { "outport.v" "Mod1" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst2\|Div0\"" {  } { { "outport.v" "Div0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst2\|Mod0\"" {  } { { "outport.v" "Mod0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst3\|Mod1\"" {  } { { "outport.v" "Mod1" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst3\|Div0\"" {  } { { "outport.v" "Div0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst3\|Mod0\"" {  } { { "outport.v" "Mod0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst1\|Mod1\"" {  } { { "outport.v" "Mod1" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst1\|Div0\"" {  } { { "outport.v" "Div0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outport:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outport:inst1\|Mod0\"" {  } { { "outport.v" "Mod0" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691087911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574691087911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outport:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"outport:inst2\|lpm_divide:Mod1\"" {  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691088031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outport:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"outport:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088031 ""}  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574691088031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691088141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691088141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691088191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691088191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691088271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691088271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outport:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"outport:inst2\|lpm_divide:Div0\"" {  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691088301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outport:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"outport:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574691088301 ""}  } { { "outport.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/outport.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574691088301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574691088411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574691088411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574691089731 ""}  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574691089731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574691089731 ""}  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574691089731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574691089731 ""}  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574691089731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574691089731 ""}  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574691089731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch sc_computer:inst\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal sc_computer:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/db/altsyncram_oqi1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574691089731 ""}  } { { "io_input_reg.v" "" { Text "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574691089731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574691096591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574691100481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574691100481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5592 " "Implemented 5592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574691101391 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574691101391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5470 " "Implemented 5470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574691101391 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1574691101391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574691101391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574691101591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:11:41 2019 " "Processing ended: Mon Nov 25 22:11:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574691101591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574691101591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574691101591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574691101591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574691106191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574691106201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:11:44 2019 " "Processing started: Mon Nov 25 22:11:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574691106201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574691106201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574691106201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574691106581 ""}
{ "Info" "0" "" "Project  = sc_computer" {  } {  } 0 0 "Project  = sc_computer" 0 0 "Fitter" 0 0 1574691106581 ""}
{ "Info" "0" "" "Revision = sc_computer" {  } {  } 0 0 "Revision = sc_computer" 0 0 "Fitter" 0 0 1574691106581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574691107711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574691107821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574691107931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574691107931 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574691108511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574691108651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574691110241 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574691110351 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1574691124071 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574691124211 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1574691124751 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock:inst6\|clock_out~CLKENA0 1025 global CLKCTRL_G2 " "clock:inst6\|clock_out~CLKENA0 with 1025 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1574691124781 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1574691124781 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET~inputCLKENA0 1121 global CLKCTRL_G4 " "RESET~inputCLKENA0 with 1121 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1574691124781 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1574691124781 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sc_computer:inst\|sc_datamem:dmem\|dmem_clk~CLKENA0 138 global CLKCTRL_G3 " "sc_computer:inst\|sc_datamem:dmem\|dmem_clk~CLKENA0 with 138 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1574691124781 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1574691124781 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574691124781 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1574691125391 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691125411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1574691128271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574691128291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574691128291 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691128391 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574691128391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574691128421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574691128421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574691128431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574691128661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574691128671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574691128691 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574691128701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574691128701 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574691128701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574691129151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574691129161 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574691129161 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691130551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574691146731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691153072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574691153381 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574691172501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691172511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574691181531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574691211621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574691216371 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574691216371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:30 " "Fitter routing operations ending: elapsed time is 00:04:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691467759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574691467819 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574691467819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.45 " "Total time spent on timing analysis during the Fitter is 17.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574691480239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574691485239 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1574691485239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574691497999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574691498769 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1574691498769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574691508699 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574691521939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/output_files/sc_computer.fit.smsg " "Generated suppressed messages file C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/output_files/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574691525869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5942 " "Peak virtual memory: 5942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574691532709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:18:52 2019 " "Processing ended: Mon Nov 25 22:18:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574691532709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:08 " "Elapsed time: 00:07:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574691532709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:44 " "Total CPU time (on all processors): 00:06:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574691532709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574691532709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574691540789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574691540789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:19:00 2019 " "Processing started: Mon Nov 25 22:19:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574691540789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574691540789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574691540789 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574691569899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574691574949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:19:34 2019 " "Processing ended: Mon Nov 25 22:19:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574691574949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574691574949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574691574949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574691574949 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574691577019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574691579789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574691579789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:19:38 2019 " "Processing started: Mon Nov 25 22:19:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574691579789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574691579789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574691579789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574691580219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574691583259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574691583569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574691583569 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1574691586539 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574691586819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574691586829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK50 CLOCK50 " "create_clock -period 1.000 -name CLOCK50 CLOCK50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586909 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:inst6\|clock_out clock:inst6\|clock_out " "create_clock -period 1.000 -name clock:inst6\|clock_out clock:inst6\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586909 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586909 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586939 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574691586939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1574691586959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574691586959 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574691586979 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1574691587029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574691588919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574691588919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.184 " "Worst-case setup slack is -21.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.184          -22664.046 clock:inst6\|clock_out  " "  -21.184          -22664.046 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.584             -81.605 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.584             -81.605 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.169           -2050.120 CLOCK50  " "  -15.169           -2050.120 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691588919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.884 " "Worst-case hold slack is -6.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.884            -653.838 CLOCK50  " "   -6.884            -653.838 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863             -27.756 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.863             -27.756 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416            -402.433 clock:inst6\|clock_out  " "   -3.416            -402.433 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691589169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691589179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691589189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.120 " "Worst-case minimum pulse width slack is -5.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.120            -841.915 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.120            -841.915 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -766.398 clock:inst6\|clock_out  " "   -2.174            -766.398 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -325.705 CLOCK50  " "   -2.174            -325.705 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691589189 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1574691591829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574691592069 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1574691592069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574691602759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603379 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574691603379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574691603869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574691603869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.349 " "Worst-case setup slack is -21.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.349          -22831.837 clock:inst6\|clock_out  " "  -21.349          -22831.837 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.696             -82.236 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.696             -82.236 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.359           -2071.623 CLOCK50  " "  -15.359           -2071.623 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691603869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.675 " "Worst-case hold slack is -6.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.675            -647.343 CLOCK50  " "   -6.675            -647.343 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.987             -28.402 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.987             -28.402 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.316            -404.110 clock:inst6\|clock_out  " "   -3.316            -404.110 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691604059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691604069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691604069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.198 " "Worst-case minimum pulse width slack is -5.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.198            -876.410 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.198            -876.410 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -754.336 clock:inst6\|clock_out  " "   -2.174            -754.336 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -328.394 CLOCK50  " "   -2.174            -328.394 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691604079 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1574691605489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574691606949 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1574691606949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574691616599 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617839 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574691617839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574691617849 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574691618089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574691618089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.743 " "Worst-case setup slack is -13.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.743          -14586.665 clock:inst6\|clock_out  " "  -13.743          -14586.665 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.961           -1402.504 CLOCK50  " "  -10.961           -1402.504 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.361             -50.769 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -10.361             -50.769 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691618099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.674 " "Worst-case hold slack is -3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674            -370.052 CLOCK50  " "   -3.674            -370.052 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.429             -16.135 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.429             -16.135 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696            -197.581 clock:inst6\|clock_out  " "   -1.696            -197.581 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691618299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691618299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691618309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.985 " "Worst-case minimum pulse width slack is -2.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.985            -406.750 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.985            -406.750 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -336.944 CLOCK50  " "   -2.174            -336.944 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -168.260 clock:inst6\|clock_out  " "   -2.174            -168.260 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691618319 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1574691619699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout " "Cell: inst\|cpu\|al_unit\|Add0~26  from: dataf  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~31  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574691621259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574691621499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574691621499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.847 " "Worst-case setup slack is -12.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.847          -13671.024 clock:inst6\|clock_out  " "  -12.847          -13671.024 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.237           -1309.478 CLOCK50  " "  -10.237           -1309.478 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.732             -47.720 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -9.732             -47.720 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691621499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.557 " "Worst-case hold slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557            -365.412 CLOCK50  " "   -3.557            -365.412 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234             -15.255 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.234             -15.255 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763            -231.938 clock:inst6\|clock_out  " "   -1.763            -231.938 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691621699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691621709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574691621719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.724 " "Worst-case minimum pulse width slack is -2.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724            -366.453 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.724            -366.453 sc_computer:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -323.856 CLOCK50  " "   -2.174            -323.856 CLOCK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -168.313 clock:inst6\|clock_out  " "   -2.174            -168.313 clock:inst6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574691621729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574691626699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574691626699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574691628099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:20:28 2019 " "Processing ended: Mon Nov 25 22:20:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574691628099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574691628099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574691628099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574691628099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574691634419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574691634419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:20:34 2019 " "Processing started: Mon Nov 25 22:20:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574691634419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574691634419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574691634419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sc_computer.vo C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/simulation/qsim// simulation " "Generated file sc_computer.vo in folder \"C:/Users/yangxuanhui/Documents/SJTU/shuzibujian/sc_computer/project/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574691639599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574691639989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:20:39 2019 " "Processing ended: Mon Nov 25 22:20:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574691639989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574691639989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574691639989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574691639989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574691640869 ""}
