# Usage:
# make -f 2-Makefile			#compiles 

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = $(OBJ:%.o=%)

all: school

school: ${OBJ}
	gcc ${OBJ} -o school

%.o: %.c
	gcc -c $< -o $@
