|FlipFlopD_Demo
SW[0] => flipflopd:ff_d.d
SW[1] => flipflopd:ff_d.set
SW[2] => flipflopd:ff_d.reset
KEY[0] => flipflopd:ff_d.clk
LEDR[0] << flipflopd:ff_d.q


|FlipFlopD_Demo|FlipFlopD:ff_d
clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => q~reg0.ACLR
reset => q.IN0
set => q.IN1


