vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_aurora_pkg.vhd"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/prefetch_fifo_1k.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/hold_fifo_1k.v"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_sym_gen_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_sym_dec_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_lane_init_sm_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_idle_and_ver_gen.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_err_detect_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_chbond_count_dec_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_channel_init_sm.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_channel_err_detect.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_tile.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_sym_gen_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_sym_dec_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_lane_init_sm_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_idle_and_ver_gen.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_err_detect_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_chbond_count_dec_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_channel_init_sm.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_channel_err_detect.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_tile.vhd"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_FPGA_ila.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_FPGA_icon.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_FPGA_clock.v"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_tx_stream.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_rx_stream.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_ll_to_axi.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_global_logic.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_axi_to_ll.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/src/aurora_8b10b_2_aurora_lane_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_tx_stream.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_rx_stream.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_ll_to_axi.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_global_logic.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_axi_to_ll.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/src/aurora_8b10b_1_aurora_lane_4byte.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_ctrl/prefetch_fifo.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_ctrl/hold_fifo.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_ctrl/Aurora_transmitter.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_ctrl/Aurora_receiver.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/fifo_4k.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/fifo_16k.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_vio.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_fifo_wr.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_fifo_rd.v"
verilog work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_ctrl_ila.v"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/cc_manager/aurora_8b10b_2_standard_cc_module.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/aurora_8b10b_2_reset_logic.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/cc_manager/aurora_8b10b_1_standard_cc_module.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/aurora_8b10b_1_reset_logic.vhd"
vhdl work "remote_sources/_/_/src/cores/Aurora_FPGA_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd"
verilog work "remote_sources/_/_/src/BUS/data_repeater.v"
verilog work "remote_sources/_/_/src/BUS/bus_master_pipeline.v"
verilog work "remote_sources/_/_/src/BUS/bus_master.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/transceiver_reset.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/rst_flag_delay.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/down_fifo_interface_debug.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_FPGA_iobuf.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_FPGA_debug.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_FPGA_ctrl_bk.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_clk_gen_top.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Pool/fifo_pool.v"
verilog work "fo_io.vf"
verilog work "remote_sources/_/_/src/Aurora_FPGA/delay_unit.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/bad_ch_detect.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_unit_2_bk.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_unit_1_bk.v"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_FPGA_LED_driver.v"
verilog work "Aurora_FPGA_BUS.vf"
verilog work "remote_sources/_/_/src/Aurora_FPGA/Aurora_ctrl/vio_wrapper.v"
verilog work "Aurora_FPGA.vf"
