<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: AHB_clock_source</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>AHB_clock_source<br/>
<small>
[<a class="el" href="group___r_c_c___exported___constants.html">RCC_Exported_Constants</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc3ac37d90c2082d640e5948fac0878f"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div1" ref="gadc3ac37d90c2082d640e5948fac0878f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacadd82156776154a07d128b454fc69fd"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div2" ref="gacadd82156776154a07d128b454fc69fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga458f8ae63164e878930dbebd7643f087"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div4" ref="ga458f8ae63164e878930dbebd7643f087" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000090)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade72fe3aca89f3e8c4fe8692ea217912"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div8" ref="gade72fe3aca89f3e8c4fe8692ea217912" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div8</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefd8df4be9c9dbd9cebfb2384933500a"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div16" ref="gaefd8df4be9c9dbd9cebfb2384933500a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div16</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000B0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6a2c2d4e945c607259988a9b6df26e5"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div64" ref="gab6a2c2d4e945c607259988a9b6df26e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div64</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a28926fcb86112058a365e01fe9a46b"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div128" ref="ga1a28926fcb86112058a365e01fe9a46b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div128</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000D0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa28bb876893b3267a813fc98a462d5ee"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div256" ref="gaa28bb876893b3267a813fc98a462d5ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div256</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5b4588c455d6327bc96f131ed6698ab"></a><!-- doxytag: member="AHB_clock_source::RCC_SYSCLK_Div512" ref="gab5b4588c455d6327bc96f131ed6698ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_SYSCLK_Div512</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HCLK</b>(HCLK)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"></a><!-- doxytag: member="stm32f10x_rcc.h::IS_RCC_HCLK" ref="ga6e9f1c193a2f41bcb3c2f7fa8459b5b3" args="(HCLK)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_RCC_HCLK</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">HCLK</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
                           ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
                           ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
                           ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
                           ((HCLK) == RCC_SYSCLK_Div512))
</pre></div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:58 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
