$date
	Tue Jul 30 18:08:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 " carry $end
$var wire 1 # in_1 $end
$var wire 1 $ in_2 $end
$var wire 1 ! sum $end
$scope module summer $end
$var wire 1 # in_1 $end
$var wire 1 $ in_2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
1"
0!
1$
#80
