#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 10 12:55:11 2018
# Process ID: 612
# Current directory: C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1
# Command line: vivado.exe -log r1_dist_mem_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source r1_dist_mem_gen_0_0.tcl
# Log file: C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1/r1_dist_mem_gen_0_0.vds
# Journal file: C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source r1_dist_mem_gen_0_0.tcl -notrace
Command: synth_design -top r1_dist_mem_gen_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 445.773 ; gain = 93.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'r1_dist_mem_gen_0_0' [c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ip/r1_dist_mem_gen_0_0/synth/r1_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: r1_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 512 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ip/r1_dist_mem_gen_0_0/synth/r1_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'r1_dist_mem_gen_0_0' (4#1) [c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ip/r1_dist_mem_gen_0_0/synth/r1_dist_mem_gen_0_0.vhd:66]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[511]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[510]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[509]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[508]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[507]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[506]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[505]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[504]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[503]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[502]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[501]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[500]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[499]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[498]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[497]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[496]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[495]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[494]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[493]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[492]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[491]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[490]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[489]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[488]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[487]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[486]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[485]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[484]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[483]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[482]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[481]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[480]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[479]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[478]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[477]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[476]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[475]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[474]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[473]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[472]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[471]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[470]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[469]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[468]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[467]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[466]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[465]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[464]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[463]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[462]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[461]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[460]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[459]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[458]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[457]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[456]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[455]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[454]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[453]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[452]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[451]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[450]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[449]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[448]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[447]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[446]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[445]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[444]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[443]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[442]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[441]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[440]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[439]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[438]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[437]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[436]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[435]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[434]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[433]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[432]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[431]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[430]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[429]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[428]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[427]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[426]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[425]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[424]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[423]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[422]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[421]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[420]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[419]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[418]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[417]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[416]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[415]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[414]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[413]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[412]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ip/r1_dist_mem_gen_0_0/r1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/84546/Desktop/main/HDMI_output_test.srcs/sources_1/bd/r1/ip/r1_dist_mem_gen_0_0/r1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1228.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[255]   | 256x512       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |    12|
|4     |LUT5 |    83|
|5     |LUT6 |   263|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   360|
|2     |  U0                              |dist_mem_gen_v8_0_12       |   360|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |   360|
|4     |      \gen_rom.rom_inst           |rom                        |   360|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2066 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1228.832 ; gain = 876.133
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1228.832 ; gain = 876.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1228.832 ; gain = 887.605
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/84546/Desktop/main/HDMI_output_test.runs/r1_dist_mem_gen_0_0_synth_1/r1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file r1_dist_mem_gen_0_0_utilization_synth.rpt -pb r1_dist_mem_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1228.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 10 12:57:00 2018...
