
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={32,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={32,rS,rT,offset}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={32,rS,rT,offset}                           ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={32,rS,rT,offset}                           Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={32,rS,rT,offset}                         Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={32,rS,rT,offset}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={32,rS,rT,offset}                         ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={32,rS,rT,offset}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={32,rS,rT,offset}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlDMMU=0                                             Premise(F40)
	S63= CtrlDAddrReg_DMMU1=0                                   Premise(F41)
	S64= CtrlDCache=0                                           Premise(F42)
	S65= DCache.RLineEA=DCacheRLineEA()                         DCache-WriteBack()
	S66= DCache.RLineData=DCacheRLineData()                     DCache-WriteBack()
	S67= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S68= CtrlDCacheReg=0                                        Premise(F43)
	S69= CtrlDR_DMMU1=0                                         Premise(F44)
	S70= CtrlIR_DMMU1=0                                         Premise(F45)
	S71= CtrlIR_WB=0                                            Premise(F46)
	S72= CtrlA_MEM=0                                            Premise(F47)
	S73= CtrlA_WB=0                                             Premise(F48)
	S74= CtrlB_MEM=0                                            Premise(F49)
	S75= CtrlB_WB=0                                             Premise(F50)
	S76= CtrlALUOut_DMMU1=0                                     Premise(F51)
	S77= CtrlALUOut_WB=0                                        Premise(F52)
	S78= CtrlDR_WB=0                                            Premise(F53)
	S79= CtrlDAddrReg_MEM=0                                     Premise(F54)
	S80= CtrlDAddrReg_WB=0                                      Premise(F55)
	S81= CtrlDR_DMMU2=0                                         Premise(F56)
	S82= CtrlDMem=0                                             Premise(F57)
	S83= CtrlDMem8Word=0                                        Premise(F58)
	S84= CtrlIR_DMMU2=0                                         Premise(F59)
	S85= CtrlALUOut_DMMU2=0                                     Premise(F60)
	S86= CtrlDAddrReg_DMMU2=0                                   Premise(F61)
	S87= GPR[rS]=base                                           Premise(F62)

ID	S88= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S89= PC.Out=addr+4                                          PC-Out(S44)
	S90= PC.CIA=addr                                            PC-Out(S45)
	S91= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S92= IR_ID.Out={32,rS,rT,offset}                            IR-Out(S52)
	S93= IR_ID.Out31_26=32                                      IR-Out(S52)
	S94= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S95= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S96= IR_ID.Out15_0=offset                                   IR-Out(S52)
	S97= IR_ID.Out=>FU.IR_ID                                    Premise(F105)
	S98= FU.IR_ID={32,rS,rT,offset}                             Path(S92,S97)
	S99= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F106)
	S100= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F107)
	S101= IR_ID.Out31_26=>CU_ID.Op                              Premise(F108)
	S102= CU_ID.Op=32                                           Path(S93,S101)
	S103= CU_ID.Func=alu_add                                    CU_ID(S102)
	S104= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S102)
	S105= IR_ID.Out25_21=>GPR.RReg1                             Premise(F109)
	S106= GPR.RReg1=rS                                          Path(S94,S105)
	S107= GPR.Rdata1=base                                       GPR-Read(S106,S87)
	S108= IR_ID.Out15_0=>IMMEXT.In                              Premise(F110)
	S109= IMMEXT.In=offset                                      Path(S96,S108)
	S110= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S109)
	S111= GPR.Rdata1=>FU.InID1                                  Premise(F111)
	S112= FU.InID1=base                                         Path(S107,S111)
	S113= FU.OutID1=FU(base)                                    FU-Forward(S112)
	S114= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F112)
	S115= FU.InID1_RReg=rS                                      Path(S94,S114)
	S116= FU.OutID1=>A_EX.In                                    Premise(F113)
	S117= A_EX.In=FU(base)                                      Path(S113,S116)
	S118= IMMEXT.Out=>B_EX.In                                   Premise(F114)
	S119= B_EX.In={16{offset[15]},offset}                       Path(S110,S118)
	S120= IR_ID.Out=>IR_EX.In                                   Premise(F115)
	S121= IR_EX.In={32,rS,rT,offset}                            Path(S92,S120)
	S122= FU.Halt_ID=>CU_ID.Halt                                Premise(F116)
	S123= FU.Bub_ID=>CU_ID.Bub                                  Premise(F117)
	S124= FU.InID2_RReg=5'b00000                                Premise(F118)
	S125= CtrlASIDIn=0                                          Premise(F119)
	S126= CtrlCP0=0                                             Premise(F120)
	S127= CP0[ASID]=pid                                         CP0-Hold(S38,S126)
	S128= CtrlEPCIn=0                                           Premise(F121)
	S129= CtrlExCodeIn=0                                        Premise(F122)
	S130= CtrlIMMU=0                                            Premise(F123)
	S131= CtrlPC=0                                              Premise(F124)
	S132= CtrlPCInc=0                                           Premise(F125)
	S133= PC[CIA]=addr                                          PC-Hold(S45,S132)
	S134= PC[Out]=addr+4                                        PC-Hold(S44,S131,S132)
	S135= CtrlIAddrReg=0                                        Premise(F126)
	S136= CtrlICache=0                                          Premise(F127)
	S137= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S48,S136)
	S138= CtrlIR_IMMU=0                                         Premise(F128)
	S139= CtrlICacheReg=0                                       Premise(F129)
	S140= CtrlIR_ID=0                                           Premise(F130)
	S141= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S52,S140)
	S142= CtrlIMem=0                                            Premise(F131)
	S143= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S54,S142)
	S144= CtrlIRMux=0                                           Premise(F132)
	S145= CtrlGPR=0                                             Premise(F133)
	S146= GPR[rS]=base                                          GPR-Hold(S87,S145)
	S147= CtrlA_EX=1                                            Premise(F134)
	S148= [A_EX]=FU(base)                                       A_EX-Write(S117,S147)
	S149= CtrlB_EX=1                                            Premise(F135)
	S150= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S119,S149)
	S151= CtrlIR_EX=1                                           Premise(F136)
	S152= [IR_EX]={32,rS,rT,offset}                             IR_EX-Write(S121,S151)
	S153= CtrlALUOut_MEM=0                                      Premise(F137)
	S154= CtrlIR_MEM=0                                          Premise(F138)
	S155= CtrlDMMU=0                                            Premise(F139)
	S156= CtrlDAddrReg_DMMU1=0                                  Premise(F140)
	S157= CtrlDCache=0                                          Premise(F141)
	S158= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S159= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S160= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S161= CtrlDCacheReg=0                                       Premise(F142)
	S162= CtrlDR_DMMU1=0                                        Premise(F143)
	S163= CtrlIR_DMMU1=0                                        Premise(F144)
	S164= CtrlIR_WB=0                                           Premise(F145)
	S165= CtrlA_MEM=0                                           Premise(F146)
	S166= CtrlA_WB=0                                            Premise(F147)
	S167= CtrlB_MEM=0                                           Premise(F148)
	S168= CtrlB_WB=0                                            Premise(F149)
	S169= CtrlALUOut_DMMU1=0                                    Premise(F150)
	S170= CtrlALUOut_WB=0                                       Premise(F151)
	S171= CtrlDR_WB=0                                           Premise(F152)
	S172= CtrlDAddrReg_MEM=0                                    Premise(F153)
	S173= CtrlDAddrReg_WB=0                                     Premise(F154)
	S174= CtrlDR_DMMU2=0                                        Premise(F155)
	S175= CtrlDMem=0                                            Premise(F156)
	S176= CtrlDMem8Word=0                                       Premise(F157)
	S177= CtrlIR_DMMU2=0                                        Premise(F158)
	S178= CtrlALUOut_DMMU2=0                                    Premise(F159)
	S179= CtrlDAddrReg_DMMU2=0                                  Premise(F160)

EX	S180= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S181= PC.CIA=addr                                           PC-Out(S133)
	S182= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S183= PC.Out=addr+4                                         PC-Out(S134)
	S184= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S141)
	S185= IR_ID.Out31_26=32                                     IR-Out(S141)
	S186= IR_ID.Out25_21=rS                                     IR-Out(S141)
	S187= IR_ID.Out20_16=rT                                     IR-Out(S141)
	S188= IR_ID.Out15_0=offset                                  IR-Out(S141)
	S189= A_EX.Out=FU(base)                                     A_EX-Out(S148)
	S190= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S148)
	S191= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S148)
	S192= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S150)
	S193= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S150)
	S194= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S150)
	S195= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S152)
	S196= IR_EX.Out31_26=32                                     IR_EX-Out(S152)
	S197= IR_EX.Out25_21=rS                                     IR_EX-Out(S152)
	S198= IR_EX.Out20_16=rT                                     IR_EX-Out(S152)
	S199= IR_EX.Out15_0=offset                                  IR_EX-Out(S152)
	S200= IR_EX.Out=>FU.IR_EX                                   Premise(F161)
	S201= FU.IR_EX={32,rS,rT,offset}                            Path(S195,S200)
	S202= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F162)
	S203= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F163)
	S204= IR_EX.Out31_26=>CU_EX.Op                              Premise(F164)
	S205= CU_EX.Op=32                                           Path(S196,S204)
	S206= CU_EX.Func=alu_add                                    CU_EX(S205)
	S207= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S205)
	S208= A_EX.Out=>ALU.A                                       Premise(F165)
	S209= ALU.A=FU(base)                                        Path(S189,S208)
	S210= B_EX.Out=>ALU.B                                       Premise(F166)
	S211= ALU.B={16{offset[15]},offset}                         Path(S192,S210)
	S212= ALU.Func=6'b010010                                    Premise(F167)
	S213= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S209,S211)
	S214= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S209,S211)
	S215= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S209,S211)
	S216= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S209,S211)
	S217= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S209,S211)
	S218= ALU.Out=>ALUOut_MEM.In                                Premise(F168)
	S219= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S213,S218)
	S220= IR_EX.Out=>IR_MEM.In                                  Premise(F169)
	S221= IR_MEM.In={32,rS,rT,offset}                           Path(S195,S220)
	S222= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F170)
	S223= FU.InEX_WReg=rT                                       Path(S198,S222)
	S224= CtrlASIDIn=0                                          Premise(F171)
	S225= CtrlCP0=0                                             Premise(F172)
	S226= CP0[ASID]=pid                                         CP0-Hold(S127,S225)
	S227= CtrlEPCIn=0                                           Premise(F173)
	S228= CtrlExCodeIn=0                                        Premise(F174)
	S229= CtrlIMMU=0                                            Premise(F175)
	S230= CtrlPC=0                                              Premise(F176)
	S231= CtrlPCInc=0                                           Premise(F177)
	S232= PC[CIA]=addr                                          PC-Hold(S133,S231)
	S233= PC[Out]=addr+4                                        PC-Hold(S134,S230,S231)
	S234= CtrlIAddrReg=0                                        Premise(F178)
	S235= CtrlICache=0                                          Premise(F179)
	S236= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S137,S235)
	S237= CtrlIR_IMMU=0                                         Premise(F180)
	S238= CtrlICacheReg=0                                       Premise(F181)
	S239= CtrlIR_ID=0                                           Premise(F182)
	S240= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S141,S239)
	S241= CtrlIMem=0                                            Premise(F183)
	S242= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S143,S241)
	S243= CtrlIRMux=0                                           Premise(F184)
	S244= CtrlGPR=0                                             Premise(F185)
	S245= GPR[rS]=base                                          GPR-Hold(S146,S244)
	S246= CtrlA_EX=0                                            Premise(F186)
	S247= [A_EX]=FU(base)                                       A_EX-Hold(S148,S246)
	S248= CtrlB_EX=0                                            Premise(F187)
	S249= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S150,S248)
	S250= CtrlIR_EX=0                                           Premise(F188)
	S251= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S152,S250)
	S252= CtrlALUOut_MEM=1                                      Premise(F189)
	S253= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S219,S252)
	S254= CtrlIR_MEM=1                                          Premise(F190)
	S255= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Write(S221,S254)
	S256= CtrlDMMU=0                                            Premise(F191)
	S257= CtrlDAddrReg_DMMU1=0                                  Premise(F192)
	S258= CtrlDCache=0                                          Premise(F193)
	S259= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S260= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S261= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S262= CtrlDCacheReg=0                                       Premise(F194)
	S263= CtrlDR_DMMU1=0                                        Premise(F195)
	S264= CtrlIR_DMMU1=0                                        Premise(F196)
	S265= CtrlIR_WB=0                                           Premise(F197)
	S266= CtrlA_MEM=0                                           Premise(F198)
	S267= CtrlA_WB=0                                            Premise(F199)
	S268= CtrlB_MEM=0                                           Premise(F200)
	S269= CtrlB_WB=0                                            Premise(F201)
	S270= CtrlALUOut_DMMU1=0                                    Premise(F202)
	S271= CtrlALUOut_WB=0                                       Premise(F203)
	S272= CtrlDR_WB=0                                           Premise(F204)
	S273= CtrlDAddrReg_MEM=0                                    Premise(F205)
	S274= CtrlDAddrReg_WB=0                                     Premise(F206)
	S275= CtrlDR_DMMU2=0                                        Premise(F207)
	S276= CtrlDMem=0                                            Premise(F208)
	S277= CtrlDMem8Word=0                                       Premise(F209)
	S278= CtrlIR_DMMU2=0                                        Premise(F210)
	S279= CtrlALUOut_DMMU2=0                                    Premise(F211)
	S280= CtrlDAddrReg_DMMU2=0                                  Premise(F212)
	S281= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F213)
	S282= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F214)

MEM	S283= CP0.ASID=pid                                          CP0-Read-ASID(S226)
	S284= PC.CIA=addr                                           PC-Out(S232)
	S285= PC.CIA31_28=addr[31:28]                               PC-Out(S232)
	S286= PC.Out=addr+4                                         PC-Out(S233)
	S287= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S240)
	S288= IR_ID.Out31_26=32                                     IR-Out(S240)
	S289= IR_ID.Out25_21=rS                                     IR-Out(S240)
	S290= IR_ID.Out20_16=rT                                     IR-Out(S240)
	S291= IR_ID.Out15_0=offset                                  IR-Out(S240)
	S292= A_EX.Out=FU(base)                                     A_EX-Out(S247)
	S293= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S247)
	S294= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S247)
	S295= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S249)
	S296= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S249)
	S297= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S249)
	S298= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S251)
	S299= IR_EX.Out31_26=32                                     IR_EX-Out(S251)
	S300= IR_EX.Out25_21=rS                                     IR_EX-Out(S251)
	S301= IR_EX.Out20_16=rT                                     IR_EX-Out(S251)
	S302= IR_EX.Out15_0=offset                                  IR_EX-Out(S251)
	S303= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S253)
	S304= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S253)
	S305= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S253)
	S306= IR_MEM.Out={32,rS,rT,offset}                          IR_MEM-Out(S255)
	S307= IR_MEM.Out31_26=32                                    IR_MEM-Out(S255)
	S308= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S255)
	S309= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S255)
	S310= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S255)
	S311= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S312= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S313= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S314= IR_MEM.Out=>FU.IR_MEM                                 Premise(F215)
	S315= FU.IR_MEM={32,rS,rT,offset}                           Path(S306,S314)
	S316= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F216)
	S317= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F217)
	S318= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F218)
	S319= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F219)
	S320= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F220)
	S321= CU_MEM.Op=32                                          Path(S307,S320)
	S322= CU_MEM.Func=alu_add                                   CU_MEM(S321)
	S323= CU_MEM.MemDataSelFunc=mds_lwz                         CU_MEM(S321)
	S324= CP0.ASID=>DMMU.PID                                    Premise(F221)
	S325= DMMU.PID=pid                                          Path(S283,S324)
	S326= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F222)
	S327= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S303,S326)
	S328= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S325,S327)
	S329= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S325,S327)
	S330= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F223)
	S331= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S328,S330)
	S332= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F224)
	S333= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S329,S332)
	S334= ALUOut_MEM.Out=>DCache.IEA                            Premise(F225)
	S335= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S303,S334)
	S336= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S335)
	S337= DCache.Out=>DCacheReg.In                              Premise(F226)
	S338= DCache.Out=>DR_DMMU1.In                               Premise(F227)
	S339= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F228)
	S340= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S336,S339)
	S341= IR_MEM.Out=>IR_DMMU1.In                               Premise(F229)
	S342= IR_DMMU1.In={32,rS,rT,offset}                         Path(S306,S341)
	S343= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F230)
	S344= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S303,S343)
	S345= DCache.Out=>DR_DMMU1.In                               Premise(F231)
	S346= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F232)
	S347= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F233)
	S348= DCache.Hit=>FU.DCacheHit                              Premise(F234)
	S349= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S336,S348)
	S350= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F235)
	S351= FU.InMEM_WReg=rT                                      Path(S309,S350)
	S352= CtrlASIDIn=0                                          Premise(F236)
	S353= CtrlCP0=0                                             Premise(F237)
	S354= CP0[ASID]=pid                                         CP0-Hold(S226,S353)
	S355= CtrlEPCIn=0                                           Premise(F238)
	S356= CtrlExCodeIn=0                                        Premise(F239)
	S357= CtrlIMMU=0                                            Premise(F240)
	S358= CtrlPC=0                                              Premise(F241)
	S359= CtrlPCInc=0                                           Premise(F242)
	S360= PC[CIA]=addr                                          PC-Hold(S232,S359)
	S361= PC[Out]=addr+4                                        PC-Hold(S233,S358,S359)
	S362= CtrlIAddrReg=0                                        Premise(F243)
	S363= CtrlICache=0                                          Premise(F244)
	S364= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S236,S363)
	S365= CtrlIR_IMMU=0                                         Premise(F245)
	S366= CtrlICacheReg=0                                       Premise(F246)
	S367= CtrlIR_ID=0                                           Premise(F247)
	S368= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S240,S367)
	S369= CtrlIMem=0                                            Premise(F248)
	S370= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S242,S369)
	S371= CtrlIRMux=0                                           Premise(F249)
	S372= CtrlGPR=0                                             Premise(F250)
	S373= GPR[rS]=base                                          GPR-Hold(S245,S372)
	S374= CtrlA_EX=0                                            Premise(F251)
	S375= [A_EX]=FU(base)                                       A_EX-Hold(S247,S374)
	S376= CtrlB_EX=0                                            Premise(F252)
	S377= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S249,S376)
	S378= CtrlIR_EX=0                                           Premise(F253)
	S379= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S251,S378)
	S380= CtrlALUOut_MEM=0                                      Premise(F254)
	S381= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S253,S380)
	S382= CtrlIR_MEM=0                                          Premise(F255)
	S383= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Hold(S255,S382)
	S384= CtrlDMMU=0                                            Premise(F256)
	S385= CtrlDAddrReg_DMMU1=1                                  Premise(F257)
	S386= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S331,S385)
	S387= CtrlDCache=0                                          Premise(F258)
	S388= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S282,S387)
	S389= CtrlDCacheReg=1                                       Premise(F259)
	S390= CtrlDR_DMMU1=1                                        Premise(F260)
	S391= CtrlIR_DMMU1=1                                        Premise(F261)
	S392= [IR_DMMU1]={32,rS,rT,offset}                          IR_DMMU1-Write(S342,S391)
	S393= CtrlIR_WB=0                                           Premise(F262)
	S394= CtrlA_MEM=0                                           Premise(F263)
	S395= CtrlA_WB=0                                            Premise(F264)
	S396= CtrlB_MEM=0                                           Premise(F265)
	S397= CtrlB_WB=0                                            Premise(F266)
	S398= CtrlALUOut_DMMU1=1                                    Premise(F267)
	S399= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S344,S398)
	S400= CtrlALUOut_WB=0                                       Premise(F268)
	S401= CtrlDR_WB=0                                           Premise(F269)
	S402= CtrlDAddrReg_MEM=0                                    Premise(F270)
	S403= CtrlDAddrReg_WB=0                                     Premise(F271)
	S404= CtrlDR_DMMU2=0                                        Premise(F272)
	S405= CtrlDMem=0                                            Premise(F273)
	S406= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S281,S405)
	S407= CtrlDMem8Word=0                                       Premise(F274)
	S408= CtrlIR_DMMU2=0                                        Premise(F275)
	S409= CtrlALUOut_DMMU2=0                                    Premise(F276)
	S410= CtrlDAddrReg_DMMU2=0                                  Premise(F277)

MEM(DMMU1)	S411= CP0.ASID=pid                                          CP0-Read-ASID(S354)
	S412= PC.CIA=addr                                           PC-Out(S360)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S360)
	S414= PC.Out=addr+4                                         PC-Out(S361)
	S415= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S368)
	S416= IR_ID.Out31_26=32                                     IR-Out(S368)
	S417= IR_ID.Out25_21=rS                                     IR-Out(S368)
	S418= IR_ID.Out20_16=rT                                     IR-Out(S368)
	S419= IR_ID.Out15_0=offset                                  IR-Out(S368)
	S420= A_EX.Out=FU(base)                                     A_EX-Out(S375)
	S421= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S375)
	S422= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S375)
	S423= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S377)
	S424= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S377)
	S425= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S377)
	S426= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S379)
	S427= IR_EX.Out31_26=32                                     IR_EX-Out(S379)
	S428= IR_EX.Out25_21=rS                                     IR_EX-Out(S379)
	S429= IR_EX.Out20_16=rT                                     IR_EX-Out(S379)
	S430= IR_EX.Out15_0=offset                                  IR_EX-Out(S379)
	S431= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S381)
	S432= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S381)
	S433= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S381)
	S434= IR_MEM.Out={32,rS,rT,offset}                          IR_MEM-Out(S383)
	S435= IR_MEM.Out31_26=32                                    IR_MEM-Out(S383)
	S436= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S383)
	S437= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S383)
	S438= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S383)
	S439= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S386)
	S440= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S386)
	S441= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S386)
	S442= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S443= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S444= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S445= IR_DMMU1.Out={32,rS,rT,offset}                        IR_DMMU1-Out(S392)
	S446= IR_DMMU1.Out31_26=32                                  IR_DMMU1-Out(S392)
	S447= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S392)
	S448= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S392)
	S449= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S392)
	S450= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S399)
	S451= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S399)
	S452= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S399)
	S453= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F278)
	S454= FU.IR_DMMU1={32,rS,rT,offset}                         Path(S445,S453)
	S455= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F279)
	S456= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F280)
	S457= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F281)
	S458= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F282)
	S459= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F283)
	S460= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F284)
	S461= CU_DMMU1.Op=32                                        Path(S446,S460)
	S462= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S461)
	S463= CU_DMMU1.MemDataSelFunc=mds_lwz                       CU_DMMU1(S461)
	S464= DCacheReg.Out=>DR_DMMU2.In                            Premise(F285)
	S465= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F286)
	S466= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S444,S465)
	S467= CP0.ASID=>DMMU.PID                                    Premise(F287)
	S468= DMMU.PID=pid                                          Path(S411,S467)
	S469= DCache.RLineEA=>DMMU.IEAR                             Premise(F288)
	S470= DMMU.IEAR=DCacheRLineEA()                             Path(S442,S469)
	S471= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S468,S470)
	S472= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F289)
	S473= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S471,S472)
	S474= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F290)
	S475= DMem.MEM8WordWData=DCacheRLineData()                  Path(S443,S474)
	S476= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F291)
	S477= IR_DMMU2.In={32,rS,rT,offset}                         Path(S445,S476)
	S478= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F292)
	S479= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S450,S478)
	S480= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F293)
	S481= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S439,S480)
	S482= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F294)
	S483= FU.InDMMU1_WReg=rT                                    Path(S448,S482)
	S484= CtrlASIDIn=0                                          Premise(F295)
	S485= CtrlCP0=0                                             Premise(F296)
	S486= CP0[ASID]=pid                                         CP0-Hold(S354,S485)
	S487= CtrlEPCIn=0                                           Premise(F297)
	S488= CtrlExCodeIn=0                                        Premise(F298)
	S489= CtrlIMMU=0                                            Premise(F299)
	S490= CtrlPC=0                                              Premise(F300)
	S491= CtrlPCInc=0                                           Premise(F301)
	S492= PC[CIA]=addr                                          PC-Hold(S360,S491)
	S493= PC[Out]=addr+4                                        PC-Hold(S361,S490,S491)
	S494= CtrlIAddrReg=0                                        Premise(F302)
	S495= CtrlICache=0                                          Premise(F303)
	S496= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S364,S495)
	S497= CtrlIR_IMMU=0                                         Premise(F304)
	S498= CtrlICacheReg=0                                       Premise(F305)
	S499= CtrlIR_ID=0                                           Premise(F306)
	S500= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S368,S499)
	S501= CtrlIMem=0                                            Premise(F307)
	S502= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S370,S501)
	S503= CtrlIRMux=0                                           Premise(F308)
	S504= CtrlGPR=0                                             Premise(F309)
	S505= GPR[rS]=base                                          GPR-Hold(S373,S504)
	S506= CtrlA_EX=0                                            Premise(F310)
	S507= [A_EX]=FU(base)                                       A_EX-Hold(S375,S506)
	S508= CtrlB_EX=0                                            Premise(F311)
	S509= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S377,S508)
	S510= CtrlIR_EX=0                                           Premise(F312)
	S511= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S379,S510)
	S512= CtrlALUOut_MEM=0                                      Premise(F313)
	S513= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S381,S512)
	S514= CtrlIR_MEM=0                                          Premise(F314)
	S515= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Hold(S383,S514)
	S516= CtrlDMMU=0                                            Premise(F315)
	S517= CtrlDAddrReg_DMMU1=0                                  Premise(F316)
	S518= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S386,S517)
	S519= CtrlDCache=0                                          Premise(F317)
	S520= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S388,S519)
	S521= CtrlDCacheReg=0                                       Premise(F318)
	S522= CtrlDR_DMMU1=0                                        Premise(F319)
	S523= CtrlIR_DMMU1=0                                        Premise(F320)
	S524= [IR_DMMU1]={32,rS,rT,offset}                          IR_DMMU1-Hold(S392,S523)
	S525= CtrlIR_WB=0                                           Premise(F321)
	S526= CtrlA_MEM=0                                           Premise(F322)
	S527= CtrlA_WB=0                                            Premise(F323)
	S528= CtrlB_MEM=0                                           Premise(F324)
	S529= CtrlB_WB=0                                            Premise(F325)
	S530= CtrlALUOut_DMMU1=0                                    Premise(F326)
	S531= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S399,S530)
	S532= CtrlALUOut_WB=0                                       Premise(F327)
	S533= CtrlDR_WB=0                                           Premise(F328)
	S534= CtrlDAddrReg_MEM=0                                    Premise(F329)
	S535= CtrlDAddrReg_WB=0                                     Premise(F330)
	S536= CtrlDR_DMMU2=1                                        Premise(F331)
	S537= CtrlDMem=0                                            Premise(F332)
	S538= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S406,S537)
	S539= CtrlDMem8Word=1                                       Premise(F333)
	S540= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Write8Word(S473,S475,S539)
	S541= CtrlIR_DMMU2=1                                        Premise(F334)
	S542= [IR_DMMU2]={32,rS,rT,offset}                          IR_DMMU2-Write(S477,S541)
	S543= CtrlALUOut_DMMU2=1                                    Premise(F335)
	S544= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S479,S543)
	S545= CtrlDAddrReg_DMMU2=1                                  Premise(F336)
	S546= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S481,S545)

MEM(DMMU2)	S547= CP0.ASID=pid                                          CP0-Read-ASID(S486)
	S548= PC.CIA=addr                                           PC-Out(S492)
	S549= PC.CIA31_28=addr[31:28]                               PC-Out(S492)
	S550= PC.Out=addr+4                                         PC-Out(S493)
	S551= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S500)
	S552= IR_ID.Out31_26=32                                     IR-Out(S500)
	S553= IR_ID.Out25_21=rS                                     IR-Out(S500)
	S554= IR_ID.Out20_16=rT                                     IR-Out(S500)
	S555= IR_ID.Out15_0=offset                                  IR-Out(S500)
	S556= A_EX.Out=FU(base)                                     A_EX-Out(S507)
	S557= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S507)
	S558= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S507)
	S559= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S509)
	S560= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S509)
	S561= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S509)
	S562= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S511)
	S563= IR_EX.Out31_26=32                                     IR_EX-Out(S511)
	S564= IR_EX.Out25_21=rS                                     IR_EX-Out(S511)
	S565= IR_EX.Out20_16=rT                                     IR_EX-Out(S511)
	S566= IR_EX.Out15_0=offset                                  IR_EX-Out(S511)
	S567= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S513)
	S568= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S513)
	S569= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S513)
	S570= IR_MEM.Out={32,rS,rT,offset}                          IR_MEM-Out(S515)
	S571= IR_MEM.Out31_26=32                                    IR_MEM-Out(S515)
	S572= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S515)
	S573= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S515)
	S574= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S515)
	S575= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S518)
	S576= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S518)
	S577= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S518)
	S578= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S579= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S580= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S581= IR_DMMU1.Out={32,rS,rT,offset}                        IR_DMMU1-Out(S524)
	S582= IR_DMMU1.Out31_26=32                                  IR_DMMU1-Out(S524)
	S583= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S524)
	S584= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S524)
	S585= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S524)
	S586= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S531)
	S587= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S531)
	S588= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S531)
	S589= IR_DMMU2.Out={32,rS,rT,offset}                        IR_DMMU2-Out(S542)
	S590= IR_DMMU2.Out31_26=32                                  IR_DMMU2-Out(S542)
	S591= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S542)
	S592= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S542)
	S593= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S542)
	S594= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S544)
	S595= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S544)
	S596= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S544)
	S597= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S546)
	S598= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S546)
	S599= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S546)
	S600= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F337)
	S601= FU.IR_DMMU2={32,rS,rT,offset}                         Path(S589,S600)
	S602= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F338)
	S603= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F339)
	S604= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F340)
	S605= CU_DMMU2.Op=32                                        Path(S590,S604)
	S606= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S605)
	S607= CU_DMMU2.MemDataSelFunc=mds_lwz                       CU_DMMU2(S605)
	S608= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F341)
	S609= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S594,S608)
	S610= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S609)
	S611= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F342)
	S612= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S597,S611)
	S613= DMem.MEM8WordOut=>DCache.WData                        Premise(F343)
	S614= DMem.Out=>DR_WB.In                                    Premise(F344)
	S615= IR_DMMU2.Out=>IR_WB.In                                Premise(F345)
	S616= IR_WB.In={32,rS,rT,offset}                            Path(S589,S615)
	S617= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F346)
	S618= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S594,S617)
	S619= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F347)
	S620= FU.InDMMU2_WReg=rT                                    Path(S592,S619)
	S621= CtrlASIDIn=0                                          Premise(F348)
	S622= CtrlCP0=0                                             Premise(F349)
	S623= CP0[ASID]=pid                                         CP0-Hold(S486,S622)
	S624= CtrlEPCIn=0                                           Premise(F350)
	S625= CtrlExCodeIn=0                                        Premise(F351)
	S626= CtrlIMMU=0                                            Premise(F352)
	S627= CtrlPC=0                                              Premise(F353)
	S628= CtrlPCInc=0                                           Premise(F354)
	S629= PC[CIA]=addr                                          PC-Hold(S492,S628)
	S630= PC[Out]=addr+4                                        PC-Hold(S493,S627,S628)
	S631= CtrlIAddrReg=0                                        Premise(F355)
	S632= CtrlICache=0                                          Premise(F356)
	S633= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S496,S632)
	S634= CtrlIR_IMMU=0                                         Premise(F357)
	S635= CtrlICacheReg=0                                       Premise(F358)
	S636= CtrlIR_ID=0                                           Premise(F359)
	S637= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S500,S636)
	S638= CtrlIMem=0                                            Premise(F360)
	S639= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S502,S638)
	S640= CtrlIRMux=0                                           Premise(F361)
	S641= CtrlGPR=0                                             Premise(F362)
	S642= GPR[rS]=base                                          GPR-Hold(S505,S641)
	S643= CtrlA_EX=0                                            Premise(F363)
	S644= [A_EX]=FU(base)                                       A_EX-Hold(S507,S643)
	S645= CtrlB_EX=0                                            Premise(F364)
	S646= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S509,S645)
	S647= CtrlIR_EX=0                                           Premise(F365)
	S648= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S511,S647)
	S649= CtrlALUOut_MEM=0                                      Premise(F366)
	S650= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S513,S649)
	S651= CtrlIR_MEM=0                                          Premise(F367)
	S652= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Hold(S515,S651)
	S653= CtrlDMMU=0                                            Premise(F368)
	S654= CtrlDAddrReg_DMMU1=0                                  Premise(F369)
	S655= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S518,S654)
	S656= CtrlDCache=1                                          Premise(F370)
	S657= CtrlDCacheReg=0                                       Premise(F371)
	S658= CtrlDR_DMMU1=0                                        Premise(F372)
	S659= CtrlIR_DMMU1=0                                        Premise(F373)
	S660= [IR_DMMU1]={32,rS,rT,offset}                          IR_DMMU1-Hold(S524,S659)
	S661= CtrlIR_WB=1                                           Premise(F374)
	S662= [IR_WB]={32,rS,rT,offset}                             IR_WB-Write(S616,S661)
	S663= CtrlA_MEM=0                                           Premise(F375)
	S664= CtrlA_WB=0                                            Premise(F376)
	S665= CtrlB_MEM=0                                           Premise(F377)
	S666= CtrlB_WB=0                                            Premise(F378)
	S667= CtrlALUOut_DMMU1=0                                    Premise(F379)
	S668= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S531,S667)
	S669= CtrlALUOut_WB=1                                       Premise(F380)
	S670= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S618,S669)
	S671= CtrlDR_WB=1                                           Premise(F381)
	S672= CtrlDAddrReg_MEM=0                                    Premise(F382)
	S673= CtrlDAddrReg_WB=0                                     Premise(F383)
	S674= CtrlDR_DMMU2=0                                        Premise(F384)
	S675= CtrlDMem=0                                            Premise(F385)
	S676= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S538,S675)
	S677= CtrlDMem8Word=0                                       Premise(F386)
	S678= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S540,S677)
	S679= DMem.Out=a                                            DMem-Read(S612,S538,S675,S677)
	S680= DR_WB.In=a                                            Path(S679,S614)
	S681= [DR_WB]=a                                             DR_WB-Write(S680,S671)
	S682= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S612,S538,S675,S677)
	S683= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S682,S613)
	S684= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S609,S683,S656)
	S685= CtrlIR_DMMU2=0                                        Premise(F387)
	S686= [IR_DMMU2]={32,rS,rT,offset}                          IR_DMMU2-Hold(S542,S685)
	S687= CtrlALUOut_DMMU2=0                                    Premise(F388)
	S688= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S544,S687)
	S689= CtrlDAddrReg_DMMU2=0                                  Premise(F389)
	S690= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S546,S689)

WB	S691= CP0.ASID=pid                                          CP0-Read-ASID(S623)
	S692= PC.CIA=addr                                           PC-Out(S629)
	S693= PC.CIA31_28=addr[31:28]                               PC-Out(S629)
	S694= PC.Out=addr+4                                         PC-Out(S630)
	S695= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S637)
	S696= IR_ID.Out31_26=32                                     IR-Out(S637)
	S697= IR_ID.Out25_21=rS                                     IR-Out(S637)
	S698= IR_ID.Out20_16=rT                                     IR-Out(S637)
	S699= IR_ID.Out15_0=offset                                  IR-Out(S637)
	S700= A_EX.Out=FU(base)                                     A_EX-Out(S644)
	S701= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S644)
	S702= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S644)
	S703= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S646)
	S704= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S646)
	S705= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S646)
	S706= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S648)
	S707= IR_EX.Out31_26=32                                     IR_EX-Out(S648)
	S708= IR_EX.Out25_21=rS                                     IR_EX-Out(S648)
	S709= IR_EX.Out20_16=rT                                     IR_EX-Out(S648)
	S710= IR_EX.Out15_0=offset                                  IR_EX-Out(S648)
	S711= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S650)
	S712= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S650)
	S713= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S650)
	S714= IR_MEM.Out={32,rS,rT,offset}                          IR_MEM-Out(S652)
	S715= IR_MEM.Out31_26=32                                    IR_MEM-Out(S652)
	S716= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S652)
	S717= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S652)
	S718= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S652)
	S719= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S655)
	S720= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S655)
	S721= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S655)
	S722= IR_DMMU1.Out={32,rS,rT,offset}                        IR_DMMU1-Out(S660)
	S723= IR_DMMU1.Out31_26=32                                  IR_DMMU1-Out(S660)
	S724= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S660)
	S725= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S660)
	S726= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S660)
	S727= IR_WB.Out={32,rS,rT,offset}                           IR-Out(S662)
	S728= IR_WB.Out31_26=32                                     IR-Out(S662)
	S729= IR_WB.Out25_21=rS                                     IR-Out(S662)
	S730= IR_WB.Out20_16=rT                                     IR-Out(S662)
	S731= IR_WB.Out15_0=offset                                  IR-Out(S662)
	S732= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S668)
	S733= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S668)
	S734= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S668)
	S735= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S670)
	S736= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S670)
	S737= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S670)
	S738= DR_WB.Out=a                                           DR_WB-Out(S681)
	S739= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S681)
	S740= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S681)
	S741= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S742= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S743= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S744= IR_DMMU2.Out={32,rS,rT,offset}                        IR_DMMU2-Out(S686)
	S745= IR_DMMU2.Out31_26=32                                  IR_DMMU2-Out(S686)
	S746= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S686)
	S747= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S686)
	S748= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S686)
	S749= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S688)
	S750= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S688)
	S751= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S688)
	S752= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S690)
	S753= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S690)
	S754= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S690)
	S755= IR_WB.Out=>FU.IR_WB                                   Premise(F390)
	S756= FU.IR_WB={32,rS,rT,offset}                            Path(S727,S755)
	S757= IR_WB.Out31_26=>CU_WB.Op                              Premise(F391)
	S758= CU_WB.Op=32                                           Path(S728,S757)
	S759= CU_WB.Func=alu_add                                    CU_WB(S758)
	S760= CU_WB.MemDataSelFunc=mds_lwz                          CU_WB(S758)
	S761= IR_WB.Out20_16=>GPR.WReg                              Premise(F392)
	S762= GPR.WReg=rT                                           Path(S730,S761)
	S763= DR_WB.Out=>MemDataSelL.In                             Premise(F393)
	S764= MemDataSelL.In=a                                      Path(S738,S763)
	S765= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F394)
	S766= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S736,S765)
	S767= MemDataSelL.Func=6'b001001                            Premise(F395)
	S768= MemDataSelL.Out={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S764,S766)
	S769= MemDataSelL.Out=>GPR.WData                            Premise(F396)
	S770= GPR.WData={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S768,S769)
	S771= MemDataSelL.Out=>FU.InWB                              Premise(F397)
	S772= FU.InWB={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S768,S771)
	S773= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F398)
	S774= FU.InWB_WReg=rT                                       Path(S730,S773)
	S775= CtrlASIDIn=0                                          Premise(F399)
	S776= CtrlCP0=0                                             Premise(F400)
	S777= CP0[ASID]=pid                                         CP0-Hold(S623,S776)
	S778= CtrlEPCIn=0                                           Premise(F401)
	S779= CtrlExCodeIn=0                                        Premise(F402)
	S780= CtrlIMMU=0                                            Premise(F403)
	S781= CtrlPC=0                                              Premise(F404)
	S782= CtrlPCInc=0                                           Premise(F405)
	S783= PC[CIA]=addr                                          PC-Hold(S629,S782)
	S784= PC[Out]=addr+4                                        PC-Hold(S630,S781,S782)
	S785= CtrlIAddrReg=0                                        Premise(F406)
	S786= CtrlICache=0                                          Premise(F407)
	S787= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S633,S786)
	S788= CtrlIR_IMMU=0                                         Premise(F408)
	S789= CtrlICacheReg=0                                       Premise(F409)
	S790= CtrlIR_ID=0                                           Premise(F410)
	S791= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S637,S790)
	S792= CtrlIMem=0                                            Premise(F411)
	S793= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S639,S792)
	S794= CtrlIRMux=0                                           Premise(F412)
	S795= CtrlGPR=1                                             Premise(F413)
	S796= GPR[rT]={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S762,S770,S795)
	S797= CtrlA_EX=0                                            Premise(F414)
	S798= [A_EX]=FU(base)                                       A_EX-Hold(S644,S797)
	S799= CtrlB_EX=0                                            Premise(F415)
	S800= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S646,S799)
	S801= CtrlIR_EX=0                                           Premise(F416)
	S802= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S648,S801)
	S803= CtrlALUOut_MEM=0                                      Premise(F417)
	S804= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S650,S803)
	S805= CtrlIR_MEM=0                                          Premise(F418)
	S806= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Hold(S652,S805)
	S807= CtrlDMMU=0                                            Premise(F419)
	S808= CtrlDAddrReg_DMMU1=0                                  Premise(F420)
	S809= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S655,S808)
	S810= CtrlDCache=0                                          Premise(F421)
	S811= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S684,S810)
	S812= CtrlDCacheReg=0                                       Premise(F422)
	S813= CtrlDR_DMMU1=0                                        Premise(F423)
	S814= CtrlIR_DMMU1=0                                        Premise(F424)
	S815= [IR_DMMU1]={32,rS,rT,offset}                          IR_DMMU1-Hold(S660,S814)
	S816= CtrlIR_WB=0                                           Premise(F425)
	S817= [IR_WB]={32,rS,rT,offset}                             IR_WB-Hold(S662,S816)
	S818= CtrlA_MEM=0                                           Premise(F426)
	S819= CtrlA_WB=0                                            Premise(F427)
	S820= CtrlB_MEM=0                                           Premise(F428)
	S821= CtrlB_WB=0                                            Premise(F429)
	S822= CtrlALUOut_DMMU1=0                                    Premise(F430)
	S823= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S668,S822)
	S824= CtrlALUOut_WB=0                                       Premise(F431)
	S825= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S670,S824)
	S826= CtrlDR_WB=0                                           Premise(F432)
	S827= [DR_WB]=a                                             DR_WB-Hold(S681,S826)
	S828= CtrlDAddrReg_MEM=0                                    Premise(F433)
	S829= CtrlDAddrReg_WB=0                                     Premise(F434)
	S830= CtrlDR_DMMU2=0                                        Premise(F435)
	S831= CtrlDMem=0                                            Premise(F436)
	S832= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S676,S831)
	S833= CtrlDMem8Word=0                                       Premise(F437)
	S834= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S678,S833)
	S835= CtrlIR_DMMU2=0                                        Premise(F438)
	S836= [IR_DMMU2]={32,rS,rT,offset}                          IR_DMMU2-Hold(S686,S835)
	S837= CtrlALUOut_DMMU2=0                                    Premise(F439)
	S838= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S688,S837)
	S839= CtrlDAddrReg_DMMU2=0                                  Premise(F440)
	S840= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S690,S839)

POST	S777= CP0[ASID]=pid                                         CP0-Hold(S623,S776)
	S783= PC[CIA]=addr                                          PC-Hold(S629,S782)
	S784= PC[Out]=addr+4                                        PC-Hold(S630,S781,S782)
	S787= ICache[addr]={32,rS,rT,offset}                        ICache-Hold(S633,S786)
	S791= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S637,S790)
	S793= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S639,S792)
	S796= GPR[rT]={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S762,S770,S795)
	S798= [A_EX]=FU(base)                                       A_EX-Hold(S644,S797)
	S800= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S646,S799)
	S802= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S648,S801)
	S804= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S650,S803)
	S806= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Hold(S652,S805)
	S809= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S655,S808)
	S811= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S684,S810)
	S815= [IR_DMMU1]={32,rS,rT,offset}                          IR_DMMU1-Hold(S660,S814)
	S817= [IR_WB]={32,rS,rT,offset}                             IR_WB-Hold(S662,S816)
	S823= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S668,S822)
	S825= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S670,S824)
	S827= [DR_WB]=a                                             DR_WB-Hold(S681,S826)
	S832= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S676,S831)
	S834= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()    DMem-Hold8Word(S678,S833)
	S836= [IR_DMMU2]={32,rS,rT,offset}                          IR_DMMU2-Hold(S686,S835)
	S838= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S688,S837)
	S840= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S690,S839)

