INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahmetenesturan/Projects/SSTU/Deney6/Deney6.sim/sim_1/impl/func/xsim/fsm1_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahmetenesturan/Projects/SSTU/Deney6/Deney6.srcs/sim_1/new/fsm1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm1_tb
