#### Verilog HDL Flipflop


<p align="justify">The following flipflops are considered</p><ol><li> D Flipflop</li><li> T Flipflop</li><li> JK Flipflop</li></ol>
