Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Mon Sep  1 01:08:40 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/spmv_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485t
| Design State : Routed
---------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------+
|      Characteristics      |                             Path #1                            |
+---------------------------+----------------------------------------------------------------+
| Requirement               | 10.000                                                         |
| Path Delay                | 9.681                                                          |
| Logic Delay               | 5.635(59%)                                                     |
| Net Delay                 | 4.046(41%)                                                     |
| Clock Skew                | -0.027                                                         |
| Slack                     | -0.951                                                         |
| Clock Uncertainty         | 0.035                                                          |
| Clock Relationship        | Safely Timed                                                   |
| Clock Delay Group         | Same Clock                                                     |
| Logic Levels              | 3                                                              |
| Routes                    | 4                                                              |
| Logical Path              | FDRE/C-(9)-DSP48E1-(18)-DSP48E1-(1)-DSP48E1-(18)-DSP48E1/C[41] |
| Start Point Clock         | ap_clk                                                         |
| End Point Clock           | ap_clk                                                         |
| DSP Block                 | Seq                                                            |
| RAM Registers             | None-None                                                      |
| IO Crossings              | 4                                                              |
| Config Crossings          | 0                                                              |
| SLR Crossings             | 0                                                              |
| PBlocks                   | 0                                                              |
| High Fanout               | 18                                                             |
| Dont Touch                | 0                                                              |
| Mark Debug                | 0                                                              |
| Start Point Pin Primitive | FDRE/C                                                         |
| End Point Pin Primitive   | DSP48E1/C[41]                                                  |
| Start Point Pin           | indvars_iv_reg_197_reg[9]/C                                    |
| End Point Pin             | dout_reg__1/C[41]                                              |
+---------------------------+----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (628, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0 |  1 |  2  |  3  |  4  |  5 |  6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 32 | 50 | 150 | 293 | 141 | 35 | 97 | 13 | 52 | 4 |  2 | 49 |  1 | 18 | 22 | 12 |  4 | 20 |  5 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


