`timescale 1ns / 1ps

module IF_ID_tb;
    
    // Definir se침ales de prueba
    reg clk;
    reg rst;
    reg [31:0] instruction;
    reg [31:0] pc;
    wire [31:0] o_instruction;
    wire [31:0] o_pc;
    
    // Instanciar el m칩dulo bajo prueba
    IF_ID dut (
        .clk(clk),
        .rst(rst),
        .instruction(instruction),
        .pc(pc),
        .o_instruction(o_instruction),
        .o_pc(o_pc)
    );
    

    
    // Generar se침ales de entrada
    initial begin
        // Inicializar se침ales de entrada
        clk = 1;
        rst = 1;
        pc = 0;
        instruction = 0;
        
      
        #5
        rst = 0;
        instruction = 32'hDEADBEEF;
        
        #1
        pc = 32'h00000004;
        #1; 
        instruction = 32'h00000EEF;
        #1
        pc = 32'h00000008;
     
           
    end
    
    always begin
        #0.5
        clk = ~clk;
    end

endmodule