<!DOCTYPE html>
<html>
  <head>
    <link rel="stylesheet" href="../style.css"/>
  </head>
  <body>
    <table id="table117">
      <caption id="page773">
        <b>Table 117. Document revision history</b>
      </caption>
      <tr>
        <th class="thb">Date</th>
        <th class="thb">Revision</th>
        <th class="thb">Changes</th>
      </tr>
      <tr>
        <td>24-Apr-2017</td>
        <td>4</td>
        <td class="tl">
          <ul>
            <li><i><u>Section 4: Option bytes</u></i> - note and description</li>
          </ul>
          <p>
            <b>CRC</b>
          </p>
          <ul>
            <li>Feature list</li>
          </ul>
          <p>
            <b>RCC</b>
          </p>
          <ul>
            <li><i><u>Section 7.4.9: RTC domain control register </u></i><u><br/><i>(RCC_BDCR)</i></u> - bit field LSEDRV</li>
          </ul>
          <p>
            <b>GPIO</b>
          </p>
          <ul>
            <li><i><u>Section 8.4.9: GPIO alternate function low register </u></i><u><br/><i>(GPIOx_AFRL) (x = A..D, )</i></u> and other AF registers - <br/>AFR renamed to AFSEL</li>
          </ul>
          <p>
            <b>DMA</b>
          </p>
          <p><i><u>Section 10.4.2: DMA interrupt flag clear register </u></i><u><br/><i>(DMA_IFCR)</i></u> - bit description</p>
          <p>
            <b>Interrupt</b>
          </p>
          <ul>
            <li><i><u>Section Table 32.: Vector table</u></i> - removed &#8220;(combined <br/>with EXTI line 28)&#8221; from row position 29</li>
            <li><i><u>Section 11.2.5: External and internal interrupt/event </u></i><u><br/><i>line mapping</i></u> - line 23 reserved</li>
            <li><i><u>Section 11.3.1: Interrupt mask register (EXTI_IMR)</u></i> - <br/>MRx bits renamed to IMx</li>
            <li><i><u>Section 11.3.2: Event mask register (EXTI_EMR)</u></i> - <br/>MRx bits renamed to EMx</li>
            <li><i><u>Section 11.3.3: Rising trigger selection register </u></i><u><br/><i>(EXTI_RTSR)</i></u> - TRx renamed to RTx and FTx; RT31 <br/>added</li>
            <li><i><u>Section 11.3.5: Software interrupt event register </u></i><u><br/><i>(EXTI_SWIER)</i></u> - SWIERx renamed to SWIx; SWI31 <br/>added</li>
            <li><i><u>Section 11.3.6: Pending register (EXTI_PR)</u></i> - PRx <br/>renamed to PIFx; PIF31 added</li>
          </ul>
          <p>
            <b>ADC</b>
          </p>
          <ul>
            <li><i><u>Section 12.4.1: Calibration (ADCAL)</u></i> - calibration <br/>software procedure</li>
            <li><i><u>Section 12.4.2: ADC on-off control (ADEN, ADDIS, </u></i><u><br/><i>ADRDY)</i></u> - modified</li>
            <li><i><u>Section 12.4.9: Starting conversions (ADSTART)</u></i> and <br/>corresponding bit description</li>
            <li>Section <i><u>Reading the temperature</u></i> - added paragraphs</li>
          </ul>
          <p>
            <b>TIM1</b>
          </p>
          <ul>
            <li>
              <i>
                <u>Section 13.3.12: Using the break function</u>
              </i>
            </li>
          </ul>
          <p>
            <b>TIM3</b>
          </p>
          <ul>
            <li>removed redundant table before <i><u>Table 49: TIM3 </u></i><u><br/><i>internal trigger connection</i></u></li>
            <li><i><u>Section 14.4.12: TIM3 auto-reload register </u></i><u><br/><i>(TIM3_ARR)</i></u> reset value</li>
            <li>corrected <i><u>Table 51: TIM3 register map and reset </u></i><u><br/><i>values</i></u></li>
          </ul>
          <p>
            <b>TIM6/TIM7</b>
          </p>
          <ul>
            <li><i><u>Section 15.4.7: TIM6/TIM7 auto-reload register </u></i><u><br/><i>(TIMx_ARR)</i></u> reset value</li>
          </ul>
        </td>
      </tr>
    </table>
  </body>
</html>
