Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu Jul  6 18:30:04 2023
| Host         : Sega running 64-bit major release  (build 9200)
| Command      : report_utilization -file mts_wrapper_utilization_placed.rpt -pb mts_wrapper_utilization_placed.pb
| Design       : mts_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13606 |     0 |          0 |    425280 |  3.20 |
|   LUT as Logic             | 12991 |     0 |          0 |    425280 |  3.05 |
|   LUT as Memory            |   615 |     0 |          0 |    213600 |  0.29 |
|     LUT as Distributed RAM |    20 |     0 |            |           |       |
|     LUT as Shift Register  |   595 |     0 |            |           |       |
| CLB Registers              | 17807 |     0 |          0 |    850560 |  2.09 |
|   Register as Flip Flop    | 17807 |     0 |          0 |    850560 |  2.09 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |    80 |     0 |          0 |     53160 |  0.15 |
| F7 Muxes                   |   400 |     0 |          0 |    212640 |  0.19 |
| F8 Muxes                   |    29 |     0 |          0 |    106320 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 111   |          Yes |           - |          Set |
| 520   |          Yes |           - |        Reset |
| 722   |          Yes |         Set |            - |
| 16454 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3417 |     0 |          0 |     53160 |  6.43 |
|   CLBL                                     |  1689 |     0 |            |           |       |
|   CLBM                                     |  1728 |     0 |            |           |       |
| LUT as Logic                               | 12991 |     0 |          0 |    425280 |  3.05 |
|   using O5 output only                     |   214 |       |            |           |       |
|   using O6 output only                     |  9580 |       |            |           |       |
|   using O5 and O6                          |  3197 |       |            |           |       |
| LUT as Memory                              |   615 |     0 |          0 |    213600 |  0.29 |
|   LUT as Distributed RAM                   |    20 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |   595 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   103 |       |            |           |       |
|     using O5 and O6                        |   492 |       |            |           |       |
| CLB Registers                              | 17807 |     0 |          0 |    850560 |  2.09 |
|   Register driven from within the CLB      |  6462 |       |            |           |       |
|   Register driven from outside the CLB     | 11345 |       |            |           |       |
|     LUT in front of the register is unused |  8228 |       |            |           |       |
|     LUT in front of the register is used   |  3117 |       |            |           |       |
| Unique Control Sets                        |   769 |       |          0 |    106320 |  0.72 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 183.5 |     0 |          0 |      1080 | 16.99 |
|   RAMB36/FIFO*    |   183 |     0 |          0 |      1080 | 16.94 |
|     RAMB36E2 only |   183 |       |            |           |       |
|   RAMB18          |     1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |     1 |       |            |           |       |
| URAM              |     0 |     0 |          0 |        80 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   40 |     0 |          0 |      4272 |  0.94 |
|   DSP48E2 only |   40 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       347 |  0.58 |
| HPIOB_M          |    2 |     2 |          0 |       138 |  1.45 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    0 |     0 |          0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       696 |  1.15 |
|   BUFGCE             |    5 |     0 |          0 |       216 |  2.31 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        32 |  6.25 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    1 |     1 |          0 |         1 | 100.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 16454 |            Register |
| LUT6       |  6565 |                 CLB |
| LUT5       |  2862 |                 CLB |
| LUT3       |  2748 |                 CLB |
| LUT4       |  2314 |                 CLB |
| LUT2       |  1413 |                 CLB |
| SRL16E     |   912 |                 CLB |
| FDSE       |   722 |            Register |
| FDCE       |   520 |            Register |
| MUXF7      |   400 |                 CLB |
| LUT1       |   286 |                 CLB |
| RAMB36E2   |   183 |            BLOCKRAM |
| SRLC32E    |   173 |                 CLB |
| FDPE       |   111 |            Register |
| CARRY8     |    80 |                 CLB |
| DSP48E2    |    40 |          Arithmetic |
| RAMD32     |    36 |                 CLB |
| MUXF8      |    29 |                 CLB |
| BUFGCE     |     5 |               Clock |
| RFDAC      |     4 |            Advanced |
| RFADC      |     4 |            Advanced |
| RAMS32     |     4 |                 CLB |
| SRLC16E    |     2 |                 CLB |
| INBUF      |     2 |                 I/O |
| IBUFCTRL   |     2 |              Others |
| BUFGCE_DIV |     2 |               Clock |
| SYSMONE4   |     1 |            Advanced |
| RAMB18E2   |     1 |            BLOCKRAM |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| mts_zynq_ultra_ps_e_0_0       |    1 |
| mts_xbar_0                    |    1 |
| mts_vio_0_0                   |    1 |
| mts_usp_rf_data_converter_1_0 |    1 |
| mts_system_management_wiz_0_0 |    1 |
| mts_synchronizeSYSREF_0       |    1 |
| mts_ila_0_0                   |    1 |
| mts_c_counter_binary_0_0      |    1 |
| mts_blk_mem_gen_0_5           |    1 |
| mts_axi_gpio_fifoflush_0      |    1 |
| mts_axi_gpio_dac_0            |    1 |
| mts_axi_gpio_bram_adc_0       |    1 |
| mts_auto_pc_0                 |    1 |
| mts_RFingressReset_0          |    1 |
| mts_PSreset_control_0         |    1 |
| mts_MTSclkwiz_0               |    1 |
| mts_IQ_product_0_0            |    1 |
| mts_BUFG_PL_CLK_0             |    1 |
| dbg_hub                       |    1 |
+-------------------------------+------+


