

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sat May  7 20:12:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       29|  0.240 us|  0.290 us|   25|   30|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 38 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 39 'load' 'max_row_id_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:21]   --->   Operation 40 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 41 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln26, void %.split2410, i3 0, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:26]   --->   Operation 42 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:26]   --->   Operation 43 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:26]   --->   Operation 45 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split2, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:26]   --->   Operation 47 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'zext' 'zext_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'or' 'or_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_9 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 53 'getelementptr' 'row_len_slot_arr_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:26]   --->   Operation 54 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 55 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [HLS_CISR_spmv_accel.c:29]   --->   Operation 56 'switch' 'switch_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.30>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:29]   --->   Operation 57 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:30]   --->   Operation 58 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:32]   --->   Operation 60 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:33]   --->   Operation 61 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2410"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 63 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 64 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 65 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 66 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 67 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2410"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 69 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 70 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 71 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 72 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 73 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2410"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:29]   --->   Operation 75 'store' 'store_ln29' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:30]   --->   Operation 76 'store' 'store_ln30' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:31]   --->   Operation 77 'store' 'store_ln31' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:32]   --->   Operation 78 'store' 'store_ln32' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 79 'store' 'store_ln33' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2410"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln26 & trunc_ln29 == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:37]   --->   Operation 81 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_9" [HLS_CISR_spmv_accel.c:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 85 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 86 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%max_row_id_flag_0 = phi i1 0, void, i1 1, void %initialize.exit.loopexit"   --->   Operation 87 'phi' 'max_row_id_flag_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%max_row_id_loc_0 = phi i32 %max_row_id_load, void, i32 0, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:91]   --->   Operation 88 'phi' 'max_row_id_loc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %max_row_id_loc_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 89 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 90 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 91 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 92 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 93 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 94 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 95 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 96 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 97 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 98 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln60 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 99 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 100 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 101 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 102 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 103 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 104 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void, void %._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 105 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 106 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %trunc_ln58, i3 2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 107 'add' 'add_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 108 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 109 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'store' 'store_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 111 'add' 'add_ln59_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 112 'store' 'store_ln59' <Predicate = (!icmp_ln55_1)> <Delay = 1.58>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 113 'br' 'br_ln60' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_2 = getelementptr i32 %slot_arr_row_len, i64 0, i64 2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 114 'getelementptr' 'slot_arr_row_len_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 115 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%slot_row_count_2 = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:53]   --->   Operation 116 'load' 'slot_row_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 117 'load' 'slot_arr_row_len_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln55_2 = icmp_eq  i32 %slot_arr_row_len_load_2, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 118 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_2, void, void %._crit_edge1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 119 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %slot_row_count_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 120 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.96ns)   --->   "%xor_ln58 = xor i3 %trunc_ln58_1, i3 4" [HLS_CISR_spmv_accel.c:58]   --->   Operation 121 'xor' 'xor_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i3 %xor_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 122 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 123 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_2, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:58]   --->   Operation 124 'store' 'store_ln58' <Predicate = (!icmp_ln55_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln59_2 = add i32 %slot_row_count_2, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 125 'add' 'add_ln59_2' <Predicate = (!icmp_ln55_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_2, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:59]   --->   Operation 126 'store' 'store_ln59' <Predicate = (!icmp_ln55_2)> <Delay = 1.58>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge1" [HLS_CISR_spmv_accel.c:60]   --->   Operation 127 'br' 'br_ln60' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_3 = getelementptr i32 %slot_arr_row_len, i64 0, i64 3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 128 'getelementptr' 'slot_arr_row_len_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 129 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 7.11>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%slot_row_count_3 = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:53]   --->   Operation 130 'load' 'slot_row_count_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 131 'load' 'slot_arr_row_len_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln55_3 = icmp_eq  i32 %slot_arr_row_len_load_3, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 132 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_3, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:55]   --->   Operation 133 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %slot_row_count_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 134 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.65ns)   --->   "%add_ln58_1 = add i3 %trunc_ln58_2, i3 6" [HLS_CISR_spmv_accel.c:58]   --->   Operation 135 'add' 'add_ln58_1' <Predicate = (!icmp_ln55_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i3 %add_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 136 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 137 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_3, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:58]   --->   Operation 138 'store' 'store_ln58' <Predicate = (!icmp_ln55_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 139 [1/1] (2.55ns)   --->   "%add_ln59_3 = add i32 %slot_row_count_3, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 139 'add' 'add_ln59_3' <Predicate = (!icmp_ln55_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_3, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:59]   --->   Operation 140 'store' 'store_ln59' <Predicate = (!icmp_ln55_3)> <Delay = 1.58>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln60 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:60]   --->   Operation 141 'br' 'br_ln60' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 142 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %slot_row_counter_0_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 143 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %store_row_len_arr.exit._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 144 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 145 'store' 'store_ln83' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 146 'load' 'slot_row_len_id_0_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i32 %slot_row_len_id_0_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 147 'zext' 'zext_ln86' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 148 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:86]   --->   Operation 149 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %slot_row_len_id_0_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 150 'add' 'add_ln87' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 151 'store' 'store_ln87' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_7 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln53, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 152 'store' 'store_ln91' <Predicate = (icmp_ln80)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 153 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:86]   --->   Operation 153 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_loc_0, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 154 'add' 'add_ln92' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln94 = br void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 155 'br' 'br_ln94' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%max_row_id_flag_1 = phi i1 1, void, i1 %max_row_id_flag_0, void %store_row_len_arr.exit"   --->   Operation 156 'phi' 'max_row_id_flag_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%max_row_id_new_1 = phi i32 %add_ln92, void, i32 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 157 'phi' 'max_row_id_new_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%max_row_id_loc_1 = phi i32 %add_ln92, void, i32 %max_row_id_loc_0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 158 'phi' 'max_row_id_loc_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %row_len_slot_arr_load, void, i32 %slot_row_counter_0_load, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:86]   --->   Operation 159 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %max_row_id_loc_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 160 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 161 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln80_1 = icmp_eq  i32 %slot_row_counter_1_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 162 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80_1, void %._crit_edge2, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 163 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 164 'store' 'store_ln83' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 165 'load' 'slot_row_len_id_1_load' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %slot_row_len_id_1_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 166 'trunc' 'trunc_ln86' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %trunc_ln86, i3 2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 167 'add' 'add_ln86' <Predicate = (icmp_ln80_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 168 'zext' 'zext_ln86_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 169 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_8 : Operation 170 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 170 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln87_1 = add i32 %slot_row_len_id_1_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 171 'add' 'add_ln87_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87_1, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 172 'store' 'store_ln87' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_8 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln80, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 173 'store' 'store_ln91' <Predicate = (icmp_ln80_1)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.72>
ST_9 : Operation 174 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:86]   --->   Operation 174 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln92_1 = add i32 %max_row_id_loc_1, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 175 'add' 'add_ln92_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln94 = br void %._crit_edge2" [HLS_CISR_spmv_accel.c:94]   --->   Operation 176 'br' 'br_ln94' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%max_row_id_flag_2 = phi i1 1, void, i1 %max_row_id_flag_1, void %store_row_len_arr.exit._crit_edge"   --->   Operation 177 'phi' 'max_row_id_flag_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%max_row_id_new_2 = phi i32 %add_ln92_1, void, i32 %max_row_id_new_1, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:92]   --->   Operation 178 'phi' 'max_row_id_new_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%max_row_id_loc_2 = phi i32 %add_ln92_1, void, i32 %max_row_id_loc_1, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:92]   --->   Operation 179 'phi' 'max_row_id_loc_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%empty_16 = phi i32 %row_len_slot_arr_load_1, void, i32 %slot_row_counter_1_load, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:86]   --->   Operation 180 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i32 %max_row_id_loc_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 181 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 182 'load' 'slot_row_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (2.47ns)   --->   "%icmp_ln80_2 = icmp_eq  i32 %slot_row_counter_2_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 183 'icmp' 'icmp_ln80_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80_2, void %._crit_edge3, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 184 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:83]   --->   Operation 185 'store' 'store_ln83' <Predicate = (icmp_ln80_2)> <Delay = 1.58>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 186 'load' 'slot_row_len_id_2_load' <Predicate = (icmp_ln80_2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %slot_row_len_id_2_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 187 'trunc' 'trunc_ln86_1' <Predicate = (icmp_ln80_2)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.96ns)   --->   "%xor_ln86 = xor i3 %trunc_ln86_1, i3 4" [HLS_CISR_spmv_accel.c:86]   --->   Operation 188 'xor' 'xor_ln86' <Predicate = (icmp_ln80_2)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i3 %xor_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 189 'zext' 'zext_ln86_2' <Predicate = (icmp_ln80_2)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_7 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 190 'getelementptr' 'row_len_slot_arr_addr_7' <Predicate = (icmp_ln80_2)> <Delay = 0.00>
ST_9 : Operation 191 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load_2 = load i3 %row_len_slot_arr_addr_7" [HLS_CISR_spmv_accel.c:86]   --->   Operation 191 'load' 'row_len_slot_arr_load_2' <Predicate = (icmp_ln80_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln87_2 = add i32 %slot_row_len_id_2_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 192 'add' 'add_ln87_2' <Predicate = (icmp_ln80_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87_2, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 193 'store' 'store_ln87' <Predicate = (icmp_ln80_2)> <Delay = 1.58>
ST_9 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln80_1, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:91]   --->   Operation 194 'store' 'store_ln91' <Predicate = (icmp_ln80_2)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.72>
ST_10 : Operation 195 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load_2 = load i3 %row_len_slot_arr_addr_7" [HLS_CISR_spmv_accel.c:86]   --->   Operation 195 'load' 'row_len_slot_arr_load_2' <Predicate = (icmp_ln80_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 196 [1/1] (2.55ns)   --->   "%add_ln92_2 = add i32 %max_row_id_loc_2, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 196 'add' 'add_ln92_2' <Predicate = (icmp_ln80_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln94 = br void %._crit_edge3" [HLS_CISR_spmv_accel.c:94]   --->   Operation 197 'br' 'br_ln94' <Predicate = (icmp_ln80_2)> <Delay = 1.58>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%max_row_id_flag_3 = phi i1 1, void, i1 %max_row_id_flag_2, void %._crit_edge2"   --->   Operation 198 'phi' 'max_row_id_flag_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%max_row_id_new_3 = phi i32 %add_ln92_2, void, i32 %max_row_id_new_2, void %._crit_edge2" [HLS_CISR_spmv_accel.c:92]   --->   Operation 199 'phi' 'max_row_id_new_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%max_row_id_loc_3 = phi i32 %add_ln92_2, void, i32 %max_row_id_loc_2, void %._crit_edge2" [HLS_CISR_spmv_accel.c:92]   --->   Operation 200 'phi' 'max_row_id_loc_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%empty_17 = phi i32 %row_len_slot_arr_load_2, void, i32 %slot_row_counter_2_load, void %._crit_edge2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 201 'phi' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = trunc i32 %max_row_id_loc_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 202 'trunc' 'trunc_ln80_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 203 'load' 'slot_row_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln80_3 = icmp_eq  i32 %slot_row_counter_3_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 204 'icmp' 'icmp_ln80_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80_3, void %CISR_decoder.exit, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 205 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:83]   --->   Operation 206 'store' 'store_ln83' <Predicate = (icmp_ln80_3)> <Delay = 1.58>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 207 'load' 'slot_row_len_id_3_load' <Predicate = (icmp_ln80_3)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln86_2 = trunc i32 %slot_row_len_id_3_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 208 'trunc' 'trunc_ln86_2' <Predicate = (icmp_ln80_3)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (1.65ns)   --->   "%add_ln86_1 = add i3 %trunc_ln86_2, i3 6" [HLS_CISR_spmv_accel.c:86]   --->   Operation 209 'add' 'add_ln86_1' <Predicate = (icmp_ln80_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i3 %add_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 210 'zext' 'zext_ln86_3' <Predicate = (icmp_ln80_3)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_8 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 211 'getelementptr' 'row_len_slot_arr_addr_8' <Predicate = (icmp_ln80_3)> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load_3 = load i3 %row_len_slot_arr_addr_8" [HLS_CISR_spmv_accel.c:86]   --->   Operation 212 'load' 'row_len_slot_arr_load_3' <Predicate = (icmp_ln80_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 213 [1/1] (2.55ns)   --->   "%add_ln87_3 = add i32 %slot_row_len_id_3_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 213 'add' 'add_ln87_3' <Predicate = (icmp_ln80_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87_3, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:87]   --->   Operation 214 'store' 'store_ln87' <Predicate = (icmp_ln80_3)> <Delay = 1.58>
ST_10 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln80_2, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:91]   --->   Operation 215 'store' 'store_ln91' <Predicate = (icmp_ln80_3)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 216 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load_3 = load i3 %row_len_slot_arr_addr_8" [HLS_CISR_spmv_accel.c:86]   --->   Operation 216 'load' 'row_len_slot_arr_load_3' <Predicate = (icmp_ln80_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 217 [1/1] (2.55ns)   --->   "%add_ln92_3 = add i32 %max_row_id_loc_3, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 217 'add' 'add_ln92_3' <Predicate = (icmp_ln80_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln94 = br void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:94]   --->   Operation 218 'br' 'br_ln94' <Predicate = (icmp_ln80_3)> <Delay = 1.58>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 219 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 220 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 221 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %empty_15, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 221 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 222 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 223 [1/1] (2.55ns)   --->   "%add_ln115_1 = add i32 %empty_16, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 223 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 224 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 225 [1/1] (2.55ns)   --->   "%add_ln115_2 = add i32 %empty_17, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 225 'add' 'add_ln115_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_2, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:115]   --->   Operation 226 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%max_row_id_new_4 = phi i32 %add_ln92_3, void, i32 %max_row_id_new_3, void %._crit_edge3" [HLS_CISR_spmv_accel.c:92]   --->   Operation 227 'phi' 'max_row_id_new_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%empty_18 = phi i32 %row_len_slot_arr_load_3, void, i32 %slot_row_counter_3_load, void %._crit_edge3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 228 'phi' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 229 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 230 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 231 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 232 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 233 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 234 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 235 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 236 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 237 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln115_3 = add i32 %empty_18, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 237 'add' 'add_ln115_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_3, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:115]   --->   Operation 238 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 239 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 239 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 240 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 240 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 241 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 242 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 243 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 244 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 245 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 246 'getelementptr' 'slot_data_arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 247 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 248 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 249 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 250 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 251 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 252 [1/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 252 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %slot_data_arr_load_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 253 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%col_index_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 254 'partselect' 'col_index_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i3 %col_index_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 255 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 256 'getelementptr' 'inp_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [2/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 257 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 258 'getelementptr' 'slot_data_arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [2/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 259 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 260 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 260 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 261 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 262 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 263 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 264 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 265 [1/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 265 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %slot_data_arr_load_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 266 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%col_index_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 267 'partselect' 'col_index_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i3 %col_index_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 268 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 269 'getelementptr' 'inp_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [2/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 270 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 271 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 271 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 272 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%matrix_val_2 = bitcast i32 %trunc_ln107_2" [HLS_CISR_spmv_accel.c:107]   --->   Operation 273 'bitcast' 'matrix_val_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln111_2 = bitcast i32 %inp_vec_load_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 274 'bitcast' 'bitcast_ln111_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 275 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 276 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 277 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 277 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 278 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 279 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%matrix_val_3 = bitcast i32 %trunc_ln107_3" [HLS_CISR_spmv_accel.c:107]   --->   Operation 280 'bitcast' 'matrix_val_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %inp_vec_load_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 281 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 282 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 283 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 284 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 285 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 286 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 287 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 288 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 288 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 289 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 290 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 291 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 292 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 293 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 293 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 294 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%slot_res_arr_2_load = load i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 295 'load' 'slot_res_arr_2_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [5/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 296 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 297 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 298 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 298 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 299 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [4/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 300 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%slot_res_arr_3_load = load i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 301 'load' 'slot_res_arr_3_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [5/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 302 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 303 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 303 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 304 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [3/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 305 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [4/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 306 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 307 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 308 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 308 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [2/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 309 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [3/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 310 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 311 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 312 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 313 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 314 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 315 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 316 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 316 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 317 [1/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 317 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [2/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 318 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 319 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 320 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 321 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 322 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 323 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 324 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_2_i, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:111]   --->   Operation 324 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 325 [1/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 325 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%row_index_2 = load i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:130]   --->   Operation 326 'load' 'row_index_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i3 %row_index_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 327 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln131_2 = bitcast i32 %add_2_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 328 'bitcast' 'bitcast_ln131_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 329 'getelementptr' 'output_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_2, i3 %output_vec_addr_2" [HLS_CISR_spmv_accel.c:131]   --->   Operation 330 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%max_row_id_flag_4 = phi i1 1, void, i1 %max_row_id_flag_3, void %._crit_edge3"   --->   Operation 331 'phi' 'max_row_id_flag_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_3_i, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:111]   --->   Operation 332 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%row_index_3 = load i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:130]   --->   Operation 333 'load' 'row_index_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i3 %row_index_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 334 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln131_3 = bitcast i32 %add_3_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 335 'bitcast' 'bitcast_ln131_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 336 'getelementptr' 'output_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_3, i3 %output_vec_addr_3" [HLS_CISR_spmv_accel.c:131]   --->   Operation 337 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %max_row_id_flag_4, void %CISR_decoder.exit.new, void %mergeST"   --->   Operation 338 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln23 = store i32 %max_row_id_new_4, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 339 'store' 'store_ln23' <Predicate = (max_row_id_flag_4)> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %CISR_decoder.exit.new"   --->   Operation 340 'br' 'br_ln0' <Predicate = (max_row_id_flag_4)> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln200 = ret" [HLS_CISR_spmv_accel.c:200]   --->   Operation 341 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:26) with incoming values : ('add_ln26', HLS_CISR_spmv_accel.c:26) [49]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:26) with incoming values : ('add_ln26', HLS_CISR_spmv_accel.c:26) [49]  (0 ns)
	'getelementptr' operation ('row_len_slot_arr_addr_6', HLS_CISR_spmv_accel.c:37) [58]  (0 ns)
	'store' operation ('store_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' [94]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('slot_arr_row_len_addr', HLS_CISR_spmv_accel.c:55) [104]  (0 ns)
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [105]  (2.32 ns)

 <State 4>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [105]  (2.32 ns)
	'icmp' operation ('icmp_ln55', HLS_CISR_spmv_accel.c:55) [106]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 5>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_1', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [118]  (2.32 ns)
	'icmp' operation ('icmp_ln55_1', HLS_CISR_spmv_accel.c:55) [119]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 6>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_2', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [133]  (2.32 ns)
	'icmp' operation ('icmp_ln55_2', HLS_CISR_spmv_accel.c:55) [134]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 7>: 7.12ns
The critical path consists of the following:
	'load' operation ('slot_arr_row_len_load_3', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [148]  (2.32 ns)
	'icmp' operation ('icmp_ln55_3', HLS_CISR_spmv_accel.c:55) [149]  (2.47 ns)
	blocking operation 2.32 ns on control path)

 <State 8>: 5.73ns
The critical path consists of the following:
	'add' operation ('add_ln92', HLS_CISR_spmv_accel.c:92) [173]  (2.55 ns)
	multiplexor before 'phi' operation ('max_row_id_loc_1', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) [178]  (1.59 ns)
	'phi' operation ('max_row_id_loc_1', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) [178]  (0 ns)
	'store' operation ('store_ln91', HLS_CISR_spmv_accel.c:91) of variable 'trunc_ln80', HLS_CISR_spmv_accel.c:80 on static variable 'slot_row_id_1' [194]  (1.59 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'add' operation ('add_ln92_1', HLS_CISR_spmv_accel.c:92) [195]  (2.55 ns)
	multiplexor before 'phi' operation ('max_row_id_loc_2', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) ('add_ln92_1', HLS_CISR_spmv_accel.c:92) [200]  (1.59 ns)
	'phi' operation ('max_row_id_loc_2', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) ('add_ln92_1', HLS_CISR_spmv_accel.c:92) [200]  (0 ns)
	'store' operation ('store_ln91', HLS_CISR_spmv_accel.c:91) of variable 'trunc_ln80_1', HLS_CISR_spmv_accel.c:80 on static variable 'slot_row_id_2' [216]  (1.59 ns)

 <State 10>: 5.73ns
The critical path consists of the following:
	'add' operation ('add_ln92_2', HLS_CISR_spmv_accel.c:92) [217]  (2.55 ns)
	multiplexor before 'phi' operation ('max_row_id_loc_3', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) ('add_ln92_1', HLS_CISR_spmv_accel.c:92) ('add_ln92_2', HLS_CISR_spmv_accel.c:92) [222]  (1.59 ns)
	'phi' operation ('max_row_id_loc_3', HLS_CISR_spmv_accel.c:92) with incoming values : ('max_row_id_load', HLS_CISR_spmv_accel.c:91) ('add_ln92', HLS_CISR_spmv_accel.c:92) ('add_ln92_1', HLS_CISR_spmv_accel.c:92) ('add_ln92_2', HLS_CISR_spmv_accel.c:92) [222]  (0 ns)
	'store' operation ('store_ln91', HLS_CISR_spmv_accel.c:91) of variable 'trunc_ln80_2', HLS_CISR_spmv_accel.c:80 on static variable 'slot_row_id_3' [238]  (1.59 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln115', HLS_CISR_spmv_accel.c:115) [258]  (2.55 ns)
	'store' operation ('store_ln115', HLS_CISR_spmv_accel.c:115) of variable 'add_ln115', HLS_CISR_spmv_accel.c:115 on static variable 'slot_row_counter_0' [259]  (1.59 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load', HLS_CISR_spmv_accel.c:107) on array 'slot_data_arr' [246]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr', HLS_CISR_spmv_accel.c:111) [251]  (0 ns)
	'load' operation ('inp_vec_load', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [252]  (2.32 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load_1', HLS_CISR_spmv_accel.c:107) on array 'slot_data_arr' [261]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr_1', HLS_CISR_spmv_accel.c:111) [266]  (0 ns)
	'load' operation ('inp_vec_load_1', HLS_CISR_spmv_accel.c:111) on array 'inp_vec' [267]  (2.32 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [254]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [254]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [254]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:111) [254]  (5.7 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0' [255]  (0 ns)
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [256]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [256]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [256]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [256]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:111) [256]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', HLS_CISR_spmv_accel.c:111) [271]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_2_i', HLS_CISR_spmv_accel.c:111) [286]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_3_i', HLS_CISR_spmv_accel.c:111) [301]  (7.26 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('row_index', HLS_CISR_spmv_accel.c:130) on static variable 'slot_row_id_3' [320]  (0 ns)
	'getelementptr' operation ('output_vec_addr_3', HLS_CISR_spmv_accel.c:131) [323]  (0 ns)
	'store' operation ('store_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131_3', HLS_CISR_spmv_accel.c:131 on array 'output_vec' [324]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
