Analysis & Synthesis report for ex9
Mon May 08 15:47:57 2006
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Gate-level Retiming
 11. Multiplexer Restructuring Statistics (No Restructuring Performed)
 12. Source assignments for T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1
 13. Source assignments for T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1
 14. Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated
 15. Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated
 16. Parameter Settings for User Entity Instance: T8052:inst
 17. Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2
 19. Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2
 21. Parameter Settings for User Entity Instance: T8052:inst|T51:core51
 22. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_ALU:alu
 23. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
 24. Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
 25. Parameter Settings for User Entity Instance: T8052:inst|T51_Glue:glue51
 26. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp0
 27. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp1
 28. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp2
 29. Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp3
 30. Parameter Settings for User Entity Instance: T8052:inst|T51_TC01:tc01
 31. Parameter Settings for User Entity Instance: T8052:inst|T51_TC2:tc2
 32. Parameter Settings for User Entity Instance: T8052:inst|T51_UART:uart
 33. Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component
 34. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 35. Parameter Settings for Inferred Entity Instance: T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0
 36. lpm_mult Parameter Settings by Entity Instance
 37. In-System Memory Content Editor Settings
 38. Analysis & Synthesis Equations
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May 08 15:47:57 2006           ;
; Quartus II Version          ; 5.1 Build 176 10/26/2005 SP 0.15 SJ Web Edition ;
; Revision Name               ; ex9                                             ;
; Top-level Entity Name       ; ex9                                             ;
; Family                      ; Cyclone                                         ;
; Total logic elements        ; 2,942                                           ;
; Total pins                  ; 16                                              ;
; Total virtual pins          ; 0                                               ;
; Total memory bits           ; 102,400                                         ;
; Total PLLs                  ; 1                                               ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1C12F256C7       ;                    ;
; Top-level entity name                                              ; ex9                ; ex9                ;
; Family name                                                        ; Cyclone            ; Stratix            ;
; Restructure Multiplexers                                           ; Off                ; Auto               ;
; Ignore LCELL Buffers                                               ; On                 ; Off                ;
; Optimization Technique -- Cyclone                                  ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                              ; On                 ; Off                ;
; Perform gate-level register retiming                               ; On                 ; Off                ;
; Use smart compilation                                              ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; -1                 ; -1                 ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Maximum Number of M-RAM Memory Blocks                              ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; T51/fpga/xram_cyclone.vhd        ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/xram_cyclone.vhd                 ;
; T51/fpga/altpll0.vhd             ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/altpll0.vhd                      ;
; T51/fpga/iram_cyclone.vhd        ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/iram_cyclone.vhd                 ;
; T51/fpga/rom_cyclone.vhd         ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/rom_cyclone.vhd                  ;
; T51/fpga/T51_RAM_altera.vhd      ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/T51_RAM_altera.vhd               ;
; T51/fpga/T8052.vhd               ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/fpga/T8052.vhd                        ;
; T51/T51.vhd                      ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51.vhd                               ;
; T51/T51_ALU.vhd                  ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_ALU.vhd                           ;
; T51/T51_Glue.vhd                 ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_Glue.vhd                          ;
; T51/T51_MD.vhd                   ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_MD.vhd                            ;
; T51/T51_Pack.vhd                 ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_Pack.vhd                          ;
; T51/T51_Port.vhd                 ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_Port.vhd                          ;
; T51/T51_TC01.vhd                 ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_TC01.vhd                          ;
; T51/T51_TC2.vhd                  ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_TC2.vhd                           ;
; T51/T51_UART.vhd                 ; yes             ; User VHDL File                     ; C:/altera/FPGA_course/ex9/T51/T51_UART.vhd                          ;
; ex9.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/altera/FPGA_course/ex9/ex9.bdf                                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/lpm_decode.inc          ;
; aglobal51.inc                    ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/aglobal51.inc           ;
; altsyncram.inc                   ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altsyncram.inc          ;
; a_rdenreg.inc                    ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_m4g1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/altsyncram_m4g1.tdf                    ;
; db/altsyncram_n6h2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/altsyncram_n6h2.tdf                    ;
; db/decode_fga.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/decode_fga.tdf                         ;
; db/mux_vab.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/mux_vab.tdf                            ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/quartus51/libraries/megafunctions/sld_mod_ram_rom.vhd     ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/quartus51/libraries/megafunctions/sld_rom_sr.vhd          ;
; db/altsyncram_eja1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/altsyncram_eja1.tdf                    ;
; db/altsyncram_dlb2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/altsyncram_dlb2.tdf                    ;
; alt3pram.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/alt3pram.tdf            ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/altdpram.tdf            ;
; memmodes.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/others/maxplus2/memmodes.inc          ;
; a_hdffe.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/a_hdffe.inc             ;
; alt_le_rden_reg.inc              ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/alt_le_rden_reg.inc     ;
; db/altsyncram_k6i1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/altsyncram_k6i1.tdf                    ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/altpll.tdf              ;
; stratix_pll.inc                  ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc       ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/quartus51/libraries/megafunctions/sld_hub.vhd             ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/lpm_shiftreg.tdf        ;
; lpm_constant.inc                 ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc        ;
; dffeea.inc                       ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/dffeea.inc              ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/lpm_decode.tdf          ;
; declut.inc                       ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/declut.inc              ;
; altshift.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/altshift.inc            ;
; lpm_compare.inc                  ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc         ;
; db/decode_9ie.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/altera/FPGA_course/ex9/db/decode_9ie.tdf                         ;
; sld_dffex.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/quartus51/libraries/megafunctions/sld_dffex.vhd           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/bypassff.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Other                              ; c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus51/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Total logic elements                        ; 2942                                        ;
;     -- Combinational with no register       ; 2205                                        ;
;     -- Register only                        ; 245                                         ;
;     -- Combinational with a register        ; 492                                         ;
;                                             ;                                             ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 1379                                        ;
;     -- 3 input functions                    ; 691                                         ;
;     -- 2 input functions                    ; 544                                         ;
;     -- 1 input functions                    ; 79                                          ;
;     -- 0 input functions                    ; 4                                           ;
;         -- Combinational cells for routing  ; 0                                           ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 2518                                        ;
;     -- arithmetic mode                      ; 424                                         ;
;     -- qfbk mode                            ; 0                                           ;
;     -- register cascade mode                ; 0                                           ;
;     -- synchronous clear/load mode          ; 209                                         ;
;     -- asynchronous clear/load mode         ; 512                                         ;
;                                             ;                                             ;
; Total registers                             ; 737                                         ;
; Total logic cells in carry chains           ; 470                                         ;
; I/O pins                                    ; 12                                          ;
; Total memory bits                           ; 102400                                      ;
; Total PLLs                                  ; 1                                           ;
; Maximum fan-out node                        ; altpll0:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 609                                         ;
; Total fan-out                               ; 12014                                       ;
; Average fan-out                             ; 4.00                                        ;
+---------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                          ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ex9                                                                   ; 2942 (168)  ; 737          ; 102400      ; 12   ; 0            ; 2205 (168)   ; 245 (0)           ; 492 (0)          ; 470 (0)         ; 0 (0)      ; |ex9                                                                                                                                                                                                         ;
;    |T8052:inst|                                                        ; 2646 (123)  ; 648          ; 102400      ; 0    ; 0            ; 1998 (84)    ; 223 (21)          ; 425 (18)         ; 465 (0)         ; 0 (0)      ; |ex9|T8052:inst                                                                                                                                                                                              ;
;       |T51:core51|                                                     ; 1816 (1145) ; 317          ; 4096        ; 0    ; 0            ; 1499 (950)   ; 129 (74)          ; 188 (121)        ; 318 (173)       ; 0 (0)      ; |ex9|T8052:inst|T51:core51                                                                                                                                                                                   ;
;          |T51_ALU:alu|                                                 ; 643 (394)   ; 111          ; 0           ; 0    ; 0            ; 532 (344)    ; 44 (19)           ; 67 (31)          ; 145 (60)        ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu                                                                                                                                                                       ;
;             |T51_MD:md|                                                ; 249 (118)   ; 61           ; 0           ; 0    ; 0            ; 188 (57)     ; 25 (25)           ; 36 (36)          ; 85 (17)         ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                                             ;
;                |lpm_mult:mult_rtl_0|                                   ; 131 (0)     ; 0            ; 0           ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 0 (0)            ; 68 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0                                                                                                                                         ;
;                   |multcore:mult_core|                                 ; 131 (63)    ; 0            ; 0           ; 0    ; 0            ; 131 (63)     ; 0 (0)             ; 0 (0)            ; 68 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core                                                                                                                      ;
;                      |mpar_add:padder|                                 ; 68 (0)      ; 0            ; 0           ; 0    ; 0            ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 68 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder                                                                                                      ;
;                         |lpm_add_sub:adder[0]|                         ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                 ;
;                            |addcore:adder|                             ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                                                   ;
;                               |a_csnbuffer:result_node|                ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                                           ;
;                         |lpm_add_sub:adder[1]|                         ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                 ;
;                            |addcore:adder|                             ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder                                                                   ;
;                               |a_csnbuffer:result_node|                ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node                                           ;
;                         |lpm_add_sub:adder[2]|                         ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]                                                                                 ;
;                            |addcore:adder|                             ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder                                                                   ;
;                               |a_csnbuffer:result_node|                ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node                                           ;
;                         |lpm_add_sub:adder[3]|                         ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]                                                                                 ;
;                            |addcore:adder|                             ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder                                                                   ;
;                               |a_csnbuffer:result_node|                ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node                                           ;
;                         |mpar_add:sub_par_add|                         ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                 ;
;                            |lpm_add_sub:adder[0]|                      ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                            ;
;                               |addcore:adder|                          ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                                              ;
;                                  |a_csnbuffer:result_node|             ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                      ;
;                            |lpm_add_sub:adder[1]|                      ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]                                                            ;
;                               |addcore:adder|                          ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder                                              ;
;                                  |a_csnbuffer:result_node|             ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node                      ;
;                            |mpar_add:sub_par_add|                      ; 12 (0)      ; 0            ; 0           ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add                                                            ;
;                               |lpm_add_sub:adder[0]|                   ; 12 (0)      ; 0            ; 0           ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                       ;
;                                  |addcore:adder|                       ; 12 (0)      ; 0            ; 0           ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                         ;
;                                     |a_csnbuffer:result_node|          ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node ;
;          |T51_RAM_Altera:\Altera_MODEL:ram|                            ; 28 (28)     ; 11           ; 4096        ; 0    ; 0            ; 17 (17)      ; 11 (11)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram                                                                                                                                                  ;
;             |iram_cyclone:IRAM|                                        ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM                                                                                                                                ;
;                |alt3pram:alt3pram_component|                           ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component                                                                                                    ;
;                   |altdpram:altdpram_component1|                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                       ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                  ;
;                         |altsyncram_k6i1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated                   ;
;                   |altdpram:altdpram_component2|                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                       ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                  ;
;                         |altsyncram_k6i1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated                   ;
;       |T51_Glue:glue51|                                                ; 66 (66)     ; 26           ; 0           ; 0    ; 0            ; 40 (40)      ; 21 (21)           ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51_Glue:glue51                                                                                                                                                                              ;
;       |T51_Port:tp0|                                                   ; 10 (10)     ; 8            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51_Port:tp0                                                                                                                                                                                 ;
;       |T51_Port:tp1|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51_Port:tp1                                                                                                                                                                                 ;
;       |T51_Port:tp2|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51_Port:tp2                                                                                                                                                                                 ;
;       |T51_Port:tp3|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|T51_Port:tp3                                                                                                                                                                                 ;
;       |T51_TC01:tc01|                                                  ; 245 (245)   ; 48           ; 0           ; 0    ; 0            ; 197 (197)    ; 8 (8)             ; 40 (40)          ; 82 (82)         ; 0 (0)      ; |ex9|T8052:inst|T51_TC01:tc01                                                                                                                                                                                ;
;       |T51_TC2:tc2|                                                    ; 83 (83)     ; 45           ; 0           ; 0    ; 0            ; 38 (38)      ; 22 (22)           ; 23 (23)          ; 16 (16)         ; 0 (0)      ; |ex9|T8052:inst|T51_TC2:tc2                                                                                                                                                                                  ;
;       |T51_UART:uart|                                                  ; 139 (139)   ; 60           ; 0           ; 0    ; 0            ; 79 (79)      ; 13 (13)           ; 47 (47)          ; 6 (6)           ; 0 (0)      ; |ex9|T8052:inst|T51_UART:uart                                                                                                                                                                                ;
;       |rom_cyclone:\mon51:Altera_flash|                                ; 76 (0)      ; 42           ; 65536       ; 0    ; 0            ; 34 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash                                                                                                                                                              ;
;          |altsyncram:altsyncram_component|                             ; 76 (0)      ; 42           ; 65536       ; 0    ; 0            ; 34 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component                                                                                                                              ;
;             |altsyncram_m4g1:auto_generated|                           ; 76 (0)      ; 42           ; 65536       ; 0    ; 0            ; 34 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated                                                                                               ;
;                |altsyncram_n6h2:altsyncram1|                           ; 12 (2)      ; 2            ; 65536       ; 0    ; 0            ; 10 (0)       ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1                                                                   ;
;                   |decode_fga:decode5|                                 ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode5                                                ;
;                   |mux_vab:mux7|                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7                                                      ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 64 (45)     ; 40           ; 0           ; 0    ; 0            ; 24 (14)      ; 4 (4)             ; 36 (27)          ; 22 (17)         ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)     ; 9            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ;
;       |xram_cyclone:\mon51:Altera_ram|                                 ; 64 (0)      ; 39           ; 32768       ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram                                                                                                                                                               ;
;          |altsyncram:altsyncram_component|                             ; 64 (0)      ; 39           ; 32768       ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component                                                                                                                               ;
;             |altsyncram_eja1:auto_generated|                           ; 64 (0)      ; 39           ; 32768       ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 35 (0)           ; 21 (0)          ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated                                                                                                ;
;                |altsyncram_dlb2:altsyncram1|                           ; 0 (0)       ; 0            ; 32768       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1                                                                    ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 64 (45)     ; 39           ; 0           ; 0    ; 0            ; 25 (15)      ; 4 (4)             ; 35 (26)          ; 21 (16)         ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                      ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)     ; 9            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                   ;
;    |altpll0:inst1|                                                     ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|altpll0:inst1                                                                                                                                                                                           ;
;       |altpll:altpll_component|                                        ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|altpll0:inst1|altpll:altpll_component                                                                                                                                                                   ;
;    |sld_hub:sld_hub_inst|                                              ; 128 (36)    ; 89           ; 0           ; 0    ; 0            ; 39 (22)      ; 22 (2)            ; 67 (12)          ; 5 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst                                                                                                                                                                                    ;
;       |lpm_decode:instruction_decoder|                                 ; 5 (0)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                     ;
;          |decode_9ie:auto_generated|                                   ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated                                                                                                                           ;
;       |lpm_shiftreg:jtag_ir_register|                                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                      ;
;       |sld_dffex:BROADCAST|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA_0|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                ;
;       |sld_dffex:IRF_ENA|                                              ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                  ;
;       |sld_dffex:IRSR|                                                 ; 13 (13)     ; 7            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                     ;
;       |sld_dffex:RESET|                                                ; 1 (1)       ; 1            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                    ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                       ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                           ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                       ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                           ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                  ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                  ;
;       |sld_jtag_state_machine:jtag_state_machine|                      ; 21 (21)     ; 19           ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                          ;
;       |sld_rom_sr:HUB_INFO_REG|                                        ; 18 (18)     ; 9            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |ex9|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                            ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                            ;
; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                            ;
; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; C:/altera/FPGA_course/ex9/firmware/firmware.hex ;
; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 737   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 187   ;
; Number of registers using Asynchronous Clear ; 507   ;
; Number of registers using Asynchronous Load  ; 5     ;
; Number of registers using Clock Enable       ; 324   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T8052:inst|T51_Port:tp1|Port_Output[7]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[6]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[5]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[4]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[3]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[2]  ; 2       ;
; T8052:inst|T51_Port:tp1|Port_Output[1]  ; 2       ;
; sld_hub:sld_hub_inst|hub_tdo~1365       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1366       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1370       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1371       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1372       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1369       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1368       ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo~1367       ; 1       ;
; T8052:inst|T51:core51|FCycle[0]         ; 53      ;
; T8052:inst|T51:core51|SP[0]             ; 11      ;
; T8052:inst|T51:core51|SP[2]             ; 9       ;
; T8052:inst|T51:core51|SP[1]             ; 11      ;
; T8052:inst|T51_Port:tp0|Port_Output[0]  ; 2       ;
; T8052:inst|T51_Port:tp0|Port_Output[1]  ; 2       ;
; T8052:inst|T51_Port:tp3|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[7]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[1]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp1|Port_Output[0]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[5]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[3]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[4]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[6]  ; 1       ;
; T8052:inst|T51_Port:tp3|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp2|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Port:tp0|Port_Output[2]  ; 1       ;
; T8052:inst|T51_Glue:glue51|Int0_r[1]    ; 4       ;
; T8052:inst|T51:core51|P2R[7]            ; 1       ;
; T8052:inst|T51:core51|P2R[0]            ; 1       ;
; T8052:inst|T51:core51|P2R[1]            ; 1       ;
; T8052:inst|T51:core51|P2R[2]            ; 1       ;
; T8052:inst|T51:core51|P2R[3]            ; 1       ;
; T8052:inst|T51_Glue:glue51|Int0_r[0]    ; 3       ;
; T8052:inst|T51_UART:uart|TXD_i          ; 10      ;
; T8052:inst|T51:core51|P2R[6]            ; 1       ;
; T8052:inst|T51_UART:uart|RX_Filtered    ; 6       ;
; T8052:inst|T51_UART:uart|Samples[1]     ; 2       ;
; T8052:inst|T51_UART:uart|Samples[0]     ; 3       ;
; Total number of inverted registers = 56 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                               ;
+-----------------------------------+---------------------------------------------+-----------------+
; Register Name                     ; Clock Name                                  ; Created/Deleted ;
+-----------------------------------+---------------------------------------------+-----------------+
; T8052:inst|mux_sel_r[1]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; Deleted         ;
; T8052:inst|mux_sel_r[0]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; Deleted         ;
; T8052:inst|T51:core51|PC[13]      ; altpll0:inst1|altpll:altpll_component|_clk0 ; Deleted         ;
; sld_hub:sld_hub_inst|hub_tdo      ; altera_internal_jtag~TCKUTAP                ; Deleted         ;
; T8052:inst|mux_sel_r[0]~20        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[1]~21        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[0]~22        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[1]~23        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[1]~24        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[0]~25        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|mux_sel_r[0]~26        ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|T51:core51|PC[13]~58   ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|T51:core51|PC[13]~59   ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; T8052:inst|T51:core51|PC[13]~60   ; altpll0:inst1|altpll:altpll_component|_clk0 ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1365 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1366 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1367 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1368 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1369 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1370 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1371 ; altera_internal_jtag~TCKUTAP                ; Created         ;
; sld_hub:sld_hub_inst|hub_tdo~1372 ; altera_internal_jtag~TCKUTAP                ; Created         ;
+-----------------------------------+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|PCC[15]                                                                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|RAM_Addr_r[15]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|Inst[1]                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|B[1]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|DPL0[0]                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|DPH0[7]                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ex9|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt1[13]                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3]                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|Int_Trig_r[0]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|DPH0[5]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC2:tc2|Cnt[14]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC2:tc2|Cnt[5]                                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex9|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt1[12]                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt0[13]                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|SP[7]                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt0[8]                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|ACC[4]                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt1[3]                                                                                                                                                                       ;
; 20:1               ; 7 bits    ; 91 LEs        ; 14 LEs               ; 77 LEs                 ; Yes        ; |ex9|T8052:inst|T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                ;
; 28:1               ; 4 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |ex9|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ex9|T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|T51_TC01:tc01|Cnt0[7]                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |ex9|T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                                                                 ;
; 17:1               ; 5 bits    ; 55 LEs        ; 50 LEs               ; 5 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|SFR_RData_r[0]                                                                                                                                                                   ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|SFR_RData_r[7]                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ex9|T8052:inst|T51:core51|SP[2]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|Mem_Din[7]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ex9|T8052:inst|ROM_Data[1]                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|Int_AddrB[5]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|Int_AddrB[3]                                                                                                                                                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q[0]                                                                                                                                                          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 24 LEs               ; 9 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q[4]                                                                                                                                                          ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]                                                                                                                                                             ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[4]                                                                                                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |ex9|T8052:inst|T51:core51|Int_AddrA[6]                                                                                                                                                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |ex9|T8052:inst|T51:core51|Int_AddrA[2]                                                                                                                                                                     ;
; 18:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; No         ; |ex9|T8052:inst|T51:core51|ROM_Addr[11]                                                                                                                                                                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |ex9|T8052:inst|T51:core51|ROM_Addr[0]                                                                                                                                                                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 22 LEs               ; 6 LEs                  ; No         ; |ex9|T8052:inst|T51:core51|ROM_Addr[3]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ex9|T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ex9|T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst ;
+------------------+-------+------------------------------+
; Parameter Name   ; Value ; Type                         ;
+------------------+-------+------------------------------+
; iramaddresswidth ; 8     ; Integer                      ;
; tristate         ; 0     ; Integer                      ;
; simenv           ; 0     ; Integer                      ;
; ext_flash        ; 0     ; Integer                      ;
+------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                           ; Type                             ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                   ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                          ;
; WIDTH_A                            ; 8                                               ; Integer                          ;
; WIDTHAD_A                          ; 13                                              ; Integer                          ;
; NUMWORDS_A                         ; 8192                                            ; Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WIDTH_B                            ; 1                                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                          ;
; INIT_FILE                          ; C:/altera/FPGA_course/ex9/firmware/firmware.hex ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone                                         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_m4g1                                 ; Untyped                          ;
+------------------------------------+-------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                        ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sld_node_info         ; 135818752  ; Integer                                                                                                                                     ;
; sld_ip_version        ; 1          ; Integer                                                                                                                                     ;
; sld_ip_minor_version  ; 2          ; Integer                                                                                                                                     ;
; sld_common_ip_version ; 0          ; Integer                                                                                                                                     ;
; width_word            ; 8          ; Untyped                                                                                                                                     ;
; numwords              ; 8192       ; Untyped                                                                                                                                     ;
; widthad               ; 13         ; Untyped                                                                                                                                     ;
; shift_count_bits      ; 4          ; Untyped                                                                                                                                     ;
; cvalue                ; 00000000   ; Untyped                                                                                                                                     ;
; is_data_in_ram        ; 1          ; Untyped                                                                                                                                     ;
; is_readable           ; 1          ; Untyped                                                                                                                                     ;
; node_name             ; 1347571527 ; Untyped                                                                                                                                     ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                            ;
+------------------------------------+-----------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT     ; Untyped                                                         ;
; WIDTH_A                            ; 8               ; Integer                                                         ;
; WIDTHAD_A                          ; 12              ; Integer                                                         ;
; NUMWORDS_A                         ; 4096            ; Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                         ;
; WIDTH_B                            ; 1               ; Untyped                                                         ;
; WIDTHAD_B                          ; 1               ; Untyped                                                         ;
; NUMWORDS_B                         ; 1               ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                         ;
; BYTE_SIZE                          ; 8               ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_eja1 ; Untyped                                                         ;
+------------------------------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                       ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sld_node_info         ; 135818752  ; Integer                                                                                                                                    ;
; sld_ip_version        ; 1          ; Integer                                                                                                                                    ;
; sld_ip_minor_version  ; 2          ; Integer                                                                                                                                    ;
; sld_common_ip_version ; 0          ; Integer                                                                                                                                    ;
; width_word            ; 8          ; Untyped                                                                                                                                    ;
; numwords              ; 4096       ; Untyped                                                                                                                                    ;
; widthad               ; 12         ; Untyped                                                                                                                                    ;
; shift_count_bits      ; 4          ; Untyped                                                                                                                                    ;
; cvalue                ; 00000000   ; Untyped                                                                                                                                    ;
; is_data_in_ram        ; 1          ; Untyped                                                                                                                                    ;
; is_readable           ; 1          ; Untyped                                                                                                                                    ;
; node_name             ; 1481785677 ; Untyped                                                                                                                                    ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; dualbus         ; 0     ; Integer                                  ;
; ramaddresswidth ; 8     ; Integer                                  ;
; seconddptr      ; 0     ; Integer                                  ;
; tristate        ; 0     ; Integer                                  ;
; simenv          ; 0     ; Integer                                  ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_ALU:alu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; tristate       ; 0     ; Integer                                               ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram ;
+-----------------+-------+---------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------+
; ramaddresswidth ; 8     ; Integer                                                                   ;
+-----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 8            ; Integer                                                                                                   ;
; WIDTHAD                ; 8            ; Integer                                                                                                   ;
; NUMWORDS               ; 256          ; Untyped                                                                                                   ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                   ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                                   ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                                   ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                                   ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                                   ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                                   ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                                   ;
; RDCONTROL_REG_A        ; INCLOCK      ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                                   ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                                   ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                                   ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                                   ;
; RDCONTROL_REG_B        ; INCLOCK      ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                                   ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                                   ;
; USE_EAB                ; ON           ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone      ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Glue:glue51 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Integer                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_Port:tp3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Integer                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_TC01:tc01 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; fastcount      ; 0     ; Integer                                      ;
; tristate       ; 0     ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_TC2:tc2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; fastcount      ; 0     ; Integer                                    ;
; tristate       ; 0     ; Integer                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:inst|T51_UART:uart ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; fastcount      ; 0     ; Integer                                      ;
; tristate       ; 0     ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Integer                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Integer                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Integer                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Integer                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                        ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                 ;
+--------------------------+------------------------------------------------------------------+---------+
; Parameter Name           ; Value                                                            ; Type    ;
+--------------------------+------------------------------------------------------------------+---------+
; sld_hub_ip_version       ; 1                                                                ; Untyped ;
; sld_hub_ip_minor_version ; 2                                                                ; Untyped ;
; sld_common_ip_version    ; 0                                                                ; Untyped ;
; device_family            ; Cyclone                                                          ; Untyped ;
; n_nodes                  ; 2                                                                ; Untyped ;
; n_sel_bits               ; 2                                                                ; Untyped ;
; n_node_ir_bits           ; 5                                                                ; Untyped ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Binary  ;
+--------------------------+------------------------------------------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0 ;
+------------------------------------------------+----------+------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                 ;
+------------------------------------------------+----------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                              ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                              ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                              ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                              ;
; LATENCY                                        ; 0        ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                              ;
+------------------------------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                          ;
+---------------------------------------+-----------------------------------------------------------------+
; Name                                  ; Value                                                           ;
+---------------------------------------+-----------------------------------------------------------------+
; Number of entity instances            ; 1                                                               ;
; Entity Instance                       ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0 ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 8                                                               ;
;     -- LPM_WIDTHP                     ; 16                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
+---------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                              ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; 0              ; PROG        ; 8     ; 8192  ; Read/Write ; T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated ;
; 1              ; XRAM        ; 8     ; 4096  ; Read/Write ; T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/altera/FPGA_course/ex9/ex9.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Mon May 08 15:35:54 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex9 -c ex9
Info: Found 2 design units, including 1 entities, in source file T51/fpga/xram_cyclone.vhd
    Info: Found design unit 1: xram_cyclone-SYN
    Info: Found entity 1: xram_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file T51/fpga/iram_cyclone.vhd
    Info: Found design unit 1: iram_cyclone-SYN
    Info: Found entity 1: iram_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/lpm_ff0.vhd
    Info: Found design unit 1: lpm_ff0-SYN
    Info: Found entity 1: lpm_ff0
Info: Found 2 design units, including 1 entities, in source file T51/fpga/ram_stratix.vhd
    Info: Found design unit 1: ram_stratix-SYN
    Info: Found entity 1: ram_stratix
Info: Found 2 design units, including 1 entities, in source file T51/fpga/rom_cyclone.vhd
    Info: Found design unit 1: rom_cyclone-SYN
    Info: Found entity 1: rom_cyclone
Info: Found 2 design units, including 1 entities, in source file T51/fpga/T51_RAM_altera.vhd
    Info: Found design unit 1: T51_RAM_Altera-rtl
    Info: Found entity 1: T51_RAM_Altera
Info: Found 2 design units, including 1 entities, in source file T51/fpga/T8052.vhd
    Info: Found design unit 1: T8052-rtl
    Info: Found entity 1: T8052
Info: Found 2 design units, including 1 entities, in source file T51/Generic_DPRAM.vhd
    Info: Found design unit 1: Generic_DPRam-rtl
    Info: Found entity 1: Generic_DPRam
Info: Found 2 design units, including 1 entities, in source file T51/Generic_RAM.vhd
    Info: Found design unit 1: Generic_Ram-rtl
    Info: Found entity 1: Generic_Ram
Info: Found 2 design units, including 1 entities, in source file T51/T51.vhd
    Info: Found design unit 1: T51-rtl
    Info: Found entity 1: T51
Info: Found 2 design units, including 1 entities, in source file T51/T51_ALU.vhd
    Info: Found design unit 1: T51_ALU-rtl
    Info: Found entity 1: T51_ALU
Info: Found 2 design units, including 1 entities, in source file T51/T51_Glue.vhd
    Info: Found design unit 1: T51_Glue-rtl
    Info: Found entity 1: T51_Glue
Info: Found 2 design units, including 1 entities, in source file T51/T51_MD.vhd
    Info: Found design unit 1: T51_MD-rtl
    Info: Found entity 1: T51_MD
Info: Found 2 design units, including 0 entities, in source file T51/T51_Pack.vhd
    Info: Found design unit 1: T51_Pack
    Info: Found design unit 2: T51_Pack-body
Info: Found 2 design units, including 1 entities, in source file T51/T51_Port.vhd
    Info: Found design unit 1: T51_Port-rtl
    Info: Found entity 1: T51_Port
Info: Found 2 design units, including 1 entities, in source file T51/T51_RAM.vhd
    Info: Found design unit 1: T51_RAM-rtl
    Info: Found entity 1: T51_RAM
Info: Found 2 design units, including 1 entities, in source file T51/T51_TC01.vhd
    Info: Found design unit 1: T51_TC01-rtl
    Info: Found entity 1: T51_TC01
Info: Found 2 design units, including 1 entities, in source file T51/T51_TC2.vhd
    Info: Found design unit 1: T51_TC2-rtl
    Info: Found entity 1: T51_TC2
Info: Found 2 design units, including 1 entities, in source file T51/T51_UART.vhd
    Info: Found design unit 1: T51_UART-rtl
    Info: Found entity 1: T51_UART
Info: Found 1 design units, including 1 entities, in source file ex9.bdf
    Info: Found entity 1: ex9
Info: Elaborating entity "ex9" for the top level hierarchy
Warning: Port "T0" of type T8052 and instance "inst" is missing source signal
Warning: Port "T1" of type T8052 and instance "inst" is missing source signal
Warning: Port "T2" of type T8052 and instance "inst" is missing source signal
Warning: Port "T2EX" of type T8052 and instance "inst" is missing source signal
Warning: Port "RXD" of type T8052 and instance "inst" is missing source signal
Warning: Port "XRAM_DAT_I" of type T8052 and instance "inst" is missing source signal
Info: Elaborating entity "T8052" for hierarchy "T8052:inst"
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(158): object "ROM_Addr_r" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at T8052.vhd(163): object "RAM_DO" declared but not used
Info (10035): Verilog HDL or VHDL information at T8052.vhd(167): object "Ex_Sel_i" declared but not used
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(175): object "IO_RData_en" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at T8052.vhd(228): object "reset" declared but not used
Info (10035): Verilog HDL or VHDL information at T8052.vhd(230): object "Unified_addr" declared but not used
Info (10035): Verilog HDL or VHDL information at T8052.vhd(231): object "boot_rom_en" declared but not used
Warning (10541): VHDL Signal Declaration warning at T8052.vhd(232): used implicit default value for signal "BOOT_DOUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(233): object "ram_access" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at T8052.vhd(236): object "RamWE_n" declared but not used
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(241): object "IRAM_Wr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(242): object "IRAM_Addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(243): object "IRAM_WData" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(250): object "RAM_rd_r" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at T8052.vhd(273): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at T8052.vhd(287): conditional expression evaluates to a constant
Info: Elaborating entity "rom_cyclone" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info: Found entity 1: altsyncram_m4g1
Info: Elaborating entity "altsyncram_m4g1" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n6h2.tdf
    Info: Found entity 1: altsyncram_n6h2
Info: Elaborating entity "altsyncram_n6h2" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1"
Warning: Memory depth value (8192) in design file differs from memory depth value (6406) in Memory Initialization File -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf
    Info: Found entity 1: decode_fga
Info: Elaborating entity "decode_fga" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode4"
Info: Elaborating entity "decode_fga" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf
    Info: Found entity 1: mux_vab
Info: Elaborating entity "mux_vab" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux6"
Info: Found 3 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_mod_ram_rom.vhd
    Info: Found design unit 1: sld_mod_ram_rom_pack
    Info: Found design unit 2: sld_mod_ram_rom-rtl
    Info: Found entity 1: sld_mod_ram_rom
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Found 2 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Elaborating entity "sld_rom_sr" for hierarchy "T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "xram_cyclone" for hierarchy "T8052:inst|xram_cyclone:\mon51:Altera_ram"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eja1.tdf
    Info: Found entity 1: altsyncram_eja1
Info: Elaborating entity "altsyncram_eja1" for hierarchy "T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dlb2.tdf
    Info: Found entity 1: altsyncram_dlb2
Info: Elaborating entity "altsyncram_dlb2" for hierarchy "T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborating entity "T51" for hierarchy "T8052:inst|T51:core51"
Warning (10036): Verilog HDL or VHDL warning at T51.vhd(198): object "Do_ACC_Wr" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at T51.vhd(804): object "tmp" declared but not used
Info (10425): VHDL Case Statement information at T51.vhd(1484): OTHERS choice is never selected
Info: Elaborating entity "T51_ALU" for hierarchy "T8052:inst|T51:core51|T51_ALU:alu"
Info: Elaborating entity "T51_MD" for hierarchy "T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md"
Info: Elaborating entity "T51_RAM_Altera" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram"
Info: Elaborating entity "iram_cyclone" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/alt3pram.tdf
    Info: Found entity 1: alt3pram
Info: Elaborating entity "alt3pram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Elaborating entity "altdpram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k6i1.tdf
    Info: Found entity 1: altsyncram_k6i1
Info: Elaborating entity "altsyncram_k6i1" for hierarchy "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated"
Info: Elaborating entity "T51_Glue" for hierarchy "T8052:inst|T51_Glue:glue51"
Info: Elaborating entity "T51_Port" for hierarchy "T8052:inst|T51_Port:tp0"
Info: Elaborating entity "T51_TC01" for hierarchy "T8052:inst|T51_TC01:tc01"
Info: Elaborating entity "T51_TC2" for hierarchy "T8052:inst|T51_TC2:tc2"
Info: Elaborating entity "T51_UART" for hierarchy "T8052:inst|T51_UART:uart"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst1"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst1|altpll:altpll_component"
Info: Found 6 design units, including 2 entities, in source file ../../quartus51/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Found 1 design units, including 1 entities, in source file db/decode_9ie.tdf
    Info: Found entity 1: decode_9ie
Info: Found 2 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Warning: Reduced register "T8052:inst|T51_TC2:tc2|T_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|E_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|T0_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|T1_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I0_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I1_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|E_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I0_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC01:tc01|I1_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51_TC2:tc2|Capture" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:inst|T51:core51|Int_Trig_r[6]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:inst|T51_Glue:glue51|Int1_r[0]" merged to single register "T8052:inst|T51_Glue:glue51|Int0_r[0]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[6]" merged to single register "T8052:inst|IO_Addr_r[6]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[5]" merged to single register "T8052:inst|IO_Addr_r[5]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[4]" merged to single register "T8052:inst|IO_Addr_r[4]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[3]" merged to single register "T8052:inst|IO_Addr_r[3]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[2]" merged to single register "T8052:inst|IO_Addr_r[2]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[1]" merged to single register "T8052:inst|IO_Addr_r[1]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[0]" merged to single register "T8052:inst|IO_Addr_r[0]"
    Info: Duplicate register "T8052:inst|T51_Glue:glue51|Int1_r[1]" merged to single register "T8052:inst|T51_Glue:glue51|Int0_r[1]"
    Info: Duplicate register "T8052:inst|T51:core51|T51_ALU:alu|Do_B_Op[1]" merged to single register "T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[1]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:inst|T51_UART:uart|Baud_Cnt[0]" merged to single register "T8052:inst|T51_UART:uart|Prescaler[0]"
    Info: Duplicate register "T8052:inst|T51_TC01:tc01|Prescaler[0]" merged to single register "T8052:inst|T51_UART:uart|Prescaler[0]"
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/multcore.tdf
    Info: Found entity 1: multcore
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/mpar_add.tdf
    Info: Found entity 1: mpar_add
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Found 1 design units, including 1 entities, in source file ../../quartus51/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 632 WYSIWYG logic cells and I/Os untouched
Info: Ignored 64 buffer(s)
    Info: Ignored 64 LCELL buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:inst|T51_TC2:tc2|Prescaler[0]" merged to single register "T8052:inst|T51_UART:uart|Prescaler[0]"
Info: Performing gate-level register retiming
Info: Not allowed to move 18 registers
    Info: Not allowed to move 9 registers because they feed output pins directly
    Info: Not allowed to move 9 registers because they feed clock or asynchronous control signals of other registers
Info: Quartus II software applied gate-level register retiming to 2 clock domains
    Info: Quartus II software applied gate-level register retiming to clock "altpll0:inst1|altpll:altpll_component|_clk0": created 10 new registers, removed 3 registers, left 413 registers untouched
    Info: Quartus II software applied gate-level register retiming to clock "!altera_internal_jtag~TCKUTAP": created 8 new registers, removed 1 registers, left 0 registers untouched
Info: Registers with preset signals will power-up high
Info: Implemented 3000 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 8 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 2942 logic cells
    Info: Implemented 40 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Processing ended: Mon May 08 15:47:57 2006
    Info: Elapsed time: 00:12:03


