--NB1_cs11a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs11a[0]
--operation mode is normal

NB1_cs11a[0]_carry_eqn = PB1_cout;
NB1_cs11a[0] = NB1_dffe10a[8] $ N6_safe_q[8] $ !NB1_cs11a[0]_carry_eqn;


--NB1_cs13a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[8]
--operation mode is normal

NB1_cs13a[8]_carry_eqn = NB1L92;
NB1_cs13a[8] = !NB1_cs13a[8]_carry_eqn & (NB1_dffe6a[8] $ !NB1_dffe9a[8]);


--NB1L92 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[7]~COUT
--operation mode is arithmetic

NB1L92 = CARRY(NB1_dffe6a[7] $ NB1_dffe9a[7] # !NB1L72);


--NB1L72 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[6]~COUT
--operation mode is arithmetic

NB1L72 = CARRY(!NB1L52 & (NB1_dffe6a[6] $ !NB1_dffe9a[6]));


--NB1L52 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[5]~COUT
--operation mode is arithmetic

NB1L52 = CARRY(NB1_dffe6a[5] $ NB1_dffe9a[5] # !NB1L32);


--NB1L32 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[4]~COUT
--operation mode is arithmetic

NB1L32 = CARRY(!NB1L12 & (NB1_dffe6a[4] $ !NB1_dffe9a[4]));


--NB1L12 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[3]~COUT
--operation mode is arithmetic

NB1L12 = CARRY(NB1_dffe6a[3] $ NB1_dffe9a[3] # !NB1L91);


--NB1L91 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[2]~COUT
--operation mode is arithmetic

NB1L91 = CARRY(!NB1L71 & (NB1_dffe6a[2] $ !NB1_dffe9a[2]));


--NB1L71 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[1]~COUT
--operation mode is arithmetic

NB1L71 = CARRY(NB1_dffe6a[1] $ NB1_dffe9a[1] # !NB1L51);


--NB1L51 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[0]~COUT
--operation mode is arithmetic

NB1L51 = CARRY(NB1_dffe9a[0] $ !NB1_dffe6a[0]);


--NB1_dffe6a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[8]
--operation mode is normal

NB1_dffe6a[8]_carry_eqn = NB1L01;
NB1_dffe6a[8]_lut_out = NB1_dffe6a[8] $ !NB1_dffe6a[8]_carry_eqn;
NB1_dffe6a[8] = DFFEA(NB1_dffe6a[8]_lut_out, TB1__clk0, !rst_i, , , , );


--N6_safe_q[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is normal

N6_safe_q[8]_carry_eqn = N6L71;
N6_safe_q[8]_lut_out = N6_safe_q[8] $ (GB1L831 & !N6_safe_q[8]_carry_eqn);
N6_safe_q[8] = DFFEA(N6_safe_q[8]_lut_out, clk_i, !rst_i, , , , );


--N6_safe_q[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N6_safe_q[7]_carry_eqn = N6L51;
N6_safe_q[7]_lut_out = N6_safe_q[7] $ (GB1L831 & N6_safe_q[7]_carry_eqn);
N6_safe_q[7] = DFFEA(N6_safe_q[7]_lut_out, clk_i, !rst_i, , , , );

--N6L71 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N6L71 = CARRY(!N6L51 # !N6_safe_q[7]);


--N6_safe_q[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N6_safe_q[6]_carry_eqn = N6L31;
N6_safe_q[6]_lut_out = N6_safe_q[6] $ (GB1L831 & !N6_safe_q[6]_carry_eqn);
N6_safe_q[6] = DFFEA(N6_safe_q[6]_lut_out, clk_i, !rst_i, , , , );

--N6L51 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N6L51 = CARRY(N6_safe_q[6] & !N6L31);


--N6_safe_q[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N6_safe_q[5]_carry_eqn = N6L11;
N6_safe_q[5]_lut_out = N6_safe_q[5] $ (GB1L831 & N6_safe_q[5]_carry_eqn);
N6_safe_q[5] = DFFEA(N6_safe_q[5]_lut_out, clk_i, !rst_i, , , , );

--N6L31 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N6L31 = CARRY(!N6L11 # !N6_safe_q[5]);


--N6_safe_q[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N6_safe_q[4]_carry_eqn = N6L9;
N6_safe_q[4]_lut_out = N6_safe_q[4] $ (GB1L831 & !N6_safe_q[4]_carry_eqn);
N6_safe_q[4] = DFFEA(N6_safe_q[4]_lut_out, clk_i, !rst_i, , , , );

--N6L11 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N6L11 = CARRY(N6_safe_q[4] & !N6L9);


--N6_safe_q[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N6_safe_q[3]_carry_eqn = N6L7;
N6_safe_q[3]_lut_out = N6_safe_q[3] $ (GB1L831 & N6_safe_q[3]_carry_eqn);
N6_safe_q[3] = DFFEA(N6_safe_q[3]_lut_out, clk_i, !rst_i, , , , );

--N6L9 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N6L9 = CARRY(!N6L7 # !N6_safe_q[3]);


--N6_safe_q[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N6_safe_q[2]_carry_eqn = N6L5;
N6_safe_q[2]_lut_out = N6_safe_q[2] $ (GB1L831 & !N6_safe_q[2]_carry_eqn);
N6_safe_q[2] = DFFEA(N6_safe_q[2]_lut_out, clk_i, !rst_i, , , , );

--N6L7 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N6L7 = CARRY(N6_safe_q[2] & !N6L5);


--N6_safe_q[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N6_safe_q[1]_carry_eqn = N6L3;
N6_safe_q[1]_lut_out = N6_safe_q[1] $ (GB1L831 & N6_safe_q[1]_carry_eqn);
N6_safe_q[1] = DFFEA(N6_safe_q[1]_lut_out, clk_i, !rst_i, , , , );

--N6L5 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N6L5 = CARRY(!N6L3 # !N6_safe_q[1]);


--N6_safe_q[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N6_safe_q[0]_lut_out = N6_safe_q[0] $ GB1L831;
N6_safe_q[0] = DFFEA(N6_safe_q[0]_lut_out, clk_i, !rst_i, , , , );

--N6L3 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N6L3 = CARRY(N6_safe_q[0]);


--PB1_cout is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|cout
--operation mode is arithmetic

PB1_cout = CARRY(N6_safe_q[7] & NB1_dffe10a[7] & !PB1L51 # !N6_safe_q[7] & (NB1_dffe10a[7] # !PB1L51));


--PB1L51 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[6]~COUT
--operation mode is arithmetic

PB1L51 = CARRY(N6_safe_q[6] & (!PB1L31 # !NB1_dffe10a[6]) # !N6_safe_q[6] & !NB1_dffe10a[6] & !PB1L31);


--PB1L31 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[5]~COUT
--operation mode is arithmetic

PB1L31 = CARRY(N6_safe_q[5] & NB1_dffe10a[5] & !PB1L11 # !N6_safe_q[5] & (NB1_dffe10a[5] # !PB1L11));


--PB1L11 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[4]~COUT
--operation mode is arithmetic

PB1L11 = CARRY(N6_safe_q[4] & (!PB1L9 # !NB1_dffe10a[4]) # !N6_safe_q[4] & !NB1_dffe10a[4] & !PB1L9);


--PB1L9 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[3]~COUT
--operation mode is arithmetic

PB1L9 = CARRY(N6_safe_q[3] & NB1_dffe10a[3] & !PB1L7 # !N6_safe_q[3] & (NB1_dffe10a[3] # !PB1L7));


--PB1L7 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[2]~COUT
--operation mode is arithmetic

PB1L7 = CARRY(N6_safe_q[2] & (!PB1L5 # !NB1_dffe10a[2]) # !N6_safe_q[2] & !NB1_dffe10a[2] & !PB1L5);


--PB1L5 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[1]~COUT
--operation mode is arithmetic

PB1L5 = CARRY(N6_safe_q[1] & NB1_dffe10a[1] & !PB1L3 # !N6_safe_q[1] & (NB1_dffe10a[1] # !PB1L3));


--PB1L3 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[0]~COUT
--operation mode is arithmetic

PB1L3 = CARRY(N6_safe_q[0] # !NB1_dffe10a[0]);


--SB1_q_b[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[0]
SB1_q_b[0]_PORT_A_data_in = GB1L592;
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = clk_i;
SB1_q_b[0]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[0] = SB1_q_b[0]_PORT_B_data_out[0];


--SB1_q_b[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[1]
SB1_q_b[1]_PORT_A_data_in = GB1L292;
SB1_q_b[1]_PORT_A_data_in_reg = DFFE(SB1_q_b[1]_PORT_A_data_in, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[1]_PORT_A_address_reg = DFFE(SB1_q_b[1]_PORT_A_address, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[1]_PORT_B_address_reg = DFFE(SB1_q_b[1]_PORT_B_address, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_PORT_A_write_enable = GB1L831;
SB1_q_b[1]_PORT_A_write_enable_reg = DFFE(SB1_q_b[1]_PORT_A_write_enable, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_B_read_enable = VCC;
SB1_q_b[1]_PORT_B_read_enable_reg = DFFE(SB1_q_b[1]_PORT_B_read_enable, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_clock_0 = clk_i;
SB1_q_b[1]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[1]_PORT_B_data_out = MEMORY(SB1_q_b[1]_PORT_A_data_in_reg, , SB1_q_b[1]_PORT_A_address_reg, SB1_q_b[1]_PORT_B_address_reg, SB1_q_b[1]_PORT_A_write_enable_reg, SB1_q_b[1]_PORT_B_read_enable_reg, , , SB1_q_b[1]_clock_0, SB1_q_b[1]_clock_1, , , , );
SB1_q_b[1] = SB1_q_b[1]_PORT_B_data_out[0];


--SB1_q_b[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[2]
SB1_q_b[2]_PORT_A_data_in = GB1L082;
SB1_q_b[2]_PORT_A_data_in_reg = DFFE(SB1_q_b[2]_PORT_A_data_in, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[2]_PORT_A_address_reg = DFFE(SB1_q_b[2]_PORT_A_address, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[2]_PORT_B_address_reg = DFFE(SB1_q_b[2]_PORT_B_address, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_PORT_A_write_enable = GB1L831;
SB1_q_b[2]_PORT_A_write_enable_reg = DFFE(SB1_q_b[2]_PORT_A_write_enable, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_B_read_enable = VCC;
SB1_q_b[2]_PORT_B_read_enable_reg = DFFE(SB1_q_b[2]_PORT_B_read_enable, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_clock_0 = clk_i;
SB1_q_b[2]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[2]_PORT_B_data_out = MEMORY(SB1_q_b[2]_PORT_A_data_in_reg, , SB1_q_b[2]_PORT_A_address_reg, SB1_q_b[2]_PORT_B_address_reg, SB1_q_b[2]_PORT_A_write_enable_reg, SB1_q_b[2]_PORT_B_read_enable_reg, , , SB1_q_b[2]_clock_0, SB1_q_b[2]_clock_1, , , , );
SB1_q_b[2] = SB1_q_b[2]_PORT_B_data_out[0];


--SB1_q_b[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[3]
SB1_q_b[3]_PORT_A_data_in = GB1L572;
SB1_q_b[3]_PORT_A_data_in_reg = DFFE(SB1_q_b[3]_PORT_A_data_in, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[3]_PORT_A_address_reg = DFFE(SB1_q_b[3]_PORT_A_address, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[3]_PORT_B_address_reg = DFFE(SB1_q_b[3]_PORT_B_address, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_PORT_A_write_enable = GB1L831;
SB1_q_b[3]_PORT_A_write_enable_reg = DFFE(SB1_q_b[3]_PORT_A_write_enable, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_B_read_enable = VCC;
SB1_q_b[3]_PORT_B_read_enable_reg = DFFE(SB1_q_b[3]_PORT_B_read_enable, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_clock_0 = clk_i;
SB1_q_b[3]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[3]_PORT_B_data_out = MEMORY(SB1_q_b[3]_PORT_A_data_in_reg, , SB1_q_b[3]_PORT_A_address_reg, SB1_q_b[3]_PORT_B_address_reg, SB1_q_b[3]_PORT_A_write_enable_reg, SB1_q_b[3]_PORT_B_read_enable_reg, , , SB1_q_b[3]_clock_0, SB1_q_b[3]_clock_1, , , , );
SB1_q_b[3] = SB1_q_b[3]_PORT_B_data_out[0];


--SB1_q_b[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[4]
SB1_q_b[4]_PORT_A_data_in = GB1L372;
SB1_q_b[4]_PORT_A_data_in_reg = DFFE(SB1_q_b[4]_PORT_A_data_in, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[4]_PORT_A_address_reg = DFFE(SB1_q_b[4]_PORT_A_address, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[4]_PORT_B_address_reg = DFFE(SB1_q_b[4]_PORT_B_address, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_PORT_A_write_enable = GB1L831;
SB1_q_b[4]_PORT_A_write_enable_reg = DFFE(SB1_q_b[4]_PORT_A_write_enable, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_B_read_enable = VCC;
SB1_q_b[4]_PORT_B_read_enable_reg = DFFE(SB1_q_b[4]_PORT_B_read_enable, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_clock_0 = clk_i;
SB1_q_b[4]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[4]_PORT_B_data_out = MEMORY(SB1_q_b[4]_PORT_A_data_in_reg, , SB1_q_b[4]_PORT_A_address_reg, SB1_q_b[4]_PORT_B_address_reg, SB1_q_b[4]_PORT_A_write_enable_reg, SB1_q_b[4]_PORT_B_read_enable_reg, , , SB1_q_b[4]_clock_0, SB1_q_b[4]_clock_1, , , , );
SB1_q_b[4] = SB1_q_b[4]_PORT_B_data_out[0];


--SB1_q_b[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[5]
SB1_q_b[5]_PORT_A_data_in = GB1L162;
SB1_q_b[5]_PORT_A_data_in_reg = DFFE(SB1_q_b[5]_PORT_A_data_in, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[5]_PORT_A_address_reg = DFFE(SB1_q_b[5]_PORT_A_address, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[5]_PORT_B_address_reg = DFFE(SB1_q_b[5]_PORT_B_address, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_PORT_A_write_enable = GB1L831;
SB1_q_b[5]_PORT_A_write_enable_reg = DFFE(SB1_q_b[5]_PORT_A_write_enable, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_B_read_enable = VCC;
SB1_q_b[5]_PORT_B_read_enable_reg = DFFE(SB1_q_b[5]_PORT_B_read_enable, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_clock_0 = clk_i;
SB1_q_b[5]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[5]_PORT_B_data_out = MEMORY(SB1_q_b[5]_PORT_A_data_in_reg, , SB1_q_b[5]_PORT_A_address_reg, SB1_q_b[5]_PORT_B_address_reg, SB1_q_b[5]_PORT_A_write_enable_reg, SB1_q_b[5]_PORT_B_read_enable_reg, , , SB1_q_b[5]_clock_0, SB1_q_b[5]_clock_1, , , , );
SB1_q_b[5] = SB1_q_b[5]_PORT_B_data_out[0];


--SB1_q_b[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[6]
SB1_q_b[6]_PORT_A_data_in = GB1L652;
SB1_q_b[6]_PORT_A_data_in_reg = DFFE(SB1_q_b[6]_PORT_A_data_in, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[6]_PORT_A_address_reg = DFFE(SB1_q_b[6]_PORT_A_address, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[6]_PORT_B_address_reg = DFFE(SB1_q_b[6]_PORT_B_address, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_PORT_A_write_enable = GB1L831;
SB1_q_b[6]_PORT_A_write_enable_reg = DFFE(SB1_q_b[6]_PORT_A_write_enable, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_B_read_enable = VCC;
SB1_q_b[6]_PORT_B_read_enable_reg = DFFE(SB1_q_b[6]_PORT_B_read_enable, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_clock_0 = clk_i;
SB1_q_b[6]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[6]_PORT_B_data_out = MEMORY(SB1_q_b[6]_PORT_A_data_in_reg, , SB1_q_b[6]_PORT_A_address_reg, SB1_q_b[6]_PORT_B_address_reg, SB1_q_b[6]_PORT_A_write_enable_reg, SB1_q_b[6]_PORT_B_read_enable_reg, , , SB1_q_b[6]_clock_0, SB1_q_b[6]_clock_1, , , , );
SB1_q_b[6] = SB1_q_b[6]_PORT_B_data_out[0];


--SB1_q_b[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[7]
SB1_q_b[7]_PORT_A_data_in = GB1L731;
SB1_q_b[7]_PORT_A_data_in_reg = DFFE(SB1_q_b[7]_PORT_A_data_in, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[7]_PORT_A_address_reg = DFFE(SB1_q_b[7]_PORT_A_address, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[7]_PORT_B_address_reg = DFFE(SB1_q_b[7]_PORT_B_address, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_PORT_A_write_enable = GB1L831;
SB1_q_b[7]_PORT_A_write_enable_reg = DFFE(SB1_q_b[7]_PORT_A_write_enable, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_B_read_enable = VCC;
SB1_q_b[7]_PORT_B_read_enable_reg = DFFE(SB1_q_b[7]_PORT_B_read_enable, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_clock_0 = clk_i;
SB1_q_b[7]_clock_1 = TB1__clk0;
 = !NB1_cs13a[8];
SB1_q_b[7]_PORT_B_data_out = MEMORY(SB1_q_b[7]_PORT_A_data_in_reg, , SB1_q_b[7]_PORT_A_address_reg, SB1_q_b[7]_PORT_B_address_reg, SB1_q_b[7]_PORT_A_write_enable_reg, SB1_q_b[7]_PORT_B_read_enable_reg, , , SB1_q_b[7]_clock_0, SB1_q_b[7]_clock_1, , , , );
SB1_q_b[7] = SB1_q_b[7]_PORT_B_data_out[0];


--TB1__clk0 is pll:pll_inst|altpll:altpll_component|_clk0
TB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk_i), .INCLK(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--TB1__extclk0 is pll:pll_inst|altpll:altpll_component|_extclk0
TB1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk_i), .INCLK(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--A1L6 is altera_internal_jtag~TDO
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L7 is altera_internal_jtag~TMSUTAP
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L5 is altera_internal_jtag~TCKUTAP
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L4 is altera_internal_jtag~SHIFTUSER
A1L4 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L2 is altera_internal_jtag~CLKDRUSER
A1L2 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L8 is altera_internal_jtag~UPDATEUSER
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);


--N5_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

N5_safe_q[7]_carry_eqn = N5L51;
N5_safe_q[7]_lut_out = N5_safe_q[7] $ N5_safe_q[7]_carry_eqn;
N5_safe_q[7] = DFFEA(N5_safe_q[7]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );


--N5_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N5_safe_q[6]_carry_eqn = N5L31;
N5_safe_q[6]_lut_out = N5_safe_q[6] $ !N5_safe_q[6]_carry_eqn;
N5_safe_q[6] = DFFEA(N5_safe_q[6]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N5L51 = CARRY(N5_safe_q[6] & !N5L31);


--N5_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N5_safe_q[5]_carry_eqn = N5L11;
N5_safe_q[5]_lut_out = N5_safe_q[5] $ N5_safe_q[5]_carry_eqn;
N5_safe_q[5] = DFFEA(N5_safe_q[5]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N5L31 = CARRY(!N5L11 # !N5_safe_q[5]);


--N5_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N5_safe_q[4]_carry_eqn = N5L9;
N5_safe_q[4]_lut_out = N5_safe_q[4] $ !N5_safe_q[4]_carry_eqn;
N5_safe_q[4] = DFFEA(N5_safe_q[4]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N5L11 = CARRY(N5_safe_q[4] & !N5L9);


--N5_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N5_safe_q[3]_carry_eqn = N5L7;
N5_safe_q[3]_lut_out = N5_safe_q[3] $ N5_safe_q[3]_carry_eqn;
N5_safe_q[3] = DFFEA(N5_safe_q[3]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N5L9 = CARRY(!N5L7 # !N5_safe_q[3]);


--N5_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N5_safe_q[2]_carry_eqn = N5L5;
N5_safe_q[2]_lut_out = N5_safe_q[2] $ !N5_safe_q[2]_carry_eqn;
N5_safe_q[2] = DFFEA(N5_safe_q[2]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N5L7 = CARRY(N5_safe_q[2] & !N5L5);


--N5_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N5_safe_q[1]_carry_eqn = N5L3;
N5_safe_q[1]_lut_out = N5_safe_q[1] $ N5_safe_q[1]_carry_eqn;
N5_safe_q[1] = DFFEA(N5_safe_q[1]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N5L5 = CARRY(!N5L3 # !N5_safe_q[1]);


--N5_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N5_safe_q[0]_lut_out = !N5_safe_q[0];
N5_safe_q[0] = DFFEA(N5_safe_q[0]_lut_out, !A1L2, !K1_acq_buf_read_reset, , K1_reduce_nor_6, , );

--N5L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N5L3 = CARRY(N5_safe_q[0]);


--N4_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N4_safe_q[6]_carry_eqn = N4L31;
N4_safe_q[6]_lut_out = N4_safe_q[6] $ !N4_safe_q[6]_carry_eqn;
N4_safe_q[6]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[6]_lut_out);
N4_safe_q[6] = DFFEA(N4_safe_q[6]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N4L51 = CARRY(N4_safe_q[6] & !N4L31);


--N4_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N4_safe_q[5]_carry_eqn = N4L11;
N4_safe_q[5]_lut_out = N4_safe_q[5] $ N4_safe_q[5]_carry_eqn;
N4_safe_q[5]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[5]_lut_out);
N4_safe_q[5] = DFFEA(N4_safe_q[5]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N4L31 = CARRY(!N4L11 # !N4_safe_q[5]);


--N4_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N4_safe_q[4]_carry_eqn = N4L9;
N4_safe_q[4]_lut_out = N4_safe_q[4] $ !N4_safe_q[4]_carry_eqn;
N4_safe_q[4]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[4]_lut_out);
N4_safe_q[4] = DFFEA(N4_safe_q[4]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N4L11 = CARRY(N4_safe_q[4] & !N4L9);


--N4_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N4_safe_q[3]_carry_eqn = N4L7;
N4_safe_q[3]_lut_out = N4_safe_q[3] $ N4_safe_q[3]_carry_eqn;
N4_safe_q[3]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[3]_lut_out);
N4_safe_q[3] = DFFEA(N4_safe_q[3]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N4L9 = CARRY(!N4L7 # !N4_safe_q[3]);


--N4_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N4_safe_q[2]_carry_eqn = N4L5;
N4_safe_q[2]_lut_out = N4_safe_q[2] $ !N4_safe_q[2]_carry_eqn;
N4_safe_q[2]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[2]_lut_out);
N4_safe_q[2] = DFFEA(N4_safe_q[2]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N4L7 = CARRY(N4_safe_q[2] & !N4L5);


--N4_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N4_safe_q[1]_carry_eqn = N4L3;
N4_safe_q[1]_lut_out = N4_safe_q[1] $ N4_safe_q[1]_carry_eqn;
N4_safe_q[1]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[1]_lut_out);
N4_safe_q[1] = DFFEA(N4_safe_q[1]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N4L5 = CARRY(!N4L3 # !N4_safe_q[1]);


--N4_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N4_safe_q[0]_lut_out = !N4_safe_q[0];
N4_safe_q[0]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[0]_lut_out);
N4_safe_q[0] = DFFEA(N4_safe_q[0]_sload_eqn, !A1L2, !K1L2, , , , );

--N4L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N4L3 = CARRY(N4_safe_q[0]);


--N4_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|modulus_trigger
--operation mode is normal

N4_modulus_trigger_carry_eqn = N4L51;
N4_modulus_trigger = N4_modulus_trigger_carry_eqn # !K1_reduce_nor_9;


--L1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[66]
L1_q_b[66]_PORT_A_data_in = X76_holdff;
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = clk_i;
L1_q_b[66]_clock_1 = !A1L2;
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[66] = L1_q_b[66]_PORT_B_data_out[0];


--L1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[65]
L1_q_b[65]_PORT_A_data_in = X8_holdff;
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = clk_i;
L1_q_b[65]_clock_1 = !A1L2;
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[65] = L1_q_b[65]_PORT_B_data_out[0];


--L1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[64]
L1_q_b[64]_PORT_A_data_in = X7_holdff;
L1_q_b[64]_PORT_A_data_in_reg = DFFE(L1_q_b[64]_PORT_A_data_in, L1_q_b[64]_clock_0, , , L1_q_b[64]_clock_enable_0);
L1_q_b[64]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[64]_PORT_A_address_reg = DFFE(L1_q_b[64]_PORT_A_address, L1_q_b[64]_clock_0, , , L1_q_b[64]_clock_enable_0);
L1_q_b[64]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[64]_PORT_B_address_reg = DFFE(L1_q_b[64]_PORT_B_address, L1_q_b[64]_clock_1, , , );
L1_q_b[64]_PORT_A_write_enable = G1L4;
L1_q_b[64]_PORT_A_write_enable_reg = DFFE(L1_q_b[64]_PORT_A_write_enable, L1_q_b[64]_clock_0, , , L1_q_b[64]_clock_enable_0);
L1_q_b[64]_PORT_B_read_enable = VCC;
L1_q_b[64]_PORT_B_read_enable_reg = DFFE(L1_q_b[64]_PORT_B_read_enable, L1_q_b[64]_clock_1, , , );
L1_q_b[64]_clock_0 = clk_i;
L1_q_b[64]_clock_1 = !A1L2;
L1_q_b[64]_clock_enable_0 = VCC;
L1_q_b[64]_PORT_B_data_out = MEMORY(L1_q_b[64]_PORT_A_data_in_reg, , L1_q_b[64]_PORT_A_address_reg, L1_q_b[64]_PORT_B_address_reg, L1_q_b[64]_PORT_A_write_enable_reg, L1_q_b[64]_PORT_B_read_enable_reg, , , L1_q_b[64]_clock_0, L1_q_b[64]_clock_1, L1_q_b[64]_clock_enable_0, , , );
L1_q_b[64] = L1_q_b[64]_PORT_B_data_out[0];


--L1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[63]
L1_q_b[63]_PORT_A_data_in = X6_holdff;
L1_q_b[63]_PORT_A_data_in_reg = DFFE(L1_q_b[63]_PORT_A_data_in, L1_q_b[63]_clock_0, , , L1_q_b[63]_clock_enable_0);
L1_q_b[63]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[63]_PORT_A_address_reg = DFFE(L1_q_b[63]_PORT_A_address, L1_q_b[63]_clock_0, , , L1_q_b[63]_clock_enable_0);
L1_q_b[63]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[63]_PORT_B_address_reg = DFFE(L1_q_b[63]_PORT_B_address, L1_q_b[63]_clock_1, , , );
L1_q_b[63]_PORT_A_write_enable = G1L4;
L1_q_b[63]_PORT_A_write_enable_reg = DFFE(L1_q_b[63]_PORT_A_write_enable, L1_q_b[63]_clock_0, , , L1_q_b[63]_clock_enable_0);
L1_q_b[63]_PORT_B_read_enable = VCC;
L1_q_b[63]_PORT_B_read_enable_reg = DFFE(L1_q_b[63]_PORT_B_read_enable, L1_q_b[63]_clock_1, , , );
L1_q_b[63]_clock_0 = clk_i;
L1_q_b[63]_clock_1 = !A1L2;
L1_q_b[63]_clock_enable_0 = VCC;
L1_q_b[63]_PORT_B_data_out = MEMORY(L1_q_b[63]_PORT_A_data_in_reg, , L1_q_b[63]_PORT_A_address_reg, L1_q_b[63]_PORT_B_address_reg, L1_q_b[63]_PORT_A_write_enable_reg, L1_q_b[63]_PORT_B_read_enable_reg, , , L1_q_b[63]_clock_0, L1_q_b[63]_clock_1, L1_q_b[63]_clock_enable_0, , , );
L1_q_b[63] = L1_q_b[63]_PORT_B_data_out[0];


--L1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[62]
L1_q_b[62]_PORT_A_data_in = X5_holdff;
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = clk_i;
L1_q_b[62]_clock_1 = !A1L2;
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[62] = L1_q_b[62]_PORT_B_data_out[0];


--L1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[61]
L1_q_b[61]_PORT_A_data_in = X4_holdff;
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = clk_i;
L1_q_b[61]_clock_1 = !A1L2;
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[61] = L1_q_b[61]_PORT_B_data_out[0];


--L1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[60]
L1_q_b[60]_PORT_A_data_in = X3_holdff;
L1_q_b[60]_PORT_A_data_in_reg = DFFE(L1_q_b[60]_PORT_A_data_in, L1_q_b[60]_clock_0, , , L1_q_b[60]_clock_enable_0);
L1_q_b[60]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[60]_PORT_A_address_reg = DFFE(L1_q_b[60]_PORT_A_address, L1_q_b[60]_clock_0, , , L1_q_b[60]_clock_enable_0);
L1_q_b[60]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[60]_PORT_B_address_reg = DFFE(L1_q_b[60]_PORT_B_address, L1_q_b[60]_clock_1, , , );
L1_q_b[60]_PORT_A_write_enable = G1L4;
L1_q_b[60]_PORT_A_write_enable_reg = DFFE(L1_q_b[60]_PORT_A_write_enable, L1_q_b[60]_clock_0, , , L1_q_b[60]_clock_enable_0);
L1_q_b[60]_PORT_B_read_enable = VCC;
L1_q_b[60]_PORT_B_read_enable_reg = DFFE(L1_q_b[60]_PORT_B_read_enable, L1_q_b[60]_clock_1, , , );
L1_q_b[60]_clock_0 = clk_i;
L1_q_b[60]_clock_1 = !A1L2;
L1_q_b[60]_clock_enable_0 = VCC;
L1_q_b[60]_PORT_B_data_out = MEMORY(L1_q_b[60]_PORT_A_data_in_reg, , L1_q_b[60]_PORT_A_address_reg, L1_q_b[60]_PORT_B_address_reg, L1_q_b[60]_PORT_A_write_enable_reg, L1_q_b[60]_PORT_B_read_enable_reg, , , L1_q_b[60]_clock_0, L1_q_b[60]_clock_1, L1_q_b[60]_clock_enable_0, , , );
L1_q_b[60] = L1_q_b[60]_PORT_B_data_out[0];


--L1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[59]
L1_q_b[59]_PORT_A_data_in = X2_holdff;
L1_q_b[59]_PORT_A_data_in_reg = DFFE(L1_q_b[59]_PORT_A_data_in, L1_q_b[59]_clock_0, , , L1_q_b[59]_clock_enable_0);
L1_q_b[59]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[59]_PORT_A_address_reg = DFFE(L1_q_b[59]_PORT_A_address, L1_q_b[59]_clock_0, , , L1_q_b[59]_clock_enable_0);
L1_q_b[59]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[59]_PORT_B_address_reg = DFFE(L1_q_b[59]_PORT_B_address, L1_q_b[59]_clock_1, , , );
L1_q_b[59]_PORT_A_write_enable = G1L4;
L1_q_b[59]_PORT_A_write_enable_reg = DFFE(L1_q_b[59]_PORT_A_write_enable, L1_q_b[59]_clock_0, , , L1_q_b[59]_clock_enable_0);
L1_q_b[59]_PORT_B_read_enable = VCC;
L1_q_b[59]_PORT_B_read_enable_reg = DFFE(L1_q_b[59]_PORT_B_read_enable, L1_q_b[59]_clock_1, , , );
L1_q_b[59]_clock_0 = clk_i;
L1_q_b[59]_clock_1 = !A1L2;
L1_q_b[59]_clock_enable_0 = VCC;
L1_q_b[59]_PORT_B_data_out = MEMORY(L1_q_b[59]_PORT_A_data_in_reg, , L1_q_b[59]_PORT_A_address_reg, L1_q_b[59]_PORT_B_address_reg, L1_q_b[59]_PORT_A_write_enable_reg, L1_q_b[59]_PORT_B_read_enable_reg, , , L1_q_b[59]_clock_0, L1_q_b[59]_clock_1, L1_q_b[59]_clock_enable_0, , , );
L1_q_b[59] = L1_q_b[59]_PORT_B_data_out[0];


--L1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[58]
L1_q_b[58]_PORT_A_data_in = X74_holdff;
L1_q_b[58]_PORT_A_data_in_reg = DFFE(L1_q_b[58]_PORT_A_data_in, L1_q_b[58]_clock_0, , , L1_q_b[58]_clock_enable_0);
L1_q_b[58]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[58]_PORT_A_address_reg = DFFE(L1_q_b[58]_PORT_A_address, L1_q_b[58]_clock_0, , , L1_q_b[58]_clock_enable_0);
L1_q_b[58]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[58]_PORT_B_address_reg = DFFE(L1_q_b[58]_PORT_B_address, L1_q_b[58]_clock_1, , , );
L1_q_b[58]_PORT_A_write_enable = G1L4;
L1_q_b[58]_PORT_A_write_enable_reg = DFFE(L1_q_b[58]_PORT_A_write_enable, L1_q_b[58]_clock_0, , , L1_q_b[58]_clock_enable_0);
L1_q_b[58]_PORT_B_read_enable = VCC;
L1_q_b[58]_PORT_B_read_enable_reg = DFFE(L1_q_b[58]_PORT_B_read_enable, L1_q_b[58]_clock_1, , , );
L1_q_b[58]_clock_0 = clk_i;
L1_q_b[58]_clock_1 = !A1L2;
L1_q_b[58]_clock_enable_0 = VCC;
L1_q_b[58]_PORT_B_data_out = MEMORY(L1_q_b[58]_PORT_A_data_in_reg, , L1_q_b[58]_PORT_A_address_reg, L1_q_b[58]_PORT_B_address_reg, L1_q_b[58]_PORT_A_write_enable_reg, L1_q_b[58]_PORT_B_read_enable_reg, , , L1_q_b[58]_clock_0, L1_q_b[58]_clock_1, L1_q_b[58]_clock_enable_0, , , );
L1_q_b[58] = L1_q_b[58]_PORT_B_data_out[0];


--L1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[57]
L1_q_b[57]_PORT_A_data_in = X34L2;
L1_q_b[57]_PORT_A_data_in_reg = DFFE(L1_q_b[57]_PORT_A_data_in, L1_q_b[57]_clock_0, , , L1_q_b[57]_clock_enable_0);
L1_q_b[57]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[57]_PORT_A_address_reg = DFFE(L1_q_b[57]_PORT_A_address, L1_q_b[57]_clock_0, , , L1_q_b[57]_clock_enable_0);
L1_q_b[57]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[57]_PORT_B_address_reg = DFFE(L1_q_b[57]_PORT_B_address, L1_q_b[57]_clock_1, , , );
L1_q_b[57]_PORT_A_write_enable = G1L4;
L1_q_b[57]_PORT_A_write_enable_reg = DFFE(L1_q_b[57]_PORT_A_write_enable, L1_q_b[57]_clock_0, , , L1_q_b[57]_clock_enable_0);
L1_q_b[57]_PORT_B_read_enable = VCC;
L1_q_b[57]_PORT_B_read_enable_reg = DFFE(L1_q_b[57]_PORT_B_read_enable, L1_q_b[57]_clock_1, , , );
L1_q_b[57]_clock_0 = clk_i;
L1_q_b[57]_clock_1 = !A1L2;
L1_q_b[57]_clock_enable_0 = VCC;
L1_q_b[57]_PORT_B_data_out = MEMORY(L1_q_b[57]_PORT_A_data_in_reg, , L1_q_b[57]_PORT_A_address_reg, L1_q_b[57]_PORT_B_address_reg, L1_q_b[57]_PORT_A_write_enable_reg, L1_q_b[57]_PORT_B_read_enable_reg, , , L1_q_b[57]_clock_0, L1_q_b[57]_clock_1, L1_q_b[57]_clock_enable_0, , , );
L1_q_b[57] = L1_q_b[57]_PORT_B_data_out[0];


--L1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[56]
L1_q_b[56]_PORT_A_data_in = X64_holdff;
L1_q_b[56]_PORT_A_data_in_reg = DFFE(L1_q_b[56]_PORT_A_data_in, L1_q_b[56]_clock_0, , , L1_q_b[56]_clock_enable_0);
L1_q_b[56]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[56]_PORT_A_address_reg = DFFE(L1_q_b[56]_PORT_A_address, L1_q_b[56]_clock_0, , , L1_q_b[56]_clock_enable_0);
L1_q_b[56]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[56]_PORT_B_address_reg = DFFE(L1_q_b[56]_PORT_B_address, L1_q_b[56]_clock_1, , , );
L1_q_b[56]_PORT_A_write_enable = G1L4;
L1_q_b[56]_PORT_A_write_enable_reg = DFFE(L1_q_b[56]_PORT_A_write_enable, L1_q_b[56]_clock_0, , , L1_q_b[56]_clock_enable_0);
L1_q_b[56]_PORT_B_read_enable = VCC;
L1_q_b[56]_PORT_B_read_enable_reg = DFFE(L1_q_b[56]_PORT_B_read_enable, L1_q_b[56]_clock_1, , , );
L1_q_b[56]_clock_0 = clk_i;
L1_q_b[56]_clock_1 = !A1L2;
L1_q_b[56]_clock_enable_0 = VCC;
L1_q_b[56]_PORT_B_data_out = MEMORY(L1_q_b[56]_PORT_A_data_in_reg, , L1_q_b[56]_PORT_A_address_reg, L1_q_b[56]_PORT_B_address_reg, L1_q_b[56]_PORT_A_write_enable_reg, L1_q_b[56]_PORT_B_read_enable_reg, , , L1_q_b[56]_clock_0, L1_q_b[56]_clock_1, L1_q_b[56]_clock_enable_0, , , );
L1_q_b[56] = L1_q_b[56]_PORT_B_data_out[0];


--L1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[55]
L1_q_b[55]_PORT_A_data_in = X34_holdff;
L1_q_b[55]_PORT_A_data_in_reg = DFFE(L1_q_b[55]_PORT_A_data_in, L1_q_b[55]_clock_0, , , L1_q_b[55]_clock_enable_0);
L1_q_b[55]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[55]_PORT_A_address_reg = DFFE(L1_q_b[55]_PORT_A_address, L1_q_b[55]_clock_0, , , L1_q_b[55]_clock_enable_0);
L1_q_b[55]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[55]_PORT_B_address_reg = DFFE(L1_q_b[55]_PORT_B_address, L1_q_b[55]_clock_1, , , );
L1_q_b[55]_PORT_A_write_enable = G1L4;
L1_q_b[55]_PORT_A_write_enable_reg = DFFE(L1_q_b[55]_PORT_A_write_enable, L1_q_b[55]_clock_0, , , L1_q_b[55]_clock_enable_0);
L1_q_b[55]_PORT_B_read_enable = VCC;
L1_q_b[55]_PORT_B_read_enable_reg = DFFE(L1_q_b[55]_PORT_B_read_enable, L1_q_b[55]_clock_1, , , );
L1_q_b[55]_clock_0 = clk_i;
L1_q_b[55]_clock_1 = !A1L2;
L1_q_b[55]_clock_enable_0 = VCC;
L1_q_b[55]_PORT_B_data_out = MEMORY(L1_q_b[55]_PORT_A_data_in_reg, , L1_q_b[55]_PORT_A_address_reg, L1_q_b[55]_PORT_B_address_reg, L1_q_b[55]_PORT_A_write_enable_reg, L1_q_b[55]_PORT_B_read_enable_reg, , , L1_q_b[55]_clock_0, L1_q_b[55]_clock_1, L1_q_b[55]_clock_enable_0, , , );
L1_q_b[55] = L1_q_b[55]_PORT_B_data_out[0];


--L1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[54]
L1_q_b[54]_PORT_A_data_in = X14_holdff;
L1_q_b[54]_PORT_A_data_in_reg = DFFE(L1_q_b[54]_PORT_A_data_in, L1_q_b[54]_clock_0, , , L1_q_b[54]_clock_enable_0);
L1_q_b[54]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[54]_PORT_A_address_reg = DFFE(L1_q_b[54]_PORT_A_address, L1_q_b[54]_clock_0, , , L1_q_b[54]_clock_enable_0);
L1_q_b[54]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[54]_PORT_B_address_reg = DFFE(L1_q_b[54]_PORT_B_address, L1_q_b[54]_clock_1, , , );
L1_q_b[54]_PORT_A_write_enable = G1L4;
L1_q_b[54]_PORT_A_write_enable_reg = DFFE(L1_q_b[54]_PORT_A_write_enable, L1_q_b[54]_clock_0, , , L1_q_b[54]_clock_enable_0);
L1_q_b[54]_PORT_B_read_enable = VCC;
L1_q_b[54]_PORT_B_read_enable_reg = DFFE(L1_q_b[54]_PORT_B_read_enable, L1_q_b[54]_clock_1, , , );
L1_q_b[54]_clock_0 = clk_i;
L1_q_b[54]_clock_1 = !A1L2;
L1_q_b[54]_clock_enable_0 = VCC;
L1_q_b[54]_PORT_B_data_out = MEMORY(L1_q_b[54]_PORT_A_data_in_reg, , L1_q_b[54]_PORT_A_address_reg, L1_q_b[54]_PORT_B_address_reg, L1_q_b[54]_PORT_A_write_enable_reg, L1_q_b[54]_PORT_B_read_enable_reg, , , L1_q_b[54]_clock_0, L1_q_b[54]_clock_1, L1_q_b[54]_clock_enable_0, , , );
L1_q_b[54] = L1_q_b[54]_PORT_B_data_out[0];


--L1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[53]
L1_q_b[53]_PORT_A_data_in = X04_holdff;
L1_q_b[53]_PORT_A_data_in_reg = DFFE(L1_q_b[53]_PORT_A_data_in, L1_q_b[53]_clock_0, , , L1_q_b[53]_clock_enable_0);
L1_q_b[53]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[53]_PORT_A_address_reg = DFFE(L1_q_b[53]_PORT_A_address, L1_q_b[53]_clock_0, , , L1_q_b[53]_clock_enable_0);
L1_q_b[53]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[53]_PORT_B_address_reg = DFFE(L1_q_b[53]_PORT_B_address, L1_q_b[53]_clock_1, , , );
L1_q_b[53]_PORT_A_write_enable = G1L4;
L1_q_b[53]_PORT_A_write_enable_reg = DFFE(L1_q_b[53]_PORT_A_write_enable, L1_q_b[53]_clock_0, , , L1_q_b[53]_clock_enable_0);
L1_q_b[53]_PORT_B_read_enable = VCC;
L1_q_b[53]_PORT_B_read_enable_reg = DFFE(L1_q_b[53]_PORT_B_read_enable, L1_q_b[53]_clock_1, , , );
L1_q_b[53]_clock_0 = clk_i;
L1_q_b[53]_clock_1 = !A1L2;
L1_q_b[53]_clock_enable_0 = VCC;
L1_q_b[53]_PORT_B_data_out = MEMORY(L1_q_b[53]_PORT_A_data_in_reg, , L1_q_b[53]_PORT_A_address_reg, L1_q_b[53]_PORT_B_address_reg, L1_q_b[53]_PORT_A_write_enable_reg, L1_q_b[53]_PORT_B_read_enable_reg, , , L1_q_b[53]_clock_0, L1_q_b[53]_clock_1, L1_q_b[53]_clock_enable_0, , , );
L1_q_b[53] = L1_q_b[53]_PORT_B_data_out[0];


--L1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[52]
L1_q_b[52]_PORT_A_data_in = X93_holdff;
L1_q_b[52]_PORT_A_data_in_reg = DFFE(L1_q_b[52]_PORT_A_data_in, L1_q_b[52]_clock_0, , , L1_q_b[52]_clock_enable_0);
L1_q_b[52]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[52]_PORT_A_address_reg = DFFE(L1_q_b[52]_PORT_A_address, L1_q_b[52]_clock_0, , , L1_q_b[52]_clock_enable_0);
L1_q_b[52]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[52]_PORT_B_address_reg = DFFE(L1_q_b[52]_PORT_B_address, L1_q_b[52]_clock_1, , , );
L1_q_b[52]_PORT_A_write_enable = G1L4;
L1_q_b[52]_PORT_A_write_enable_reg = DFFE(L1_q_b[52]_PORT_A_write_enable, L1_q_b[52]_clock_0, , , L1_q_b[52]_clock_enable_0);
L1_q_b[52]_PORT_B_read_enable = VCC;
L1_q_b[52]_PORT_B_read_enable_reg = DFFE(L1_q_b[52]_PORT_B_read_enable, L1_q_b[52]_clock_1, , , );
L1_q_b[52]_clock_0 = clk_i;
L1_q_b[52]_clock_1 = !A1L2;
L1_q_b[52]_clock_enable_0 = VCC;
L1_q_b[52]_PORT_B_data_out = MEMORY(L1_q_b[52]_PORT_A_data_in_reg, , L1_q_b[52]_PORT_A_address_reg, L1_q_b[52]_PORT_B_address_reg, L1_q_b[52]_PORT_A_write_enable_reg, L1_q_b[52]_PORT_B_read_enable_reg, , , L1_q_b[52]_clock_0, L1_q_b[52]_clock_1, L1_q_b[52]_clock_enable_0, , , );
L1_q_b[52] = L1_q_b[52]_PORT_B_data_out[0];


--L1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[51]
L1_q_b[51]_PORT_A_data_in = X83_holdff;
L1_q_b[51]_PORT_A_data_in_reg = DFFE(L1_q_b[51]_PORT_A_data_in, L1_q_b[51]_clock_0, , , L1_q_b[51]_clock_enable_0);
L1_q_b[51]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[51]_PORT_A_address_reg = DFFE(L1_q_b[51]_PORT_A_address, L1_q_b[51]_clock_0, , , L1_q_b[51]_clock_enable_0);
L1_q_b[51]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[51]_PORT_B_address_reg = DFFE(L1_q_b[51]_PORT_B_address, L1_q_b[51]_clock_1, , , );
L1_q_b[51]_PORT_A_write_enable = G1L4;
L1_q_b[51]_PORT_A_write_enable_reg = DFFE(L1_q_b[51]_PORT_A_write_enable, L1_q_b[51]_clock_0, , , L1_q_b[51]_clock_enable_0);
L1_q_b[51]_PORT_B_read_enable = VCC;
L1_q_b[51]_PORT_B_read_enable_reg = DFFE(L1_q_b[51]_PORT_B_read_enable, L1_q_b[51]_clock_1, , , );
L1_q_b[51]_clock_0 = clk_i;
L1_q_b[51]_clock_1 = !A1L2;
L1_q_b[51]_clock_enable_0 = VCC;
L1_q_b[51]_PORT_B_data_out = MEMORY(L1_q_b[51]_PORT_A_data_in_reg, , L1_q_b[51]_PORT_A_address_reg, L1_q_b[51]_PORT_B_address_reg, L1_q_b[51]_PORT_A_write_enable_reg, L1_q_b[51]_PORT_B_read_enable_reg, , , L1_q_b[51]_clock_0, L1_q_b[51]_clock_1, L1_q_b[51]_clock_enable_0, , , );
L1_q_b[51] = L1_q_b[51]_PORT_B_data_out[0];


--L1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[50]
L1_q_b[50]_PORT_A_data_in = X73_holdff;
L1_q_b[50]_PORT_A_data_in_reg = DFFE(L1_q_b[50]_PORT_A_data_in, L1_q_b[50]_clock_0, , , L1_q_b[50]_clock_enable_0);
L1_q_b[50]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[50]_PORT_A_address_reg = DFFE(L1_q_b[50]_PORT_A_address, L1_q_b[50]_clock_0, , , L1_q_b[50]_clock_enable_0);
L1_q_b[50]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[50]_PORT_B_address_reg = DFFE(L1_q_b[50]_PORT_B_address, L1_q_b[50]_clock_1, , , );
L1_q_b[50]_PORT_A_write_enable = G1L4;
L1_q_b[50]_PORT_A_write_enable_reg = DFFE(L1_q_b[50]_PORT_A_write_enable, L1_q_b[50]_clock_0, , , L1_q_b[50]_clock_enable_0);
L1_q_b[50]_PORT_B_read_enable = VCC;
L1_q_b[50]_PORT_B_read_enable_reg = DFFE(L1_q_b[50]_PORT_B_read_enable, L1_q_b[50]_clock_1, , , );
L1_q_b[50]_clock_0 = clk_i;
L1_q_b[50]_clock_1 = !A1L2;
L1_q_b[50]_clock_enable_0 = VCC;
L1_q_b[50]_PORT_B_data_out = MEMORY(L1_q_b[50]_PORT_A_data_in_reg, , L1_q_b[50]_PORT_A_address_reg, L1_q_b[50]_PORT_B_address_reg, L1_q_b[50]_PORT_A_write_enable_reg, L1_q_b[50]_PORT_B_read_enable_reg, , , L1_q_b[50]_clock_0, L1_q_b[50]_clock_1, L1_q_b[50]_clock_enable_0, , , );
L1_q_b[50] = L1_q_b[50]_PORT_B_data_out[0];


--L1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[49]
L1_q_b[49]_PORT_A_data_in = X63_holdff;
L1_q_b[49]_PORT_A_data_in_reg = DFFE(L1_q_b[49]_PORT_A_data_in, L1_q_b[49]_clock_0, , , L1_q_b[49]_clock_enable_0);
L1_q_b[49]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[49]_PORT_A_address_reg = DFFE(L1_q_b[49]_PORT_A_address, L1_q_b[49]_clock_0, , , L1_q_b[49]_clock_enable_0);
L1_q_b[49]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[49]_PORT_B_address_reg = DFFE(L1_q_b[49]_PORT_B_address, L1_q_b[49]_clock_1, , , );
L1_q_b[49]_PORT_A_write_enable = G1L4;
L1_q_b[49]_PORT_A_write_enable_reg = DFFE(L1_q_b[49]_PORT_A_write_enable, L1_q_b[49]_clock_0, , , L1_q_b[49]_clock_enable_0);
L1_q_b[49]_PORT_B_read_enable = VCC;
L1_q_b[49]_PORT_B_read_enable_reg = DFFE(L1_q_b[49]_PORT_B_read_enable, L1_q_b[49]_clock_1, , , );
L1_q_b[49]_clock_0 = clk_i;
L1_q_b[49]_clock_1 = !A1L2;
L1_q_b[49]_clock_enable_0 = VCC;
L1_q_b[49]_PORT_B_data_out = MEMORY(L1_q_b[49]_PORT_A_data_in_reg, , L1_q_b[49]_PORT_A_address_reg, L1_q_b[49]_PORT_B_address_reg, L1_q_b[49]_PORT_A_write_enable_reg, L1_q_b[49]_PORT_B_read_enable_reg, , , L1_q_b[49]_clock_0, L1_q_b[49]_clock_1, L1_q_b[49]_clock_enable_0, , , );
L1_q_b[49] = L1_q_b[49]_PORT_B_data_out[0];


--L1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[48]
L1_q_b[48]_PORT_A_data_in = X53_holdff;
L1_q_b[48]_PORT_A_data_in_reg = DFFE(L1_q_b[48]_PORT_A_data_in, L1_q_b[48]_clock_0, , , L1_q_b[48]_clock_enable_0);
L1_q_b[48]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[48]_PORT_A_address_reg = DFFE(L1_q_b[48]_PORT_A_address, L1_q_b[48]_clock_0, , , L1_q_b[48]_clock_enable_0);
L1_q_b[48]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[48]_PORT_B_address_reg = DFFE(L1_q_b[48]_PORT_B_address, L1_q_b[48]_clock_1, , , );
L1_q_b[48]_PORT_A_write_enable = G1L4;
L1_q_b[48]_PORT_A_write_enable_reg = DFFE(L1_q_b[48]_PORT_A_write_enable, L1_q_b[48]_clock_0, , , L1_q_b[48]_clock_enable_0);
L1_q_b[48]_PORT_B_read_enable = VCC;
L1_q_b[48]_PORT_B_read_enable_reg = DFFE(L1_q_b[48]_PORT_B_read_enable, L1_q_b[48]_clock_1, , , );
L1_q_b[48]_clock_0 = clk_i;
L1_q_b[48]_clock_1 = !A1L2;
L1_q_b[48]_clock_enable_0 = VCC;
L1_q_b[48]_PORT_B_data_out = MEMORY(L1_q_b[48]_PORT_A_data_in_reg, , L1_q_b[48]_PORT_A_address_reg, L1_q_b[48]_PORT_B_address_reg, L1_q_b[48]_PORT_A_write_enable_reg, L1_q_b[48]_PORT_B_read_enable_reg, , , L1_q_b[48]_clock_0, L1_q_b[48]_clock_1, L1_q_b[48]_clock_enable_0, , , );
L1_q_b[48] = L1_q_b[48]_PORT_B_data_out[0];


--L1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[47]
L1_q_b[47]_PORT_A_data_in = X43_holdff;
L1_q_b[47]_PORT_A_data_in_reg = DFFE(L1_q_b[47]_PORT_A_data_in, L1_q_b[47]_clock_0, , , L1_q_b[47]_clock_enable_0);
L1_q_b[47]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[47]_PORT_A_address_reg = DFFE(L1_q_b[47]_PORT_A_address, L1_q_b[47]_clock_0, , , L1_q_b[47]_clock_enable_0);
L1_q_b[47]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[47]_PORT_B_address_reg = DFFE(L1_q_b[47]_PORT_B_address, L1_q_b[47]_clock_1, , , );
L1_q_b[47]_PORT_A_write_enable = G1L4;
L1_q_b[47]_PORT_A_write_enable_reg = DFFE(L1_q_b[47]_PORT_A_write_enable, L1_q_b[47]_clock_0, , , L1_q_b[47]_clock_enable_0);
L1_q_b[47]_PORT_B_read_enable = VCC;
L1_q_b[47]_PORT_B_read_enable_reg = DFFE(L1_q_b[47]_PORT_B_read_enable, L1_q_b[47]_clock_1, , , );
L1_q_b[47]_clock_0 = clk_i;
L1_q_b[47]_clock_1 = !A1L2;
L1_q_b[47]_clock_enable_0 = VCC;
L1_q_b[47]_PORT_B_data_out = MEMORY(L1_q_b[47]_PORT_A_data_in_reg, , L1_q_b[47]_PORT_A_address_reg, L1_q_b[47]_PORT_B_address_reg, L1_q_b[47]_PORT_A_write_enable_reg, L1_q_b[47]_PORT_B_read_enable_reg, , , L1_q_b[47]_clock_0, L1_q_b[47]_clock_1, L1_q_b[47]_clock_enable_0, , , );
L1_q_b[47] = L1_q_b[47]_PORT_B_data_out[0];


--L1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[46]
L1_q_b[46]_PORT_A_data_in = X74_holdff;
L1_q_b[46]_PORT_A_data_in_reg = DFFE(L1_q_b[46]_PORT_A_data_in, L1_q_b[46]_clock_0, , , L1_q_b[46]_clock_enable_0);
L1_q_b[46]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[46]_PORT_A_address_reg = DFFE(L1_q_b[46]_PORT_A_address, L1_q_b[46]_clock_0, , , L1_q_b[46]_clock_enable_0);
L1_q_b[46]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[46]_PORT_B_address_reg = DFFE(L1_q_b[46]_PORT_B_address, L1_q_b[46]_clock_1, , , );
L1_q_b[46]_PORT_A_write_enable = G1L4;
L1_q_b[46]_PORT_A_write_enable_reg = DFFE(L1_q_b[46]_PORT_A_write_enable, L1_q_b[46]_clock_0, , , L1_q_b[46]_clock_enable_0);
L1_q_b[46]_PORT_B_read_enable = VCC;
L1_q_b[46]_PORT_B_read_enable_reg = DFFE(L1_q_b[46]_PORT_B_read_enable, L1_q_b[46]_clock_1, , , );
L1_q_b[46]_clock_0 = clk_i;
L1_q_b[46]_clock_1 = !A1L2;
L1_q_b[46]_clock_enable_0 = VCC;
L1_q_b[46]_PORT_B_data_out = MEMORY(L1_q_b[46]_PORT_A_data_in_reg, , L1_q_b[46]_PORT_A_address_reg, L1_q_b[46]_PORT_B_address_reg, L1_q_b[46]_PORT_A_write_enable_reg, L1_q_b[46]_PORT_B_read_enable_reg, , , L1_q_b[46]_clock_0, L1_q_b[46]_clock_1, L1_q_b[46]_clock_enable_0, , , );
L1_q_b[46] = L1_q_b[46]_PORT_B_data_out[0];


--L1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[45]
L1_q_b[45]_PORT_A_data_in = X64_holdff;
L1_q_b[45]_PORT_A_data_in_reg = DFFE(L1_q_b[45]_PORT_A_data_in, L1_q_b[45]_clock_0, , , L1_q_b[45]_clock_enable_0);
L1_q_b[45]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[45]_PORT_A_address_reg = DFFE(L1_q_b[45]_PORT_A_address, L1_q_b[45]_clock_0, , , L1_q_b[45]_clock_enable_0);
L1_q_b[45]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[45]_PORT_B_address_reg = DFFE(L1_q_b[45]_PORT_B_address, L1_q_b[45]_clock_1, , , );
L1_q_b[45]_PORT_A_write_enable = G1L4;
L1_q_b[45]_PORT_A_write_enable_reg = DFFE(L1_q_b[45]_PORT_A_write_enable, L1_q_b[45]_clock_0, , , L1_q_b[45]_clock_enable_0);
L1_q_b[45]_PORT_B_read_enable = VCC;
L1_q_b[45]_PORT_B_read_enable_reg = DFFE(L1_q_b[45]_PORT_B_read_enable, L1_q_b[45]_clock_1, , , );
L1_q_b[45]_clock_0 = clk_i;
L1_q_b[45]_clock_1 = !A1L2;
L1_q_b[45]_clock_enable_0 = VCC;
L1_q_b[45]_PORT_B_data_out = MEMORY(L1_q_b[45]_PORT_A_data_in_reg, , L1_q_b[45]_PORT_A_address_reg, L1_q_b[45]_PORT_B_address_reg, L1_q_b[45]_PORT_A_write_enable_reg, L1_q_b[45]_PORT_B_read_enable_reg, , , L1_q_b[45]_clock_0, L1_q_b[45]_clock_1, L1_q_b[45]_clock_enable_0, , , );
L1_q_b[45] = L1_q_b[45]_PORT_B_data_out[0];


--L1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[44]
L1_q_b[44]_PORT_A_data_in = X54_holdff;
L1_q_b[44]_PORT_A_data_in_reg = DFFE(L1_q_b[44]_PORT_A_data_in, L1_q_b[44]_clock_0, , , L1_q_b[44]_clock_enable_0);
L1_q_b[44]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[44]_PORT_A_address_reg = DFFE(L1_q_b[44]_PORT_A_address, L1_q_b[44]_clock_0, , , L1_q_b[44]_clock_enable_0);
L1_q_b[44]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[44]_PORT_B_address_reg = DFFE(L1_q_b[44]_PORT_B_address, L1_q_b[44]_clock_1, , , );
L1_q_b[44]_PORT_A_write_enable = G1L4;
L1_q_b[44]_PORT_A_write_enable_reg = DFFE(L1_q_b[44]_PORT_A_write_enable, L1_q_b[44]_clock_0, , , L1_q_b[44]_clock_enable_0);
L1_q_b[44]_PORT_B_read_enable = VCC;
L1_q_b[44]_PORT_B_read_enable_reg = DFFE(L1_q_b[44]_PORT_B_read_enable, L1_q_b[44]_clock_1, , , );
L1_q_b[44]_clock_0 = clk_i;
L1_q_b[44]_clock_1 = !A1L2;
L1_q_b[44]_clock_enable_0 = VCC;
L1_q_b[44]_PORT_B_data_out = MEMORY(L1_q_b[44]_PORT_A_data_in_reg, , L1_q_b[44]_PORT_A_address_reg, L1_q_b[44]_PORT_B_address_reg, L1_q_b[44]_PORT_A_write_enable_reg, L1_q_b[44]_PORT_B_read_enable_reg, , , L1_q_b[44]_clock_0, L1_q_b[44]_clock_1, L1_q_b[44]_clock_enable_0, , , );
L1_q_b[44] = L1_q_b[44]_PORT_B_data_out[0];


--L1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[43]
L1_q_b[43]_PORT_A_data_in = X34L2;
L1_q_b[43]_PORT_A_data_in_reg = DFFE(L1_q_b[43]_PORT_A_data_in, L1_q_b[43]_clock_0, , , L1_q_b[43]_clock_enable_0);
L1_q_b[43]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[43]_PORT_A_address_reg = DFFE(L1_q_b[43]_PORT_A_address, L1_q_b[43]_clock_0, , , L1_q_b[43]_clock_enable_0);
L1_q_b[43]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[43]_PORT_B_address_reg = DFFE(L1_q_b[43]_PORT_B_address, L1_q_b[43]_clock_1, , , );
L1_q_b[43]_PORT_A_write_enable = G1L4;
L1_q_b[43]_PORT_A_write_enable_reg = DFFE(L1_q_b[43]_PORT_A_write_enable, L1_q_b[43]_clock_0, , , L1_q_b[43]_clock_enable_0);
L1_q_b[43]_PORT_B_read_enable = VCC;
L1_q_b[43]_PORT_B_read_enable_reg = DFFE(L1_q_b[43]_PORT_B_read_enable, L1_q_b[43]_clock_1, , , );
L1_q_b[43]_clock_0 = clk_i;
L1_q_b[43]_clock_1 = !A1L2;
L1_q_b[43]_clock_enable_0 = VCC;
L1_q_b[43]_PORT_B_data_out = MEMORY(L1_q_b[43]_PORT_A_data_in_reg, , L1_q_b[43]_PORT_A_address_reg, L1_q_b[43]_PORT_B_address_reg, L1_q_b[43]_PORT_A_write_enable_reg, L1_q_b[43]_PORT_B_read_enable_reg, , , L1_q_b[43]_clock_0, L1_q_b[43]_clock_1, L1_q_b[43]_clock_enable_0, , , );
L1_q_b[43] = L1_q_b[43]_PORT_B_data_out[0];


--L1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[42]
L1_q_b[42]_PORT_A_data_in = X34_holdff;
L1_q_b[42]_PORT_A_data_in_reg = DFFE(L1_q_b[42]_PORT_A_data_in, L1_q_b[42]_clock_0, , , L1_q_b[42]_clock_enable_0);
L1_q_b[42]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[42]_PORT_A_address_reg = DFFE(L1_q_b[42]_PORT_A_address, L1_q_b[42]_clock_0, , , L1_q_b[42]_clock_enable_0);
L1_q_b[42]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[42]_PORT_B_address_reg = DFFE(L1_q_b[42]_PORT_B_address, L1_q_b[42]_clock_1, , , );
L1_q_b[42]_PORT_A_write_enable = G1L4;
L1_q_b[42]_PORT_A_write_enable_reg = DFFE(L1_q_b[42]_PORT_A_write_enable, L1_q_b[42]_clock_0, , , L1_q_b[42]_clock_enable_0);
L1_q_b[42]_PORT_B_read_enable = VCC;
L1_q_b[42]_PORT_B_read_enable_reg = DFFE(L1_q_b[42]_PORT_B_read_enable, L1_q_b[42]_clock_1, , , );
L1_q_b[42]_clock_0 = clk_i;
L1_q_b[42]_clock_1 = !A1L2;
L1_q_b[42]_clock_enable_0 = VCC;
L1_q_b[42]_PORT_B_data_out = MEMORY(L1_q_b[42]_PORT_A_data_in_reg, , L1_q_b[42]_PORT_A_address_reg, L1_q_b[42]_PORT_B_address_reg, L1_q_b[42]_PORT_A_write_enable_reg, L1_q_b[42]_PORT_B_read_enable_reg, , , L1_q_b[42]_clock_0, L1_q_b[42]_clock_1, L1_q_b[42]_clock_enable_0, , , );
L1_q_b[42] = L1_q_b[42]_PORT_B_data_out[0];


--L1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[41]
L1_q_b[41]_PORT_A_data_in = X1_holdff;
L1_q_b[41]_PORT_A_data_in_reg = DFFE(L1_q_b[41]_PORT_A_data_in, L1_q_b[41]_clock_0, , , L1_q_b[41]_clock_enable_0);
L1_q_b[41]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[41]_PORT_A_address_reg = DFFE(L1_q_b[41]_PORT_A_address, L1_q_b[41]_clock_0, , , L1_q_b[41]_clock_enable_0);
L1_q_b[41]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[41]_PORT_B_address_reg = DFFE(L1_q_b[41]_PORT_B_address, L1_q_b[41]_clock_1, , , );
L1_q_b[41]_PORT_A_write_enable = G1L4;
L1_q_b[41]_PORT_A_write_enable_reg = DFFE(L1_q_b[41]_PORT_A_write_enable, L1_q_b[41]_clock_0, , , L1_q_b[41]_clock_enable_0);
L1_q_b[41]_PORT_B_read_enable = VCC;
L1_q_b[41]_PORT_B_read_enable_reg = DFFE(L1_q_b[41]_PORT_B_read_enable, L1_q_b[41]_clock_1, , , );
L1_q_b[41]_clock_0 = clk_i;
L1_q_b[41]_clock_1 = !A1L2;
L1_q_b[41]_clock_enable_0 = VCC;
L1_q_b[41]_PORT_B_data_out = MEMORY(L1_q_b[41]_PORT_A_data_in_reg, , L1_q_b[41]_PORT_A_address_reg, L1_q_b[41]_PORT_B_address_reg, L1_q_b[41]_PORT_A_write_enable_reg, L1_q_b[41]_PORT_B_read_enable_reg, , , L1_q_b[41]_clock_0, L1_q_b[41]_clock_1, L1_q_b[41]_clock_enable_0, , , );
L1_q_b[41] = L1_q_b[41]_PORT_B_data_out[0];


--L1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[40]
L1_q_b[40]_PORT_A_data_in = X14_holdff;
L1_q_b[40]_PORT_A_data_in_reg = DFFE(L1_q_b[40]_PORT_A_data_in, L1_q_b[40]_clock_0, , , L1_q_b[40]_clock_enable_0);
L1_q_b[40]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[40]_PORT_A_address_reg = DFFE(L1_q_b[40]_PORT_A_address, L1_q_b[40]_clock_0, , , L1_q_b[40]_clock_enable_0);
L1_q_b[40]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[40]_PORT_B_address_reg = DFFE(L1_q_b[40]_PORT_B_address, L1_q_b[40]_clock_1, , , );
L1_q_b[40]_PORT_A_write_enable = G1L4;
L1_q_b[40]_PORT_A_write_enable_reg = DFFE(L1_q_b[40]_PORT_A_write_enable, L1_q_b[40]_clock_0, , , L1_q_b[40]_clock_enable_0);
L1_q_b[40]_PORT_B_read_enable = VCC;
L1_q_b[40]_PORT_B_read_enable_reg = DFFE(L1_q_b[40]_PORT_B_read_enable, L1_q_b[40]_clock_1, , , );
L1_q_b[40]_clock_0 = clk_i;
L1_q_b[40]_clock_1 = !A1L2;
L1_q_b[40]_clock_enable_0 = VCC;
L1_q_b[40]_PORT_B_data_out = MEMORY(L1_q_b[40]_PORT_A_data_in_reg, , L1_q_b[40]_PORT_A_address_reg, L1_q_b[40]_PORT_B_address_reg, L1_q_b[40]_PORT_A_write_enable_reg, L1_q_b[40]_PORT_B_read_enable_reg, , , L1_q_b[40]_clock_0, L1_q_b[40]_clock_1, L1_q_b[40]_clock_enable_0, , , );
L1_q_b[40] = L1_q_b[40]_PORT_B_data_out[0];


--L1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[39]
L1_q_b[39]_PORT_A_data_in = X04_holdff;
L1_q_b[39]_PORT_A_data_in_reg = DFFE(L1_q_b[39]_PORT_A_data_in, L1_q_b[39]_clock_0, , , L1_q_b[39]_clock_enable_0);
L1_q_b[39]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[39]_PORT_A_address_reg = DFFE(L1_q_b[39]_PORT_A_address, L1_q_b[39]_clock_0, , , L1_q_b[39]_clock_enable_0);
L1_q_b[39]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[39]_PORT_B_address_reg = DFFE(L1_q_b[39]_PORT_B_address, L1_q_b[39]_clock_1, , , );
L1_q_b[39]_PORT_A_write_enable = G1L4;
L1_q_b[39]_PORT_A_write_enable_reg = DFFE(L1_q_b[39]_PORT_A_write_enable, L1_q_b[39]_clock_0, , , L1_q_b[39]_clock_enable_0);
L1_q_b[39]_PORT_B_read_enable = VCC;
L1_q_b[39]_PORT_B_read_enable_reg = DFFE(L1_q_b[39]_PORT_B_read_enable, L1_q_b[39]_clock_1, , , );
L1_q_b[39]_clock_0 = clk_i;
L1_q_b[39]_clock_1 = !A1L2;
L1_q_b[39]_clock_enable_0 = VCC;
L1_q_b[39]_PORT_B_data_out = MEMORY(L1_q_b[39]_PORT_A_data_in_reg, , L1_q_b[39]_PORT_A_address_reg, L1_q_b[39]_PORT_B_address_reg, L1_q_b[39]_PORT_A_write_enable_reg, L1_q_b[39]_PORT_B_read_enable_reg, , , L1_q_b[39]_clock_0, L1_q_b[39]_clock_1, L1_q_b[39]_clock_enable_0, , , );
L1_q_b[39] = L1_q_b[39]_PORT_B_data_out[0];


--L1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[38]
L1_q_b[38]_PORT_A_data_in = X93_holdff;
L1_q_b[38]_PORT_A_data_in_reg = DFFE(L1_q_b[38]_PORT_A_data_in, L1_q_b[38]_clock_0, , , L1_q_b[38]_clock_enable_0);
L1_q_b[38]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[38]_PORT_A_address_reg = DFFE(L1_q_b[38]_PORT_A_address, L1_q_b[38]_clock_0, , , L1_q_b[38]_clock_enable_0);
L1_q_b[38]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[38]_PORT_B_address_reg = DFFE(L1_q_b[38]_PORT_B_address, L1_q_b[38]_clock_1, , , );
L1_q_b[38]_PORT_A_write_enable = G1L4;
L1_q_b[38]_PORT_A_write_enable_reg = DFFE(L1_q_b[38]_PORT_A_write_enable, L1_q_b[38]_clock_0, , , L1_q_b[38]_clock_enable_0);
L1_q_b[38]_PORT_B_read_enable = VCC;
L1_q_b[38]_PORT_B_read_enable_reg = DFFE(L1_q_b[38]_PORT_B_read_enable, L1_q_b[38]_clock_1, , , );
L1_q_b[38]_clock_0 = clk_i;
L1_q_b[38]_clock_1 = !A1L2;
L1_q_b[38]_clock_enable_0 = VCC;
L1_q_b[38]_PORT_B_data_out = MEMORY(L1_q_b[38]_PORT_A_data_in_reg, , L1_q_b[38]_PORT_A_address_reg, L1_q_b[38]_PORT_B_address_reg, L1_q_b[38]_PORT_A_write_enable_reg, L1_q_b[38]_PORT_B_read_enable_reg, , , L1_q_b[38]_clock_0, L1_q_b[38]_clock_1, L1_q_b[38]_clock_enable_0, , , );
L1_q_b[38] = L1_q_b[38]_PORT_B_data_out[0];


--L1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[37]
L1_q_b[37]_PORT_A_data_in = X83_holdff;
L1_q_b[37]_PORT_A_data_in_reg = DFFE(L1_q_b[37]_PORT_A_data_in, L1_q_b[37]_clock_0, , , L1_q_b[37]_clock_enable_0);
L1_q_b[37]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[37]_PORT_A_address_reg = DFFE(L1_q_b[37]_PORT_A_address, L1_q_b[37]_clock_0, , , L1_q_b[37]_clock_enable_0);
L1_q_b[37]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[37]_PORT_B_address_reg = DFFE(L1_q_b[37]_PORT_B_address, L1_q_b[37]_clock_1, , , );
L1_q_b[37]_PORT_A_write_enable = G1L4;
L1_q_b[37]_PORT_A_write_enable_reg = DFFE(L1_q_b[37]_PORT_A_write_enable, L1_q_b[37]_clock_0, , , L1_q_b[37]_clock_enable_0);
L1_q_b[37]_PORT_B_read_enable = VCC;
L1_q_b[37]_PORT_B_read_enable_reg = DFFE(L1_q_b[37]_PORT_B_read_enable, L1_q_b[37]_clock_1, , , );
L1_q_b[37]_clock_0 = clk_i;
L1_q_b[37]_clock_1 = !A1L2;
L1_q_b[37]_clock_enable_0 = VCC;
L1_q_b[37]_PORT_B_data_out = MEMORY(L1_q_b[37]_PORT_A_data_in_reg, , L1_q_b[37]_PORT_A_address_reg, L1_q_b[37]_PORT_B_address_reg, L1_q_b[37]_PORT_A_write_enable_reg, L1_q_b[37]_PORT_B_read_enable_reg, , , L1_q_b[37]_clock_0, L1_q_b[37]_clock_1, L1_q_b[37]_clock_enable_0, , , );
L1_q_b[37] = L1_q_b[37]_PORT_B_data_out[0];


--L1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[36]
L1_q_b[36]_PORT_A_data_in = X73_holdff;
L1_q_b[36]_PORT_A_data_in_reg = DFFE(L1_q_b[36]_PORT_A_data_in, L1_q_b[36]_clock_0, , , L1_q_b[36]_clock_enable_0);
L1_q_b[36]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[36]_PORT_A_address_reg = DFFE(L1_q_b[36]_PORT_A_address, L1_q_b[36]_clock_0, , , L1_q_b[36]_clock_enable_0);
L1_q_b[36]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[36]_PORT_B_address_reg = DFFE(L1_q_b[36]_PORT_B_address, L1_q_b[36]_clock_1, , , );
L1_q_b[36]_PORT_A_write_enable = G1L4;
L1_q_b[36]_PORT_A_write_enable_reg = DFFE(L1_q_b[36]_PORT_A_write_enable, L1_q_b[36]_clock_0, , , L1_q_b[36]_clock_enable_0);
L1_q_b[36]_PORT_B_read_enable = VCC;
L1_q_b[36]_PORT_B_read_enable_reg = DFFE(L1_q_b[36]_PORT_B_read_enable, L1_q_b[36]_clock_1, , , );
L1_q_b[36]_clock_0 = clk_i;
L1_q_b[36]_clock_1 = !A1L2;
L1_q_b[36]_clock_enable_0 = VCC;
L1_q_b[36]_PORT_B_data_out = MEMORY(L1_q_b[36]_PORT_A_data_in_reg, , L1_q_b[36]_PORT_A_address_reg, L1_q_b[36]_PORT_B_address_reg, L1_q_b[36]_PORT_A_write_enable_reg, L1_q_b[36]_PORT_B_read_enable_reg, , , L1_q_b[36]_clock_0, L1_q_b[36]_clock_1, L1_q_b[36]_clock_enable_0, , , );
L1_q_b[36] = L1_q_b[36]_PORT_B_data_out[0];


--L1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[35]
L1_q_b[35]_PORT_A_data_in = X63_holdff;
L1_q_b[35]_PORT_A_data_in_reg = DFFE(L1_q_b[35]_PORT_A_data_in, L1_q_b[35]_clock_0, , , L1_q_b[35]_clock_enable_0);
L1_q_b[35]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[35]_PORT_A_address_reg = DFFE(L1_q_b[35]_PORT_A_address, L1_q_b[35]_clock_0, , , L1_q_b[35]_clock_enable_0);
L1_q_b[35]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[35]_PORT_B_address_reg = DFFE(L1_q_b[35]_PORT_B_address, L1_q_b[35]_clock_1, , , );
L1_q_b[35]_PORT_A_write_enable = G1L4;
L1_q_b[35]_PORT_A_write_enable_reg = DFFE(L1_q_b[35]_PORT_A_write_enable, L1_q_b[35]_clock_0, , , L1_q_b[35]_clock_enable_0);
L1_q_b[35]_PORT_B_read_enable = VCC;
L1_q_b[35]_PORT_B_read_enable_reg = DFFE(L1_q_b[35]_PORT_B_read_enable, L1_q_b[35]_clock_1, , , );
L1_q_b[35]_clock_0 = clk_i;
L1_q_b[35]_clock_1 = !A1L2;
L1_q_b[35]_clock_enable_0 = VCC;
L1_q_b[35]_PORT_B_data_out = MEMORY(L1_q_b[35]_PORT_A_data_in_reg, , L1_q_b[35]_PORT_A_address_reg, L1_q_b[35]_PORT_B_address_reg, L1_q_b[35]_PORT_A_write_enable_reg, L1_q_b[35]_PORT_B_read_enable_reg, , , L1_q_b[35]_clock_0, L1_q_b[35]_clock_1, L1_q_b[35]_clock_enable_0, , , );
L1_q_b[35] = L1_q_b[35]_PORT_B_data_out[0];


--L1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[34]
L1_q_b[34]_PORT_A_data_in = X53_holdff;
L1_q_b[34]_PORT_A_data_in_reg = DFFE(L1_q_b[34]_PORT_A_data_in, L1_q_b[34]_clock_0, , , L1_q_b[34]_clock_enable_0);
L1_q_b[34]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[34]_PORT_A_address_reg = DFFE(L1_q_b[34]_PORT_A_address, L1_q_b[34]_clock_0, , , L1_q_b[34]_clock_enable_0);
L1_q_b[34]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[34]_PORT_B_address_reg = DFFE(L1_q_b[34]_PORT_B_address, L1_q_b[34]_clock_1, , , );
L1_q_b[34]_PORT_A_write_enable = G1L4;
L1_q_b[34]_PORT_A_write_enable_reg = DFFE(L1_q_b[34]_PORT_A_write_enable, L1_q_b[34]_clock_0, , , L1_q_b[34]_clock_enable_0);
L1_q_b[34]_PORT_B_read_enable = VCC;
L1_q_b[34]_PORT_B_read_enable_reg = DFFE(L1_q_b[34]_PORT_B_read_enable, L1_q_b[34]_clock_1, , , );
L1_q_b[34]_clock_0 = clk_i;
L1_q_b[34]_clock_1 = !A1L2;
L1_q_b[34]_clock_enable_0 = VCC;
L1_q_b[34]_PORT_B_data_out = MEMORY(L1_q_b[34]_PORT_A_data_in_reg, , L1_q_b[34]_PORT_A_address_reg, L1_q_b[34]_PORT_B_address_reg, L1_q_b[34]_PORT_A_write_enable_reg, L1_q_b[34]_PORT_B_read_enable_reg, , , L1_q_b[34]_clock_0, L1_q_b[34]_clock_1, L1_q_b[34]_clock_enable_0, , , );
L1_q_b[34] = L1_q_b[34]_PORT_B_data_out[0];


--L1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[33]
L1_q_b[33]_PORT_A_data_in = X43_holdff;
L1_q_b[33]_PORT_A_data_in_reg = DFFE(L1_q_b[33]_PORT_A_data_in, L1_q_b[33]_clock_0, , , L1_q_b[33]_clock_enable_0);
L1_q_b[33]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[33]_PORT_A_address_reg = DFFE(L1_q_b[33]_PORT_A_address, L1_q_b[33]_clock_0, , , L1_q_b[33]_clock_enable_0);
L1_q_b[33]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[33]_PORT_B_address_reg = DFFE(L1_q_b[33]_PORT_B_address, L1_q_b[33]_clock_1, , , );
L1_q_b[33]_PORT_A_write_enable = G1L4;
L1_q_b[33]_PORT_A_write_enable_reg = DFFE(L1_q_b[33]_PORT_A_write_enable, L1_q_b[33]_clock_0, , , L1_q_b[33]_clock_enable_0);
L1_q_b[33]_PORT_B_read_enable = VCC;
L1_q_b[33]_PORT_B_read_enable_reg = DFFE(L1_q_b[33]_PORT_B_read_enable, L1_q_b[33]_clock_1, , , );
L1_q_b[33]_clock_0 = clk_i;
L1_q_b[33]_clock_1 = !A1L2;
L1_q_b[33]_clock_enable_0 = VCC;
L1_q_b[33]_PORT_B_data_out = MEMORY(L1_q_b[33]_PORT_A_data_in_reg, , L1_q_b[33]_PORT_A_address_reg, L1_q_b[33]_PORT_B_address_reg, L1_q_b[33]_PORT_A_write_enable_reg, L1_q_b[33]_PORT_B_read_enable_reg, , , L1_q_b[33]_clock_0, L1_q_b[33]_clock_1, L1_q_b[33]_clock_enable_0, , , );
L1_q_b[33] = L1_q_b[33]_PORT_B_data_out[0];


--L1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[32]
L1_q_b[32]_PORT_A_data_in = X33_holdff;
L1_q_b[32]_PORT_A_data_in_reg = DFFE(L1_q_b[32]_PORT_A_data_in, L1_q_b[32]_clock_0, , , L1_q_b[32]_clock_enable_0);
L1_q_b[32]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[32]_PORT_A_address_reg = DFFE(L1_q_b[32]_PORT_A_address, L1_q_b[32]_clock_0, , , L1_q_b[32]_clock_enable_0);
L1_q_b[32]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[32]_PORT_B_address_reg = DFFE(L1_q_b[32]_PORT_B_address, L1_q_b[32]_clock_1, , , );
L1_q_b[32]_PORT_A_write_enable = G1L4;
L1_q_b[32]_PORT_A_write_enable_reg = DFFE(L1_q_b[32]_PORT_A_write_enable, L1_q_b[32]_clock_0, , , L1_q_b[32]_clock_enable_0);
L1_q_b[32]_PORT_B_read_enable = VCC;
L1_q_b[32]_PORT_B_read_enable_reg = DFFE(L1_q_b[32]_PORT_B_read_enable, L1_q_b[32]_clock_1, , , );
L1_q_b[32]_clock_0 = clk_i;
L1_q_b[32]_clock_1 = !A1L2;
L1_q_b[32]_clock_enable_0 = VCC;
L1_q_b[32]_PORT_B_data_out = MEMORY(L1_q_b[32]_PORT_A_data_in_reg, , L1_q_b[32]_PORT_A_address_reg, L1_q_b[32]_PORT_B_address_reg, L1_q_b[32]_PORT_A_write_enable_reg, L1_q_b[32]_PORT_B_read_enable_reg, , , L1_q_b[32]_clock_0, L1_q_b[32]_clock_1, L1_q_b[32]_clock_enable_0, , , );
L1_q_b[32] = L1_q_b[32]_PORT_B_data_out[0];


--L1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[31]
L1_q_b[31]_PORT_A_data_in = X23_holdff;
L1_q_b[31]_PORT_A_data_in_reg = DFFE(L1_q_b[31]_PORT_A_data_in, L1_q_b[31]_clock_0, , , L1_q_b[31]_clock_enable_0);
L1_q_b[31]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[31]_PORT_A_address_reg = DFFE(L1_q_b[31]_PORT_A_address, L1_q_b[31]_clock_0, , , L1_q_b[31]_clock_enable_0);
L1_q_b[31]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[31]_PORT_B_address_reg = DFFE(L1_q_b[31]_PORT_B_address, L1_q_b[31]_clock_1, , , );
L1_q_b[31]_PORT_A_write_enable = G1L4;
L1_q_b[31]_PORT_A_write_enable_reg = DFFE(L1_q_b[31]_PORT_A_write_enable, L1_q_b[31]_clock_0, , , L1_q_b[31]_clock_enable_0);
L1_q_b[31]_PORT_B_read_enable = VCC;
L1_q_b[31]_PORT_B_read_enable_reg = DFFE(L1_q_b[31]_PORT_B_read_enable, L1_q_b[31]_clock_1, , , );
L1_q_b[31]_clock_0 = clk_i;
L1_q_b[31]_clock_1 = !A1L2;
L1_q_b[31]_clock_enable_0 = VCC;
L1_q_b[31]_PORT_B_data_out = MEMORY(L1_q_b[31]_PORT_A_data_in_reg, , L1_q_b[31]_PORT_A_address_reg, L1_q_b[31]_PORT_B_address_reg, L1_q_b[31]_PORT_A_write_enable_reg, L1_q_b[31]_PORT_B_read_enable_reg, , , L1_q_b[31]_clock_0, L1_q_b[31]_clock_1, L1_q_b[31]_clock_enable_0, , , );
L1_q_b[31] = L1_q_b[31]_PORT_B_data_out[0];


--L1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[30]
L1_q_b[30]_PORT_A_data_in = X13_holdff;
L1_q_b[30]_PORT_A_data_in_reg = DFFE(L1_q_b[30]_PORT_A_data_in, L1_q_b[30]_clock_0, , , L1_q_b[30]_clock_enable_0);
L1_q_b[30]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[30]_PORT_A_address_reg = DFFE(L1_q_b[30]_PORT_A_address, L1_q_b[30]_clock_0, , , L1_q_b[30]_clock_enable_0);
L1_q_b[30]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[30]_PORT_B_address_reg = DFFE(L1_q_b[30]_PORT_B_address, L1_q_b[30]_clock_1, , , );
L1_q_b[30]_PORT_A_write_enable = G1L4;
L1_q_b[30]_PORT_A_write_enable_reg = DFFE(L1_q_b[30]_PORT_A_write_enable, L1_q_b[30]_clock_0, , , L1_q_b[30]_clock_enable_0);
L1_q_b[30]_PORT_B_read_enable = VCC;
L1_q_b[30]_PORT_B_read_enable_reg = DFFE(L1_q_b[30]_PORT_B_read_enable, L1_q_b[30]_clock_1, , , );
L1_q_b[30]_clock_0 = clk_i;
L1_q_b[30]_clock_1 = !A1L2;
L1_q_b[30]_clock_enable_0 = VCC;
L1_q_b[30]_PORT_B_data_out = MEMORY(L1_q_b[30]_PORT_A_data_in_reg, , L1_q_b[30]_PORT_A_address_reg, L1_q_b[30]_PORT_B_address_reg, L1_q_b[30]_PORT_A_write_enable_reg, L1_q_b[30]_PORT_B_read_enable_reg, , , L1_q_b[30]_clock_0, L1_q_b[30]_clock_1, L1_q_b[30]_clock_enable_0, , , );
L1_q_b[30] = L1_q_b[30]_PORT_B_data_out[0];


--L1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[29]
L1_q_b[29]_PORT_A_data_in = X03_holdff;
L1_q_b[29]_PORT_A_data_in_reg = DFFE(L1_q_b[29]_PORT_A_data_in, L1_q_b[29]_clock_0, , , L1_q_b[29]_clock_enable_0);
L1_q_b[29]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[29]_PORT_A_address_reg = DFFE(L1_q_b[29]_PORT_A_address, L1_q_b[29]_clock_0, , , L1_q_b[29]_clock_enable_0);
L1_q_b[29]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[29]_PORT_B_address_reg = DFFE(L1_q_b[29]_PORT_B_address, L1_q_b[29]_clock_1, , , );
L1_q_b[29]_PORT_A_write_enable = G1L4;
L1_q_b[29]_PORT_A_write_enable_reg = DFFE(L1_q_b[29]_PORT_A_write_enable, L1_q_b[29]_clock_0, , , L1_q_b[29]_clock_enable_0);
L1_q_b[29]_PORT_B_read_enable = VCC;
L1_q_b[29]_PORT_B_read_enable_reg = DFFE(L1_q_b[29]_PORT_B_read_enable, L1_q_b[29]_clock_1, , , );
L1_q_b[29]_clock_0 = clk_i;
L1_q_b[29]_clock_1 = !A1L2;
L1_q_b[29]_clock_enable_0 = VCC;
L1_q_b[29]_PORT_B_data_out = MEMORY(L1_q_b[29]_PORT_A_data_in_reg, , L1_q_b[29]_PORT_A_address_reg, L1_q_b[29]_PORT_B_address_reg, L1_q_b[29]_PORT_A_write_enable_reg, L1_q_b[29]_PORT_B_read_enable_reg, , , L1_q_b[29]_clock_0, L1_q_b[29]_clock_1, L1_q_b[29]_clock_enable_0, , , );
L1_q_b[29] = L1_q_b[29]_PORT_B_data_out[0];


--L1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[28]
L1_q_b[28]_PORT_A_data_in = X92_holdff;
L1_q_b[28]_PORT_A_data_in_reg = DFFE(L1_q_b[28]_PORT_A_data_in, L1_q_b[28]_clock_0, , , L1_q_b[28]_clock_enable_0);
L1_q_b[28]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[28]_PORT_A_address_reg = DFFE(L1_q_b[28]_PORT_A_address, L1_q_b[28]_clock_0, , , L1_q_b[28]_clock_enable_0);
L1_q_b[28]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[28]_PORT_B_address_reg = DFFE(L1_q_b[28]_PORT_B_address, L1_q_b[28]_clock_1, , , );
L1_q_b[28]_PORT_A_write_enable = G1L4;
L1_q_b[28]_PORT_A_write_enable_reg = DFFE(L1_q_b[28]_PORT_A_write_enable, L1_q_b[28]_clock_0, , , L1_q_b[28]_clock_enable_0);
L1_q_b[28]_PORT_B_read_enable = VCC;
L1_q_b[28]_PORT_B_read_enable_reg = DFFE(L1_q_b[28]_PORT_B_read_enable, L1_q_b[28]_clock_1, , , );
L1_q_b[28]_clock_0 = clk_i;
L1_q_b[28]_clock_1 = !A1L2;
L1_q_b[28]_clock_enable_0 = VCC;
L1_q_b[28]_PORT_B_data_out = MEMORY(L1_q_b[28]_PORT_A_data_in_reg, , L1_q_b[28]_PORT_A_address_reg, L1_q_b[28]_PORT_B_address_reg, L1_q_b[28]_PORT_A_write_enable_reg, L1_q_b[28]_PORT_B_read_enable_reg, , , L1_q_b[28]_clock_0, L1_q_b[28]_clock_1, L1_q_b[28]_clock_enable_0, , , );
L1_q_b[28] = L1_q_b[28]_PORT_B_data_out[0];


--L1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[27]
L1_q_b[27]_PORT_A_data_in = X82_holdff;
L1_q_b[27]_PORT_A_data_in_reg = DFFE(L1_q_b[27]_PORT_A_data_in, L1_q_b[27]_clock_0, , , L1_q_b[27]_clock_enable_0);
L1_q_b[27]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[27]_PORT_A_address_reg = DFFE(L1_q_b[27]_PORT_A_address, L1_q_b[27]_clock_0, , , L1_q_b[27]_clock_enable_0);
L1_q_b[27]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[27]_PORT_B_address_reg = DFFE(L1_q_b[27]_PORT_B_address, L1_q_b[27]_clock_1, , , );
L1_q_b[27]_PORT_A_write_enable = G1L4;
L1_q_b[27]_PORT_A_write_enable_reg = DFFE(L1_q_b[27]_PORT_A_write_enable, L1_q_b[27]_clock_0, , , L1_q_b[27]_clock_enable_0);
L1_q_b[27]_PORT_B_read_enable = VCC;
L1_q_b[27]_PORT_B_read_enable_reg = DFFE(L1_q_b[27]_PORT_B_read_enable, L1_q_b[27]_clock_1, , , );
L1_q_b[27]_clock_0 = clk_i;
L1_q_b[27]_clock_1 = !A1L2;
L1_q_b[27]_clock_enable_0 = VCC;
L1_q_b[27]_PORT_B_data_out = MEMORY(L1_q_b[27]_PORT_A_data_in_reg, , L1_q_b[27]_PORT_A_address_reg, L1_q_b[27]_PORT_B_address_reg, L1_q_b[27]_PORT_A_write_enable_reg, L1_q_b[27]_PORT_B_read_enable_reg, , , L1_q_b[27]_clock_0, L1_q_b[27]_clock_1, L1_q_b[27]_clock_enable_0, , , );
L1_q_b[27] = L1_q_b[27]_PORT_B_data_out[0];


--L1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[26]
L1_q_b[26]_PORT_A_data_in = X72_holdff;
L1_q_b[26]_PORT_A_data_in_reg = DFFE(L1_q_b[26]_PORT_A_data_in, L1_q_b[26]_clock_0, , , L1_q_b[26]_clock_enable_0);
L1_q_b[26]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[26]_PORT_A_address_reg = DFFE(L1_q_b[26]_PORT_A_address, L1_q_b[26]_clock_0, , , L1_q_b[26]_clock_enable_0);
L1_q_b[26]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[26]_PORT_B_address_reg = DFFE(L1_q_b[26]_PORT_B_address, L1_q_b[26]_clock_1, , , );
L1_q_b[26]_PORT_A_write_enable = G1L4;
L1_q_b[26]_PORT_A_write_enable_reg = DFFE(L1_q_b[26]_PORT_A_write_enable, L1_q_b[26]_clock_0, , , L1_q_b[26]_clock_enable_0);
L1_q_b[26]_PORT_B_read_enable = VCC;
L1_q_b[26]_PORT_B_read_enable_reg = DFFE(L1_q_b[26]_PORT_B_read_enable, L1_q_b[26]_clock_1, , , );
L1_q_b[26]_clock_0 = clk_i;
L1_q_b[26]_clock_1 = !A1L2;
L1_q_b[26]_clock_enable_0 = VCC;
L1_q_b[26]_PORT_B_data_out = MEMORY(L1_q_b[26]_PORT_A_data_in_reg, , L1_q_b[26]_PORT_A_address_reg, L1_q_b[26]_PORT_B_address_reg, L1_q_b[26]_PORT_A_write_enable_reg, L1_q_b[26]_PORT_B_read_enable_reg, , , L1_q_b[26]_clock_0, L1_q_b[26]_clock_1, L1_q_b[26]_clock_enable_0, , , );
L1_q_b[26] = L1_q_b[26]_PORT_B_data_out[0];


--L1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[25]
L1_q_b[25]_PORT_A_data_in = X62_holdff;
L1_q_b[25]_PORT_A_data_in_reg = DFFE(L1_q_b[25]_PORT_A_data_in, L1_q_b[25]_clock_0, , , L1_q_b[25]_clock_enable_0);
L1_q_b[25]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[25]_PORT_A_address_reg = DFFE(L1_q_b[25]_PORT_A_address, L1_q_b[25]_clock_0, , , L1_q_b[25]_clock_enable_0);
L1_q_b[25]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[25]_PORT_B_address_reg = DFFE(L1_q_b[25]_PORT_B_address, L1_q_b[25]_clock_1, , , );
L1_q_b[25]_PORT_A_write_enable = G1L4;
L1_q_b[25]_PORT_A_write_enable_reg = DFFE(L1_q_b[25]_PORT_A_write_enable, L1_q_b[25]_clock_0, , , L1_q_b[25]_clock_enable_0);
L1_q_b[25]_PORT_B_read_enable = VCC;
L1_q_b[25]_PORT_B_read_enable_reg = DFFE(L1_q_b[25]_PORT_B_read_enable, L1_q_b[25]_clock_1, , , );
L1_q_b[25]_clock_0 = clk_i;
L1_q_b[25]_clock_1 = !A1L2;
L1_q_b[25]_clock_enable_0 = VCC;
L1_q_b[25]_PORT_B_data_out = MEMORY(L1_q_b[25]_PORT_A_data_in_reg, , L1_q_b[25]_PORT_A_address_reg, L1_q_b[25]_PORT_B_address_reg, L1_q_b[25]_PORT_A_write_enable_reg, L1_q_b[25]_PORT_B_read_enable_reg, , , L1_q_b[25]_clock_0, L1_q_b[25]_clock_1, L1_q_b[25]_clock_enable_0, , , );
L1_q_b[25] = L1_q_b[25]_PORT_B_data_out[0];


--L1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[24]
L1_q_b[24]_PORT_A_data_in = X52_holdff;
L1_q_b[24]_PORT_A_data_in_reg = DFFE(L1_q_b[24]_PORT_A_data_in, L1_q_b[24]_clock_0, , , L1_q_b[24]_clock_enable_0);
L1_q_b[24]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[24]_PORT_A_address_reg = DFFE(L1_q_b[24]_PORT_A_address, L1_q_b[24]_clock_0, , , L1_q_b[24]_clock_enable_0);
L1_q_b[24]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[24]_PORT_B_address_reg = DFFE(L1_q_b[24]_PORT_B_address, L1_q_b[24]_clock_1, , , );
L1_q_b[24]_PORT_A_write_enable = G1L4;
L1_q_b[24]_PORT_A_write_enable_reg = DFFE(L1_q_b[24]_PORT_A_write_enable, L1_q_b[24]_clock_0, , , L1_q_b[24]_clock_enable_0);
L1_q_b[24]_PORT_B_read_enable = VCC;
L1_q_b[24]_PORT_B_read_enable_reg = DFFE(L1_q_b[24]_PORT_B_read_enable, L1_q_b[24]_clock_1, , , );
L1_q_b[24]_clock_0 = clk_i;
L1_q_b[24]_clock_1 = !A1L2;
L1_q_b[24]_clock_enable_0 = VCC;
L1_q_b[24]_PORT_B_data_out = MEMORY(L1_q_b[24]_PORT_A_data_in_reg, , L1_q_b[24]_PORT_A_address_reg, L1_q_b[24]_PORT_B_address_reg, L1_q_b[24]_PORT_A_write_enable_reg, L1_q_b[24]_PORT_B_read_enable_reg, , , L1_q_b[24]_clock_0, L1_q_b[24]_clock_1, L1_q_b[24]_clock_enable_0, , , );
L1_q_b[24] = L1_q_b[24]_PORT_B_data_out[0];


--L1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[23]
L1_q_b[23]_PORT_A_data_in = X42_holdff;
L1_q_b[23]_PORT_A_data_in_reg = DFFE(L1_q_b[23]_PORT_A_data_in, L1_q_b[23]_clock_0, , , L1_q_b[23]_clock_enable_0);
L1_q_b[23]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[23]_PORT_A_address_reg = DFFE(L1_q_b[23]_PORT_A_address, L1_q_b[23]_clock_0, , , L1_q_b[23]_clock_enable_0);
L1_q_b[23]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[23]_PORT_B_address_reg = DFFE(L1_q_b[23]_PORT_B_address, L1_q_b[23]_clock_1, , , );
L1_q_b[23]_PORT_A_write_enable = G1L4;
L1_q_b[23]_PORT_A_write_enable_reg = DFFE(L1_q_b[23]_PORT_A_write_enable, L1_q_b[23]_clock_0, , , L1_q_b[23]_clock_enable_0);
L1_q_b[23]_PORT_B_read_enable = VCC;
L1_q_b[23]_PORT_B_read_enable_reg = DFFE(L1_q_b[23]_PORT_B_read_enable, L1_q_b[23]_clock_1, , , );
L1_q_b[23]_clock_0 = clk_i;
L1_q_b[23]_clock_1 = !A1L2;
L1_q_b[23]_clock_enable_0 = VCC;
L1_q_b[23]_PORT_B_data_out = MEMORY(L1_q_b[23]_PORT_A_data_in_reg, , L1_q_b[23]_PORT_A_address_reg, L1_q_b[23]_PORT_B_address_reg, L1_q_b[23]_PORT_A_write_enable_reg, L1_q_b[23]_PORT_B_read_enable_reg, , , L1_q_b[23]_clock_0, L1_q_b[23]_clock_1, L1_q_b[23]_clock_enable_0, , , );
L1_q_b[23] = L1_q_b[23]_PORT_B_data_out[0];


--L1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[22]
L1_q_b[22]_PORT_A_data_in = X32_holdff;
L1_q_b[22]_PORT_A_data_in_reg = DFFE(L1_q_b[22]_PORT_A_data_in, L1_q_b[22]_clock_0, , , L1_q_b[22]_clock_enable_0);
L1_q_b[22]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[22]_PORT_A_address_reg = DFFE(L1_q_b[22]_PORT_A_address, L1_q_b[22]_clock_0, , , L1_q_b[22]_clock_enable_0);
L1_q_b[22]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[22]_PORT_B_address_reg = DFFE(L1_q_b[22]_PORT_B_address, L1_q_b[22]_clock_1, , , );
L1_q_b[22]_PORT_A_write_enable = G1L4;
L1_q_b[22]_PORT_A_write_enable_reg = DFFE(L1_q_b[22]_PORT_A_write_enable, L1_q_b[22]_clock_0, , , L1_q_b[22]_clock_enable_0);
L1_q_b[22]_PORT_B_read_enable = VCC;
L1_q_b[22]_PORT_B_read_enable_reg = DFFE(L1_q_b[22]_PORT_B_read_enable, L1_q_b[22]_clock_1, , , );
L1_q_b[22]_clock_0 = clk_i;
L1_q_b[22]_clock_1 = !A1L2;
L1_q_b[22]_clock_enable_0 = VCC;
L1_q_b[22]_PORT_B_data_out = MEMORY(L1_q_b[22]_PORT_A_data_in_reg, , L1_q_b[22]_PORT_A_address_reg, L1_q_b[22]_PORT_B_address_reg, L1_q_b[22]_PORT_A_write_enable_reg, L1_q_b[22]_PORT_B_read_enable_reg, , , L1_q_b[22]_clock_0, L1_q_b[22]_clock_1, L1_q_b[22]_clock_enable_0, , , );
L1_q_b[22] = L1_q_b[22]_PORT_B_data_out[0];


--L1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[21]
L1_q_b[21]_PORT_A_data_in = X22_holdff;
L1_q_b[21]_PORT_A_data_in_reg = DFFE(L1_q_b[21]_PORT_A_data_in, L1_q_b[21]_clock_0, , , L1_q_b[21]_clock_enable_0);
L1_q_b[21]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[21]_PORT_A_address_reg = DFFE(L1_q_b[21]_PORT_A_address, L1_q_b[21]_clock_0, , , L1_q_b[21]_clock_enable_0);
L1_q_b[21]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[21]_PORT_B_address_reg = DFFE(L1_q_b[21]_PORT_B_address, L1_q_b[21]_clock_1, , , );
L1_q_b[21]_PORT_A_write_enable = G1L4;
L1_q_b[21]_PORT_A_write_enable_reg = DFFE(L1_q_b[21]_PORT_A_write_enable, L1_q_b[21]_clock_0, , , L1_q_b[21]_clock_enable_0);
L1_q_b[21]_PORT_B_read_enable = VCC;
L1_q_b[21]_PORT_B_read_enable_reg = DFFE(L1_q_b[21]_PORT_B_read_enable, L1_q_b[21]_clock_1, , , );
L1_q_b[21]_clock_0 = clk_i;
L1_q_b[21]_clock_1 = !A1L2;
L1_q_b[21]_clock_enable_0 = VCC;
L1_q_b[21]_PORT_B_data_out = MEMORY(L1_q_b[21]_PORT_A_data_in_reg, , L1_q_b[21]_PORT_A_address_reg, L1_q_b[21]_PORT_B_address_reg, L1_q_b[21]_PORT_A_write_enable_reg, L1_q_b[21]_PORT_B_read_enable_reg, , , L1_q_b[21]_clock_0, L1_q_b[21]_clock_1, L1_q_b[21]_clock_enable_0, , , );
L1_q_b[21] = L1_q_b[21]_PORT_B_data_out[0];


--L1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[20]
L1_q_b[20]_PORT_A_data_in = X12_holdff;
L1_q_b[20]_PORT_A_data_in_reg = DFFE(L1_q_b[20]_PORT_A_data_in, L1_q_b[20]_clock_0, , , L1_q_b[20]_clock_enable_0);
L1_q_b[20]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[20]_PORT_A_address_reg = DFFE(L1_q_b[20]_PORT_A_address, L1_q_b[20]_clock_0, , , L1_q_b[20]_clock_enable_0);
L1_q_b[20]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[20]_PORT_B_address_reg = DFFE(L1_q_b[20]_PORT_B_address, L1_q_b[20]_clock_1, , , );
L1_q_b[20]_PORT_A_write_enable = G1L4;
L1_q_b[20]_PORT_A_write_enable_reg = DFFE(L1_q_b[20]_PORT_A_write_enable, L1_q_b[20]_clock_0, , , L1_q_b[20]_clock_enable_0);
L1_q_b[20]_PORT_B_read_enable = VCC;
L1_q_b[20]_PORT_B_read_enable_reg = DFFE(L1_q_b[20]_PORT_B_read_enable, L1_q_b[20]_clock_1, , , );
L1_q_b[20]_clock_0 = clk_i;
L1_q_b[20]_clock_1 = !A1L2;
L1_q_b[20]_clock_enable_0 = VCC;
L1_q_b[20]_PORT_B_data_out = MEMORY(L1_q_b[20]_PORT_A_data_in_reg, , L1_q_b[20]_PORT_A_address_reg, L1_q_b[20]_PORT_B_address_reg, L1_q_b[20]_PORT_A_write_enable_reg, L1_q_b[20]_PORT_B_read_enable_reg, , , L1_q_b[20]_clock_0, L1_q_b[20]_clock_1, L1_q_b[20]_clock_enable_0, , , );
L1_q_b[20] = L1_q_b[20]_PORT_B_data_out[0];


--L1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[19]
L1_q_b[19]_PORT_A_data_in = X02_holdff;
L1_q_b[19]_PORT_A_data_in_reg = DFFE(L1_q_b[19]_PORT_A_data_in, L1_q_b[19]_clock_0, , , L1_q_b[19]_clock_enable_0);
L1_q_b[19]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[19]_PORT_A_address_reg = DFFE(L1_q_b[19]_PORT_A_address, L1_q_b[19]_clock_0, , , L1_q_b[19]_clock_enable_0);
L1_q_b[19]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[19]_PORT_B_address_reg = DFFE(L1_q_b[19]_PORT_B_address, L1_q_b[19]_clock_1, , , );
L1_q_b[19]_PORT_A_write_enable = G1L4;
L1_q_b[19]_PORT_A_write_enable_reg = DFFE(L1_q_b[19]_PORT_A_write_enable, L1_q_b[19]_clock_0, , , L1_q_b[19]_clock_enable_0);
L1_q_b[19]_PORT_B_read_enable = VCC;
L1_q_b[19]_PORT_B_read_enable_reg = DFFE(L1_q_b[19]_PORT_B_read_enable, L1_q_b[19]_clock_1, , , );
L1_q_b[19]_clock_0 = clk_i;
L1_q_b[19]_clock_1 = !A1L2;
L1_q_b[19]_clock_enable_0 = VCC;
L1_q_b[19]_PORT_B_data_out = MEMORY(L1_q_b[19]_PORT_A_data_in_reg, , L1_q_b[19]_PORT_A_address_reg, L1_q_b[19]_PORT_B_address_reg, L1_q_b[19]_PORT_A_write_enable_reg, L1_q_b[19]_PORT_B_read_enable_reg, , , L1_q_b[19]_clock_0, L1_q_b[19]_clock_1, L1_q_b[19]_clock_enable_0, , , );
L1_q_b[19] = L1_q_b[19]_PORT_B_data_out[0];


--L1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[18]
L1_q_b[18]_PORT_A_data_in = X91_holdff;
L1_q_b[18]_PORT_A_data_in_reg = DFFE(L1_q_b[18]_PORT_A_data_in, L1_q_b[18]_clock_0, , , L1_q_b[18]_clock_enable_0);
L1_q_b[18]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[18]_PORT_A_address_reg = DFFE(L1_q_b[18]_PORT_A_address, L1_q_b[18]_clock_0, , , L1_q_b[18]_clock_enable_0);
L1_q_b[18]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[18]_PORT_B_address_reg = DFFE(L1_q_b[18]_PORT_B_address, L1_q_b[18]_clock_1, , , );
L1_q_b[18]_PORT_A_write_enable = G1L4;
L1_q_b[18]_PORT_A_write_enable_reg = DFFE(L1_q_b[18]_PORT_A_write_enable, L1_q_b[18]_clock_0, , , L1_q_b[18]_clock_enable_0);
L1_q_b[18]_PORT_B_read_enable = VCC;
L1_q_b[18]_PORT_B_read_enable_reg = DFFE(L1_q_b[18]_PORT_B_read_enable, L1_q_b[18]_clock_1, , , );
L1_q_b[18]_clock_0 = clk_i;
L1_q_b[18]_clock_1 = !A1L2;
L1_q_b[18]_clock_enable_0 = VCC;
L1_q_b[18]_PORT_B_data_out = MEMORY(L1_q_b[18]_PORT_A_data_in_reg, , L1_q_b[18]_PORT_A_address_reg, L1_q_b[18]_PORT_B_address_reg, L1_q_b[18]_PORT_A_write_enable_reg, L1_q_b[18]_PORT_B_read_enable_reg, , , L1_q_b[18]_clock_0, L1_q_b[18]_clock_1, L1_q_b[18]_clock_enable_0, , , );
L1_q_b[18] = L1_q_b[18]_PORT_B_data_out[0];


--L1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[17]
L1_q_b[17]_PORT_A_data_in = X81_holdff;
L1_q_b[17]_PORT_A_data_in_reg = DFFE(L1_q_b[17]_PORT_A_data_in, L1_q_b[17]_clock_0, , , L1_q_b[17]_clock_enable_0);
L1_q_b[17]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[17]_PORT_A_address_reg = DFFE(L1_q_b[17]_PORT_A_address, L1_q_b[17]_clock_0, , , L1_q_b[17]_clock_enable_0);
L1_q_b[17]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[17]_PORT_B_address_reg = DFFE(L1_q_b[17]_PORT_B_address, L1_q_b[17]_clock_1, , , );
L1_q_b[17]_PORT_A_write_enable = G1L4;
L1_q_b[17]_PORT_A_write_enable_reg = DFFE(L1_q_b[17]_PORT_A_write_enable, L1_q_b[17]_clock_0, , , L1_q_b[17]_clock_enable_0);
L1_q_b[17]_PORT_B_read_enable = VCC;
L1_q_b[17]_PORT_B_read_enable_reg = DFFE(L1_q_b[17]_PORT_B_read_enable, L1_q_b[17]_clock_1, , , );
L1_q_b[17]_clock_0 = clk_i;
L1_q_b[17]_clock_1 = !A1L2;
L1_q_b[17]_clock_enable_0 = VCC;
L1_q_b[17]_PORT_B_data_out = MEMORY(L1_q_b[17]_PORT_A_data_in_reg, , L1_q_b[17]_PORT_A_address_reg, L1_q_b[17]_PORT_B_address_reg, L1_q_b[17]_PORT_A_write_enable_reg, L1_q_b[17]_PORT_B_read_enable_reg, , , L1_q_b[17]_clock_0, L1_q_b[17]_clock_1, L1_q_b[17]_clock_enable_0, , , );
L1_q_b[17] = L1_q_b[17]_PORT_B_data_out[0];


--L1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[16]
L1_q_b[16]_PORT_A_data_in = X76_holdff;
L1_q_b[16]_PORT_A_data_in_reg = DFFE(L1_q_b[16]_PORT_A_data_in, L1_q_b[16]_clock_0, , , L1_q_b[16]_clock_enable_0);
L1_q_b[16]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[16]_PORT_A_address_reg = DFFE(L1_q_b[16]_PORT_A_address, L1_q_b[16]_clock_0, , , L1_q_b[16]_clock_enable_0);
L1_q_b[16]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[16]_PORT_B_address_reg = DFFE(L1_q_b[16]_PORT_B_address, L1_q_b[16]_clock_1, , , );
L1_q_b[16]_PORT_A_write_enable = G1L4;
L1_q_b[16]_PORT_A_write_enable_reg = DFFE(L1_q_b[16]_PORT_A_write_enable, L1_q_b[16]_clock_0, , , L1_q_b[16]_clock_enable_0);
L1_q_b[16]_PORT_B_read_enable = VCC;
L1_q_b[16]_PORT_B_read_enable_reg = DFFE(L1_q_b[16]_PORT_B_read_enable, L1_q_b[16]_clock_1, , , );
L1_q_b[16]_clock_0 = clk_i;
L1_q_b[16]_clock_1 = !A1L2;
L1_q_b[16]_clock_enable_0 = VCC;
L1_q_b[16]_PORT_B_data_out = MEMORY(L1_q_b[16]_PORT_A_data_in_reg, , L1_q_b[16]_PORT_A_address_reg, L1_q_b[16]_PORT_B_address_reg, L1_q_b[16]_PORT_A_write_enable_reg, L1_q_b[16]_PORT_B_read_enable_reg, , , L1_q_b[16]_clock_0, L1_q_b[16]_clock_1, L1_q_b[16]_clock_enable_0, , , );
L1_q_b[16] = L1_q_b[16]_PORT_B_data_out[0];


--L1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[15]
L1_q_b[15]_PORT_A_data_in = X8_holdff;
L1_q_b[15]_PORT_A_data_in_reg = DFFE(L1_q_b[15]_PORT_A_data_in, L1_q_b[15]_clock_0, , , L1_q_b[15]_clock_enable_0);
L1_q_b[15]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[15]_PORT_A_address_reg = DFFE(L1_q_b[15]_PORT_A_address, L1_q_b[15]_clock_0, , , L1_q_b[15]_clock_enable_0);
L1_q_b[15]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[15]_PORT_B_address_reg = DFFE(L1_q_b[15]_PORT_B_address, L1_q_b[15]_clock_1, , , );
L1_q_b[15]_PORT_A_write_enable = G1L4;
L1_q_b[15]_PORT_A_write_enable_reg = DFFE(L1_q_b[15]_PORT_A_write_enable, L1_q_b[15]_clock_0, , , L1_q_b[15]_clock_enable_0);
L1_q_b[15]_PORT_B_read_enable = VCC;
L1_q_b[15]_PORT_B_read_enable_reg = DFFE(L1_q_b[15]_PORT_B_read_enable, L1_q_b[15]_clock_1, , , );
L1_q_b[15]_clock_0 = clk_i;
L1_q_b[15]_clock_1 = !A1L2;
L1_q_b[15]_clock_enable_0 = VCC;
L1_q_b[15]_PORT_B_data_out = MEMORY(L1_q_b[15]_PORT_A_data_in_reg, , L1_q_b[15]_PORT_A_address_reg, L1_q_b[15]_PORT_B_address_reg, L1_q_b[15]_PORT_A_write_enable_reg, L1_q_b[15]_PORT_B_read_enable_reg, , , L1_q_b[15]_clock_0, L1_q_b[15]_clock_1, L1_q_b[15]_clock_enable_0, , , );
L1_q_b[15] = L1_q_b[15]_PORT_B_data_out[0];


--L1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[14]
L1_q_b[14]_PORT_A_data_in = X7_holdff;
L1_q_b[14]_PORT_A_data_in_reg = DFFE(L1_q_b[14]_PORT_A_data_in, L1_q_b[14]_clock_0, , , L1_q_b[14]_clock_enable_0);
L1_q_b[14]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[14]_PORT_A_address_reg = DFFE(L1_q_b[14]_PORT_A_address, L1_q_b[14]_clock_0, , , L1_q_b[14]_clock_enable_0);
L1_q_b[14]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[14]_PORT_B_address_reg = DFFE(L1_q_b[14]_PORT_B_address, L1_q_b[14]_clock_1, , , );
L1_q_b[14]_PORT_A_write_enable = G1L4;
L1_q_b[14]_PORT_A_write_enable_reg = DFFE(L1_q_b[14]_PORT_A_write_enable, L1_q_b[14]_clock_0, , , L1_q_b[14]_clock_enable_0);
L1_q_b[14]_PORT_B_read_enable = VCC;
L1_q_b[14]_PORT_B_read_enable_reg = DFFE(L1_q_b[14]_PORT_B_read_enable, L1_q_b[14]_clock_1, , , );
L1_q_b[14]_clock_0 = clk_i;
L1_q_b[14]_clock_1 = !A1L2;
L1_q_b[14]_clock_enable_0 = VCC;
L1_q_b[14]_PORT_B_data_out = MEMORY(L1_q_b[14]_PORT_A_data_in_reg, , L1_q_b[14]_PORT_A_address_reg, L1_q_b[14]_PORT_B_address_reg, L1_q_b[14]_PORT_A_write_enable_reg, L1_q_b[14]_PORT_B_read_enable_reg, , , L1_q_b[14]_clock_0, L1_q_b[14]_clock_1, L1_q_b[14]_clock_enable_0, , , );
L1_q_b[14] = L1_q_b[14]_PORT_B_data_out[0];


--L1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[13]
L1_q_b[13]_PORT_A_data_in = X6_holdff;
L1_q_b[13]_PORT_A_data_in_reg = DFFE(L1_q_b[13]_PORT_A_data_in, L1_q_b[13]_clock_0, , , L1_q_b[13]_clock_enable_0);
L1_q_b[13]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[13]_PORT_A_address_reg = DFFE(L1_q_b[13]_PORT_A_address, L1_q_b[13]_clock_0, , , L1_q_b[13]_clock_enable_0);
L1_q_b[13]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[13]_PORT_B_address_reg = DFFE(L1_q_b[13]_PORT_B_address, L1_q_b[13]_clock_1, , , );
L1_q_b[13]_PORT_A_write_enable = G1L4;
L1_q_b[13]_PORT_A_write_enable_reg = DFFE(L1_q_b[13]_PORT_A_write_enable, L1_q_b[13]_clock_0, , , L1_q_b[13]_clock_enable_0);
L1_q_b[13]_PORT_B_read_enable = VCC;
L1_q_b[13]_PORT_B_read_enable_reg = DFFE(L1_q_b[13]_PORT_B_read_enable, L1_q_b[13]_clock_1, , , );
L1_q_b[13]_clock_0 = clk_i;
L1_q_b[13]_clock_1 = !A1L2;
L1_q_b[13]_clock_enable_0 = VCC;
L1_q_b[13]_PORT_B_data_out = MEMORY(L1_q_b[13]_PORT_A_data_in_reg, , L1_q_b[13]_PORT_A_address_reg, L1_q_b[13]_PORT_B_address_reg, L1_q_b[13]_PORT_A_write_enable_reg, L1_q_b[13]_PORT_B_read_enable_reg, , , L1_q_b[13]_clock_0, L1_q_b[13]_clock_1, L1_q_b[13]_clock_enable_0, , , );
L1_q_b[13] = L1_q_b[13]_PORT_B_data_out[0];


--L1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[12]
L1_q_b[12]_PORT_A_data_in = X5_holdff;
L1_q_b[12]_PORT_A_data_in_reg = DFFE(L1_q_b[12]_PORT_A_data_in, L1_q_b[12]_clock_0, , , L1_q_b[12]_clock_enable_0);
L1_q_b[12]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[12]_PORT_A_address_reg = DFFE(L1_q_b[12]_PORT_A_address, L1_q_b[12]_clock_0, , , L1_q_b[12]_clock_enable_0);
L1_q_b[12]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[12]_PORT_B_address_reg = DFFE(L1_q_b[12]_PORT_B_address, L1_q_b[12]_clock_1, , , );
L1_q_b[12]_PORT_A_write_enable = G1L4;
L1_q_b[12]_PORT_A_write_enable_reg = DFFE(L1_q_b[12]_PORT_A_write_enable, L1_q_b[12]_clock_0, , , L1_q_b[12]_clock_enable_0);
L1_q_b[12]_PORT_B_read_enable = VCC;
L1_q_b[12]_PORT_B_read_enable_reg = DFFE(L1_q_b[12]_PORT_B_read_enable, L1_q_b[12]_clock_1, , , );
L1_q_b[12]_clock_0 = clk_i;
L1_q_b[12]_clock_1 = !A1L2;
L1_q_b[12]_clock_enable_0 = VCC;
L1_q_b[12]_PORT_B_data_out = MEMORY(L1_q_b[12]_PORT_A_data_in_reg, , L1_q_b[12]_PORT_A_address_reg, L1_q_b[12]_PORT_B_address_reg, L1_q_b[12]_PORT_A_write_enable_reg, L1_q_b[12]_PORT_B_read_enable_reg, , , L1_q_b[12]_clock_0, L1_q_b[12]_clock_1, L1_q_b[12]_clock_enable_0, , , );
L1_q_b[12] = L1_q_b[12]_PORT_B_data_out[0];


--L1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[11]
L1_q_b[11]_PORT_A_data_in = X4_holdff;
L1_q_b[11]_PORT_A_data_in_reg = DFFE(L1_q_b[11]_PORT_A_data_in, L1_q_b[11]_clock_0, , , L1_q_b[11]_clock_enable_0);
L1_q_b[11]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[11]_PORT_A_address_reg = DFFE(L1_q_b[11]_PORT_A_address, L1_q_b[11]_clock_0, , , L1_q_b[11]_clock_enable_0);
L1_q_b[11]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[11]_PORT_B_address_reg = DFFE(L1_q_b[11]_PORT_B_address, L1_q_b[11]_clock_1, , , );
L1_q_b[11]_PORT_A_write_enable = G1L4;
L1_q_b[11]_PORT_A_write_enable_reg = DFFE(L1_q_b[11]_PORT_A_write_enable, L1_q_b[11]_clock_0, , , L1_q_b[11]_clock_enable_0);
L1_q_b[11]_PORT_B_read_enable = VCC;
L1_q_b[11]_PORT_B_read_enable_reg = DFFE(L1_q_b[11]_PORT_B_read_enable, L1_q_b[11]_clock_1, , , );
L1_q_b[11]_clock_0 = clk_i;
L1_q_b[11]_clock_1 = !A1L2;
L1_q_b[11]_clock_enable_0 = VCC;
L1_q_b[11]_PORT_B_data_out = MEMORY(L1_q_b[11]_PORT_A_data_in_reg, , L1_q_b[11]_PORT_A_address_reg, L1_q_b[11]_PORT_B_address_reg, L1_q_b[11]_PORT_A_write_enable_reg, L1_q_b[11]_PORT_B_read_enable_reg, , , L1_q_b[11]_clock_0, L1_q_b[11]_clock_1, L1_q_b[11]_clock_enable_0, , , );
L1_q_b[11] = L1_q_b[11]_PORT_B_data_out[0];


--L1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[10]
L1_q_b[10]_PORT_A_data_in = X3_holdff;
L1_q_b[10]_PORT_A_data_in_reg = DFFE(L1_q_b[10]_PORT_A_data_in, L1_q_b[10]_clock_0, , , L1_q_b[10]_clock_enable_0);
L1_q_b[10]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[10]_PORT_A_address_reg = DFFE(L1_q_b[10]_PORT_A_address, L1_q_b[10]_clock_0, , , L1_q_b[10]_clock_enable_0);
L1_q_b[10]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[10]_PORT_B_address_reg = DFFE(L1_q_b[10]_PORT_B_address, L1_q_b[10]_clock_1, , , );
L1_q_b[10]_PORT_A_write_enable = G1L4;
L1_q_b[10]_PORT_A_write_enable_reg = DFFE(L1_q_b[10]_PORT_A_write_enable, L1_q_b[10]_clock_0, , , L1_q_b[10]_clock_enable_0);
L1_q_b[10]_PORT_B_read_enable = VCC;
L1_q_b[10]_PORT_B_read_enable_reg = DFFE(L1_q_b[10]_PORT_B_read_enable, L1_q_b[10]_clock_1, , , );
L1_q_b[10]_clock_0 = clk_i;
L1_q_b[10]_clock_1 = !A1L2;
L1_q_b[10]_clock_enable_0 = VCC;
L1_q_b[10]_PORT_B_data_out = MEMORY(L1_q_b[10]_PORT_A_data_in_reg, , L1_q_b[10]_PORT_A_address_reg, L1_q_b[10]_PORT_B_address_reg, L1_q_b[10]_PORT_A_write_enable_reg, L1_q_b[10]_PORT_B_read_enable_reg, , , L1_q_b[10]_clock_0, L1_q_b[10]_clock_1, L1_q_b[10]_clock_enable_0, , , );
L1_q_b[10] = L1_q_b[10]_PORT_B_data_out[0];


--L1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[9]
L1_q_b[9]_PORT_A_data_in = X2_holdff;
L1_q_b[9]_PORT_A_data_in_reg = DFFE(L1_q_b[9]_PORT_A_data_in, L1_q_b[9]_clock_0, , , L1_q_b[9]_clock_enable_0);
L1_q_b[9]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[9]_PORT_A_address_reg = DFFE(L1_q_b[9]_PORT_A_address, L1_q_b[9]_clock_0, , , L1_q_b[9]_clock_enable_0);
L1_q_b[9]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[9]_PORT_B_address_reg = DFFE(L1_q_b[9]_PORT_B_address, L1_q_b[9]_clock_1, , , );
L1_q_b[9]_PORT_A_write_enable = G1L4;
L1_q_b[9]_PORT_A_write_enable_reg = DFFE(L1_q_b[9]_PORT_A_write_enable, L1_q_b[9]_clock_0, , , L1_q_b[9]_clock_enable_0);
L1_q_b[9]_PORT_B_read_enable = VCC;
L1_q_b[9]_PORT_B_read_enable_reg = DFFE(L1_q_b[9]_PORT_B_read_enable, L1_q_b[9]_clock_1, , , );
L1_q_b[9]_clock_0 = clk_i;
L1_q_b[9]_clock_1 = !A1L2;
L1_q_b[9]_clock_enable_0 = VCC;
L1_q_b[9]_PORT_B_data_out = MEMORY(L1_q_b[9]_PORT_A_data_in_reg, , L1_q_b[9]_PORT_A_address_reg, L1_q_b[9]_PORT_B_address_reg, L1_q_b[9]_PORT_A_write_enable_reg, L1_q_b[9]_PORT_B_read_enable_reg, , , L1_q_b[9]_clock_0, L1_q_b[9]_clock_1, L1_q_b[9]_clock_enable_0, , , );
L1_q_b[9] = L1_q_b[9]_PORT_B_data_out[0];


--L1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[8]
L1_q_b[8]_PORT_A_data_in = X76_holdff;
L1_q_b[8]_PORT_A_data_in_reg = DFFE(L1_q_b[8]_PORT_A_data_in, L1_q_b[8]_clock_0, , , L1_q_b[8]_clock_enable_0);
L1_q_b[8]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[8]_PORT_A_address_reg = DFFE(L1_q_b[8]_PORT_A_address, L1_q_b[8]_clock_0, , , L1_q_b[8]_clock_enable_0);
L1_q_b[8]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[8]_PORT_B_address_reg = DFFE(L1_q_b[8]_PORT_B_address, L1_q_b[8]_clock_1, , , );
L1_q_b[8]_PORT_A_write_enable = G1L4;
L1_q_b[8]_PORT_A_write_enable_reg = DFFE(L1_q_b[8]_PORT_A_write_enable, L1_q_b[8]_clock_0, , , L1_q_b[8]_clock_enable_0);
L1_q_b[8]_PORT_B_read_enable = VCC;
L1_q_b[8]_PORT_B_read_enable_reg = DFFE(L1_q_b[8]_PORT_B_read_enable, L1_q_b[8]_clock_1, , , );
L1_q_b[8]_clock_0 = clk_i;
L1_q_b[8]_clock_1 = !A1L2;
L1_q_b[8]_clock_enable_0 = VCC;
L1_q_b[8]_PORT_B_data_out = MEMORY(L1_q_b[8]_PORT_A_data_in_reg, , L1_q_b[8]_PORT_A_address_reg, L1_q_b[8]_PORT_B_address_reg, L1_q_b[8]_PORT_A_write_enable_reg, L1_q_b[8]_PORT_B_read_enable_reg, , , L1_q_b[8]_clock_0, L1_q_b[8]_clock_1, L1_q_b[8]_clock_enable_0, , , );
L1_q_b[8] = L1_q_b[8]_PORT_B_data_out[0];


--L1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[7]
L1_q_b[7]_PORT_A_data_in = X8_holdff;
L1_q_b[7]_PORT_A_data_in_reg = DFFE(L1_q_b[7]_PORT_A_data_in, L1_q_b[7]_clock_0, , , L1_q_b[7]_clock_enable_0);
L1_q_b[7]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[7]_PORT_A_address_reg = DFFE(L1_q_b[7]_PORT_A_address, L1_q_b[7]_clock_0, , , L1_q_b[7]_clock_enable_0);
L1_q_b[7]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[7]_PORT_B_address_reg = DFFE(L1_q_b[7]_PORT_B_address, L1_q_b[7]_clock_1, , , );
L1_q_b[7]_PORT_A_write_enable = G1L4;
L1_q_b[7]_PORT_A_write_enable_reg = DFFE(L1_q_b[7]_PORT_A_write_enable, L1_q_b[7]_clock_0, , , L1_q_b[7]_clock_enable_0);
L1_q_b[7]_PORT_B_read_enable = VCC;
L1_q_b[7]_PORT_B_read_enable_reg = DFFE(L1_q_b[7]_PORT_B_read_enable, L1_q_b[7]_clock_1, , , );
L1_q_b[7]_clock_0 = clk_i;
L1_q_b[7]_clock_1 = !A1L2;
L1_q_b[7]_clock_enable_0 = VCC;
L1_q_b[7]_PORT_B_data_out = MEMORY(L1_q_b[7]_PORT_A_data_in_reg, , L1_q_b[7]_PORT_A_address_reg, L1_q_b[7]_PORT_B_address_reg, L1_q_b[7]_PORT_A_write_enable_reg, L1_q_b[7]_PORT_B_read_enable_reg, , , L1_q_b[7]_clock_0, L1_q_b[7]_clock_1, L1_q_b[7]_clock_enable_0, , , );
L1_q_b[7] = L1_q_b[7]_PORT_B_data_out[0];


--L1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[6]
L1_q_b[6]_PORT_A_data_in = X7_holdff;
L1_q_b[6]_PORT_A_data_in_reg = DFFE(L1_q_b[6]_PORT_A_data_in, L1_q_b[6]_clock_0, , , L1_q_b[6]_clock_enable_0);
L1_q_b[6]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[6]_PORT_A_address_reg = DFFE(L1_q_b[6]_PORT_A_address, L1_q_b[6]_clock_0, , , L1_q_b[6]_clock_enable_0);
L1_q_b[6]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[6]_PORT_B_address_reg = DFFE(L1_q_b[6]_PORT_B_address, L1_q_b[6]_clock_1, , , );
L1_q_b[6]_PORT_A_write_enable = G1L4;
L1_q_b[6]_PORT_A_write_enable_reg = DFFE(L1_q_b[6]_PORT_A_write_enable, L1_q_b[6]_clock_0, , , L1_q_b[6]_clock_enable_0);
L1_q_b[6]_PORT_B_read_enable = VCC;
L1_q_b[6]_PORT_B_read_enable_reg = DFFE(L1_q_b[6]_PORT_B_read_enable, L1_q_b[6]_clock_1, , , );
L1_q_b[6]_clock_0 = clk_i;
L1_q_b[6]_clock_1 = !A1L2;
L1_q_b[6]_clock_enable_0 = VCC;
L1_q_b[6]_PORT_B_data_out = MEMORY(L1_q_b[6]_PORT_A_data_in_reg, , L1_q_b[6]_PORT_A_address_reg, L1_q_b[6]_PORT_B_address_reg, L1_q_b[6]_PORT_A_write_enable_reg, L1_q_b[6]_PORT_B_read_enable_reg, , , L1_q_b[6]_clock_0, L1_q_b[6]_clock_1, L1_q_b[6]_clock_enable_0, , , );
L1_q_b[6] = L1_q_b[6]_PORT_B_data_out[0];


--L1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[5]
L1_q_b[5]_PORT_A_data_in = X6_holdff;
L1_q_b[5]_PORT_A_data_in_reg = DFFE(L1_q_b[5]_PORT_A_data_in, L1_q_b[5]_clock_0, , , L1_q_b[5]_clock_enable_0);
L1_q_b[5]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[5]_PORT_A_address_reg = DFFE(L1_q_b[5]_PORT_A_address, L1_q_b[5]_clock_0, , , L1_q_b[5]_clock_enable_0);
L1_q_b[5]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[5]_PORT_B_address_reg = DFFE(L1_q_b[5]_PORT_B_address, L1_q_b[5]_clock_1, , , );
L1_q_b[5]_PORT_A_write_enable = G1L4;
L1_q_b[5]_PORT_A_write_enable_reg = DFFE(L1_q_b[5]_PORT_A_write_enable, L1_q_b[5]_clock_0, , , L1_q_b[5]_clock_enable_0);
L1_q_b[5]_PORT_B_read_enable = VCC;
L1_q_b[5]_PORT_B_read_enable_reg = DFFE(L1_q_b[5]_PORT_B_read_enable, L1_q_b[5]_clock_1, , , );
L1_q_b[5]_clock_0 = clk_i;
L1_q_b[5]_clock_1 = !A1L2;
L1_q_b[5]_clock_enable_0 = VCC;
L1_q_b[5]_PORT_B_data_out = MEMORY(L1_q_b[5]_PORT_A_data_in_reg, , L1_q_b[5]_PORT_A_address_reg, L1_q_b[5]_PORT_B_address_reg, L1_q_b[5]_PORT_A_write_enable_reg, L1_q_b[5]_PORT_B_read_enable_reg, , , L1_q_b[5]_clock_0, L1_q_b[5]_clock_1, L1_q_b[5]_clock_enable_0, , , );
L1_q_b[5] = L1_q_b[5]_PORT_B_data_out[0];


--L1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[4]
L1_q_b[4]_PORT_A_data_in = X5_holdff;
L1_q_b[4]_PORT_A_data_in_reg = DFFE(L1_q_b[4]_PORT_A_data_in, L1_q_b[4]_clock_0, , , L1_q_b[4]_clock_enable_0);
L1_q_b[4]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[4]_PORT_A_address_reg = DFFE(L1_q_b[4]_PORT_A_address, L1_q_b[4]_clock_0, , , L1_q_b[4]_clock_enable_0);
L1_q_b[4]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[4]_PORT_B_address_reg = DFFE(L1_q_b[4]_PORT_B_address, L1_q_b[4]_clock_1, , , );
L1_q_b[4]_PORT_A_write_enable = G1L4;
L1_q_b[4]_PORT_A_write_enable_reg = DFFE(L1_q_b[4]_PORT_A_write_enable, L1_q_b[4]_clock_0, , , L1_q_b[4]_clock_enable_0);
L1_q_b[4]_PORT_B_read_enable = VCC;
L1_q_b[4]_PORT_B_read_enable_reg = DFFE(L1_q_b[4]_PORT_B_read_enable, L1_q_b[4]_clock_1, , , );
L1_q_b[4]_clock_0 = clk_i;
L1_q_b[4]_clock_1 = !A1L2;
L1_q_b[4]_clock_enable_0 = VCC;
L1_q_b[4]_PORT_B_data_out = MEMORY(L1_q_b[4]_PORT_A_data_in_reg, , L1_q_b[4]_PORT_A_address_reg, L1_q_b[4]_PORT_B_address_reg, L1_q_b[4]_PORT_A_write_enable_reg, L1_q_b[4]_PORT_B_read_enable_reg, , , L1_q_b[4]_clock_0, L1_q_b[4]_clock_1, L1_q_b[4]_clock_enable_0, , , );
L1_q_b[4] = L1_q_b[4]_PORT_B_data_out[0];


--L1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[3]
L1_q_b[3]_PORT_A_data_in = X4_holdff;
L1_q_b[3]_PORT_A_data_in_reg = DFFE(L1_q_b[3]_PORT_A_data_in, L1_q_b[3]_clock_0, , , L1_q_b[3]_clock_enable_0);
L1_q_b[3]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[3]_PORT_A_address_reg = DFFE(L1_q_b[3]_PORT_A_address, L1_q_b[3]_clock_0, , , L1_q_b[3]_clock_enable_0);
L1_q_b[3]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[3]_PORT_B_address_reg = DFFE(L1_q_b[3]_PORT_B_address, L1_q_b[3]_clock_1, , , );
L1_q_b[3]_PORT_A_write_enable = G1L4;
L1_q_b[3]_PORT_A_write_enable_reg = DFFE(L1_q_b[3]_PORT_A_write_enable, L1_q_b[3]_clock_0, , , L1_q_b[3]_clock_enable_0);
L1_q_b[3]_PORT_B_read_enable = VCC;
L1_q_b[3]_PORT_B_read_enable_reg = DFFE(L1_q_b[3]_PORT_B_read_enable, L1_q_b[3]_clock_1, , , );
L1_q_b[3]_clock_0 = clk_i;
L1_q_b[3]_clock_1 = !A1L2;
L1_q_b[3]_clock_enable_0 = VCC;
L1_q_b[3]_PORT_B_data_out = MEMORY(L1_q_b[3]_PORT_A_data_in_reg, , L1_q_b[3]_PORT_A_address_reg, L1_q_b[3]_PORT_B_address_reg, L1_q_b[3]_PORT_A_write_enable_reg, L1_q_b[3]_PORT_B_read_enable_reg, , , L1_q_b[3]_clock_0, L1_q_b[3]_clock_1, L1_q_b[3]_clock_enable_0, , , );
L1_q_b[3] = L1_q_b[3]_PORT_B_data_out[0];


--L1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[2]
L1_q_b[2]_PORT_A_data_in = X3_holdff;
L1_q_b[2]_PORT_A_data_in_reg = DFFE(L1_q_b[2]_PORT_A_data_in, L1_q_b[2]_clock_0, , , L1_q_b[2]_clock_enable_0);
L1_q_b[2]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[2]_PORT_A_address_reg = DFFE(L1_q_b[2]_PORT_A_address, L1_q_b[2]_clock_0, , , L1_q_b[2]_clock_enable_0);
L1_q_b[2]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[2]_PORT_B_address_reg = DFFE(L1_q_b[2]_PORT_B_address, L1_q_b[2]_clock_1, , , );
L1_q_b[2]_PORT_A_write_enable = G1L4;
L1_q_b[2]_PORT_A_write_enable_reg = DFFE(L1_q_b[2]_PORT_A_write_enable, L1_q_b[2]_clock_0, , , L1_q_b[2]_clock_enable_0);
L1_q_b[2]_PORT_B_read_enable = VCC;
L1_q_b[2]_PORT_B_read_enable_reg = DFFE(L1_q_b[2]_PORT_B_read_enable, L1_q_b[2]_clock_1, , , );
L1_q_b[2]_clock_0 = clk_i;
L1_q_b[2]_clock_1 = !A1L2;
L1_q_b[2]_clock_enable_0 = VCC;
L1_q_b[2]_PORT_B_data_out = MEMORY(L1_q_b[2]_PORT_A_data_in_reg, , L1_q_b[2]_PORT_A_address_reg, L1_q_b[2]_PORT_B_address_reg, L1_q_b[2]_PORT_A_write_enable_reg, L1_q_b[2]_PORT_B_read_enable_reg, , , L1_q_b[2]_clock_0, L1_q_b[2]_clock_1, L1_q_b[2]_clock_enable_0, , , );
L1_q_b[2] = L1_q_b[2]_PORT_B_data_out[0];


--L1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[1]
L1_q_b[1]_PORT_A_data_in = X2_holdff;
L1_q_b[1]_PORT_A_data_in_reg = DFFE(L1_q_b[1]_PORT_A_data_in, L1_q_b[1]_clock_0, , , L1_q_b[1]_clock_enable_0);
L1_q_b[1]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[1]_PORT_A_address_reg = DFFE(L1_q_b[1]_PORT_A_address, L1_q_b[1]_clock_0, , , L1_q_b[1]_clock_enable_0);
L1_q_b[1]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[1]_PORT_B_address_reg = DFFE(L1_q_b[1]_PORT_B_address, L1_q_b[1]_clock_1, , , );
L1_q_b[1]_PORT_A_write_enable = G1L4;
L1_q_b[1]_PORT_A_write_enable_reg = DFFE(L1_q_b[1]_PORT_A_write_enable, L1_q_b[1]_clock_0, , , L1_q_b[1]_clock_enable_0);
L1_q_b[1]_PORT_B_read_enable = VCC;
L1_q_b[1]_PORT_B_read_enable_reg = DFFE(L1_q_b[1]_PORT_B_read_enable, L1_q_b[1]_clock_1, , , );
L1_q_b[1]_clock_0 = clk_i;
L1_q_b[1]_clock_1 = !A1L2;
L1_q_b[1]_clock_enable_0 = VCC;
L1_q_b[1]_PORT_B_data_out = MEMORY(L1_q_b[1]_PORT_A_data_in_reg, , L1_q_b[1]_PORT_A_address_reg, L1_q_b[1]_PORT_B_address_reg, L1_q_b[1]_PORT_A_write_enable_reg, L1_q_b[1]_PORT_B_read_enable_reg, , , L1_q_b[1]_clock_0, L1_q_b[1]_clock_1, L1_q_b[1]_clock_enable_0, , , );
L1_q_b[1] = L1_q_b[1]_PORT_B_data_out[0];


--L1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[0]
L1_q_b[0]_PORT_A_data_in = X1_holdff;
L1_q_b[0]_PORT_A_data_in_reg = DFFE(L1_q_b[0]_PORT_A_data_in, L1_q_b[0]_clock_0, , , L1_q_b[0]_clock_enable_0);
L1_q_b[0]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[0]_PORT_A_address_reg = DFFE(L1_q_b[0]_PORT_A_address, L1_q_b[0]_clock_0, , , L1_q_b[0]_clock_enable_0);
L1_q_b[0]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[0]_PORT_B_address_reg = DFFE(L1_q_b[0]_PORT_B_address, L1_q_b[0]_clock_1, , , );
L1_q_b[0]_PORT_A_write_enable = G1L4;
L1_q_b[0]_PORT_A_write_enable_reg = DFFE(L1_q_b[0]_PORT_A_write_enable, L1_q_b[0]_clock_0, , , L1_q_b[0]_clock_enable_0);
L1_q_b[0]_PORT_B_read_enable = VCC;
L1_q_b[0]_PORT_B_read_enable_reg = DFFE(L1_q_b[0]_PORT_B_read_enable, L1_q_b[0]_clock_1, , , );
L1_q_b[0]_clock_0 = clk_i;
L1_q_b[0]_clock_1 = !A1L2;
L1_q_b[0]_clock_enable_0 = VCC;
L1_q_b[0]_PORT_B_data_out = MEMORY(L1_q_b[0]_PORT_A_data_in_reg, , L1_q_b[0]_PORT_A_address_reg, L1_q_b[0]_PORT_B_address_reg, L1_q_b[0]_PORT_A_write_enable_reg, L1_q_b[0]_PORT_B_read_enable_reg, , , L1_q_b[0]_clock_0, L1_q_b[0]_clock_1, L1_q_b[0]_clock_enable_0, , , );
L1_q_b[0] = L1_q_b[0]_PORT_B_data_out[0];


--N3_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N3_safe_q[7]_carry_eqn = N3L51;
N3_safe_q[7]_lut_out = N3_safe_q[7] $ N3_safe_q[7]_carry_eqn;
N3_safe_q[7] = DFFEA(N3_safe_q[7]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L71 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N3L71 = CARRY(!N3L51 # !N3_safe_q[7]);


--N3_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N3_safe_q[6]_carry_eqn = N3L31;
N3_safe_q[6]_lut_out = N3_safe_q[6] $ !N3_safe_q[6]_carry_eqn;
N3_safe_q[6] = DFFEA(N3_safe_q[6]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L51 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N3L51 = CARRY(N3_safe_q[6] & !N3L31);


--N3_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N3_safe_q[5]_carry_eqn = N3L11;
N3_safe_q[5]_lut_out = N3_safe_q[5] $ N3_safe_q[5]_carry_eqn;
N3_safe_q[5] = DFFEA(N3_safe_q[5]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L31 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N3L31 = CARRY(!N3L11 # !N3_safe_q[5]);


--N3_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N3_safe_q[4]_carry_eqn = N3L9;
N3_safe_q[4]_lut_out = N3_safe_q[4] $ !N3_safe_q[4]_carry_eqn;
N3_safe_q[4] = DFFEA(N3_safe_q[4]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N3L11 = CARRY(N3_safe_q[4] & !N3L9);


--N3_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N3_safe_q[3]_carry_eqn = N3L7;
N3_safe_q[3]_lut_out = N3_safe_q[3] $ N3_safe_q[3]_carry_eqn;
N3_safe_q[3] = DFFEA(N3_safe_q[3]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L9 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N3L9 = CARRY(!N3L7 # !N3_safe_q[3]);


--N3_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N3_safe_q[2]_carry_eqn = N3L5;
N3_safe_q[2]_lut_out = N3_safe_q[2] $ !N3_safe_q[2]_carry_eqn;
N3_safe_q[2] = DFFEA(N3_safe_q[2]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N3L7 = CARRY(N3_safe_q[2] & !N3L5);


--N3_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N3_safe_q[1]_carry_eqn = N3L3;
N3_safe_q[1]_lut_out = N3_safe_q[1] $ N3_safe_q[1]_carry_eqn;
N3_safe_q[1] = DFFEA(N3_safe_q[1]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N3L5 = CARRY(!N3L3 # !N3_safe_q[1]);


--N3_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N3_safe_q[0]_lut_out = !N3_safe_q[0];
N3_safe_q[0] = DFFEA(N3_safe_q[0]_lut_out, clk_i, !B1_reset_all, , G1L1, , );

--N3L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N3L3 = CARRY(N3_safe_q[0]);


--N3_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|cout
--operation mode is normal

N3_cout_carry_eqn = N3L71;
N3_cout = !N3_cout_carry_eqn;


--N2_counter_cell[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[7]
--operation mode is normal

N2_counter_cell[7]_carry_eqn = N2L51;
N2_counter_cell[7]_lut_out = N2_counter_cell[7] $ N2_counter_cell[7]_carry_eqn;
N2_counter_cell[7] = DFFEA(N2_counter_cell[7]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );


--N2_counter_cell[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]
--operation mode is arithmetic

N2_counter_cell[6]_carry_eqn = N2L31;
N2_counter_cell[6]_lut_out = N2_counter_cell[6] $ !N2_counter_cell[6]_carry_eqn;
N2_counter_cell[6] = DFFEA(N2_counter_cell[6]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N2L51 = CARRY(N2_counter_cell[6] & !N2L31);


--N2_counter_cell[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]
--operation mode is arithmetic

N2_counter_cell[5]_carry_eqn = N2L11;
N2_counter_cell[5]_lut_out = N2_counter_cell[5] $ N2_counter_cell[5]_carry_eqn;
N2_counter_cell[5] = DFFEA(N2_counter_cell[5]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N2L31 = CARRY(!N2L11 # !N2_counter_cell[5]);


--N2_counter_cell[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]
--operation mode is arithmetic

N2_counter_cell[4]_carry_eqn = N2L9;
N2_counter_cell[4]_lut_out = N2_counter_cell[4] $ !N2_counter_cell[4]_carry_eqn;
N2_counter_cell[4] = DFFEA(N2_counter_cell[4]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N2L11 = CARRY(N2_counter_cell[4] & !N2L9);


--N2_counter_cell[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]
--operation mode is arithmetic

N2_counter_cell[3]_carry_eqn = N2L7;
N2_counter_cell[3]_lut_out = N2_counter_cell[3] $ N2_counter_cell[3]_carry_eqn;
N2_counter_cell[3] = DFFEA(N2_counter_cell[3]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N2L9 = CARRY(!N2L7 # !N2_counter_cell[3]);


--N2_counter_cell[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]
--operation mode is arithmetic

N2_counter_cell[2]_carry_eqn = N2L5;
N2_counter_cell[2]_lut_out = N2_counter_cell[2] $ !N2_counter_cell[2]_carry_eqn;
N2_counter_cell[2] = DFFEA(N2_counter_cell[2]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N2L7 = CARRY(N2_counter_cell[2] & !N2L5);


--N2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]
--operation mode is arithmetic

N2_counter_cell[1]_carry_eqn = N2L3;
N2_counter_cell[1]_lut_out = N2_counter_cell[1] $ N2_counter_cell[1]_carry_eqn;
N2_counter_cell[1] = DFFEA(N2_counter_cell[1]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N2L5 = CARRY(N2_counter_cell[1] # !N2L3);


--N2_counter_cell[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]
--operation mode is arithmetic

N2_counter_cell[0]_lut_out = !N2_counter_cell[0];
N2_counter_cell[0] = DFFEA(N2_counter_cell[0]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N2L3 = CARRY(!N2_counter_cell[0]);


--N1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

N1_safe_q[3]_carry_eqn = N1L7;
N1_safe_q[3]_lut_out = N1_safe_q[3] $ N1_safe_q[3]_carry_eqn;
N1_safe_q[3]_reg_input = !F1L5 & N1_safe_q[3]_lut_out;
N1_safe_q[3] = DFFEA(N1_safe_q[3]_reg_input, !A1L2, !F1_clear_signal, , F1L6, , );


--N1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N1_safe_q[2]_carry_eqn = N1L5;
N1_safe_q[2]_lut_out = N1_safe_q[2] $ !N1_safe_q[2]_carry_eqn;
N1_safe_q[2]_reg_input = !F1L5 & N1_safe_q[2]_lut_out;
N1_safe_q[2] = DFFEA(N1_safe_q[2]_reg_input, !A1L2, !F1_clear_signal, , F1L6, , );

--N1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N1L7 = CARRY(N1_safe_q[2] & !N1L5);


--N1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N1_safe_q[1]_carry_eqn = N1L3;
N1_safe_q[1]_lut_out = N1_safe_q[1] $ N1_safe_q[1]_carry_eqn;
N1_safe_q[1]_reg_input = !F1L5 & N1_safe_q[1]_lut_out;
N1_safe_q[1] = DFFEA(N1_safe_q[1]_reg_input, !A1L2, !F1_clear_signal, , F1L6, , );

--N1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N1L5 = CARRY(!N1L3 # !N1_safe_q[1]);


--N1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N1_safe_q[0]_lut_out = !N1_safe_q[0];
N1_safe_q[0]_reg_input = !F1L5 & N1_safe_q[0]_lut_out;
N1_safe_q[0] = DFFEA(N1_safe_q[0]_reg_input, !A1L2, !F1_clear_signal, , F1L6, , );

--N1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N1L3 = CARRY(N1_safe_q[0]);


--N7_safe_q[4] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is normal

N7_safe_q[4]_carry_eqn = N7L9;
N7_safe_q[4]_lut_out = N7_safe_q[4] $ !N7_safe_q[4]_carry_eqn;
N7_safe_q[4]_reg_input = !F2_reduce_nor_6 & N7_safe_q[4]_lut_out;
N7_safe_q[4] = DFFEA(N7_safe_q[4]_reg_input, !A1L5, !F2_clear_signal, , F2L7, , );


--N7_safe_q[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N7_safe_q[3]_carry_eqn = N7L7;
N7_safe_q[3]_lut_out = N7_safe_q[3] $ N7_safe_q[3]_carry_eqn;
N7_safe_q[3]_reg_input = !F2_reduce_nor_6 & N7_safe_q[3]_lut_out;
N7_safe_q[3] = DFFEA(N7_safe_q[3]_reg_input, !A1L5, !F2_clear_signal, , F2L7, , );

--N7L9 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N7L9 = CARRY(!N7L7 # !N7_safe_q[3]);


--N7_safe_q[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N7_safe_q[2]_carry_eqn = N7L5;
N7_safe_q[2]_lut_out = N7_safe_q[2] $ !N7_safe_q[2]_carry_eqn;
N7_safe_q[2]_reg_input = !F2_reduce_nor_6 & N7_safe_q[2]_lut_out;
N7_safe_q[2] = DFFEA(N7_safe_q[2]_reg_input, !A1L5, !F2_clear_signal, , F2L7, , );

--N7L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N7L7 = CARRY(N7_safe_q[2] & !N7L5);


--N7_safe_q[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N7_safe_q[1]_carry_eqn = N7L3;
N7_safe_q[1]_lut_out = N7_safe_q[1] $ N7_safe_q[1]_carry_eqn;
N7_safe_q[1]_reg_input = !F2_reduce_nor_6 & N7_safe_q[1]_lut_out;
N7_safe_q[1] = DFFEA(N7_safe_q[1]_reg_input, !A1L5, !F2_clear_signal, , F2L7, , );

--N7L5 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N7L5 = CARRY(!N7L3 # !N7_safe_q[1]);


--N7_safe_q[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N7_safe_q[0]_lut_out = !N7_safe_q[0];
N7_safe_q[0]_reg_input = !F2_reduce_nor_6 & N7_safe_q[0]_lut_out;
N7_safe_q[0] = DFFEA(N7_safe_q[0]_reg_input, !A1L5, !F2_clear_signal, , F2L7, , );

--N7L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N7L3 = CARRY(N7_safe_q[0]);


--HB1L1Q is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_control:fibre_tx_control_inst|nFena_o~reg0
--operation mode is normal

HB1L1Q_lut_out = NB1_cs13a[8];
HB1L1Q = DFFEA(HB1L1Q_lut_out, TB1__clk0, VCC, , , , );


--GB1L06Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~33
--operation mode is normal

GB1L06Q_lut_out = NB1_cs11a[0] & GB1L95Q;
GB1L06Q = DFFEA(GB1L06Q_lut_out, clk_i, !rst_i, , , , );


--GB1L85Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~31
--operation mode is normal

GB1L85Q_lut_out = NB1_cs11a[0] & GB1L75Q;
GB1L85Q = DFFEA(GB1L85Q_lut_out, clk_i, !rst_i, , , , );


--GB1L65Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~29
--operation mode is normal

GB1L65Q_lut_out = NB1_cs11a[0] & GB1L55Q;
GB1L65Q = DFFEA(GB1L65Q_lut_out, clk_i, !rst_i, , , , );


--GB1L45Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~27
--operation mode is normal

GB1L45Q_lut_out = NB1_cs11a[0] & GB1L35Q;
GB1L45Q = DFFEA(GB1L45Q_lut_out, clk_i, !rst_i, , , , );


--GB1L041 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~52
--operation mode is normal

GB1L041 = !GB1L06Q & !GB1L85Q & !GB1L65Q & !GB1L45Q;


--GB1L25Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~25
--operation mode is normal

GB1L25Q_lut_out = NB1_cs11a[0] & GB1L15Q;
GB1L25Q = DFFEA(GB1L25Q_lut_out, clk_i, !rst_i, , , , );


--GB1L05Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~23
--operation mode is normal

GB1L05Q_lut_out = NB1_cs11a[0] & GB1L94Q;
GB1L05Q = DFFEA(GB1L05Q_lut_out, clk_i, !rst_i, , , , );


--GB1L84Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~21
--operation mode is normal

GB1L84Q_lut_out = NB1_cs11a[0] & GB1L74Q;
GB1L84Q = DFFEA(GB1L84Q_lut_out, clk_i, !rst_i, , , , );


--GB1L64Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~19
--operation mode is normal

GB1L64Q_lut_out = NB1_cs11a[0] & GB1L54Q;
GB1L64Q = DFFEA(GB1L64Q_lut_out, clk_i, !rst_i, , , , );


--GB1L141 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~66
--operation mode is normal

GB1L141 = !GB1L25Q & !GB1L05Q & !GB1L84Q & !GB1L64Q;


--GB1L29Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~65
--operation mode is normal

GB1L29Q_lut_out = NB1_cs11a[0] & GB1L19Q;
GB1L29Q = DFFEA(GB1L29Q_lut_out, clk_i, !rst_i, , , , );


--GB1L09Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~63
--operation mode is normal

GB1L09Q_lut_out = NB1_cs11a[0] & GB1L98Q;
GB1L09Q = DFFEA(GB1L09Q_lut_out, clk_i, !rst_i, , , , );


--GB1L48Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~57
--operation mode is normal

GB1L48Q_lut_out = NB1_cs11a[0] & GB1L38Q;
GB1L48Q = DFFEA(GB1L48Q_lut_out, clk_i, !rst_i, , , , );


--GB1L931 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~39
--operation mode is normal

GB1L931 = !GB1L29Q & !GB1L09Q & !GB1L48Q;


--GB1L69Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~69
--operation mode is normal

GB1L69Q_lut_out = NB1_cs11a[0] & GB1L59Q;
GB1L69Q = DFFEA(GB1L69Q_lut_out, clk_i, !rst_i, , , , );


--GB1L88Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~61
--operation mode is normal

GB1L88Q_lut_out = NB1_cs11a[0] & GB1L78Q;
GB1L88Q = DFFEA(GB1L88Q_lut_out, clk_i, !rst_i, , , , );


--GB1L08Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~53
--operation mode is normal

GB1L08Q_lut_out = NB1_cs11a[0] & GB1L97Q;
GB1L08Q = DFFEA(GB1L08Q_lut_out, clk_i, !rst_i, , , , );


--GB1L251 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1795~9
--operation mode is normal

GB1L251 = !GB1L69Q & !GB1L88Q & !GB1L08Q;


--GB1L46Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~37
--operation mode is normal

GB1L46Q_lut_out = NB1_cs11a[0] & GB1L36Q;
GB1L46Q = DFFEA(GB1L46Q_lut_out, clk_i, !rst_i, , , , );


--GB1L26Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~35
--operation mode is normal

GB1L26Q_lut_out = NB1_cs11a[0] & GB1L16Q;
GB1L26Q = DFFEA(GB1L26Q_lut_out, clk_i, !rst_i, , , , );


--GB1L151 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~261
--operation mode is normal

GB1L151 = GB1L931 & GB1L251 & !GB1L46Q & !GB1L26Q;


--GB1L27Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~45
--operation mode is normal

GB1L27Q_lut_out = NB1_cs11a[0] & GB1L17Q;
GB1L27Q = DFFEA(GB1L27Q_lut_out, clk_i, !rst_i, , , , );


--GB1L07Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~43
--operation mode is normal

GB1L07Q_lut_out = NB1_cs11a[0] & GB1L96Q;
GB1L07Q = DFFEA(GB1L07Q_lut_out, clk_i, !rst_i, , , , );


--GB1L86Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~41
--operation mode is normal

GB1L86Q_lut_out = NB1_cs11a[0] & GB1L76Q;
GB1L86Q = DFFEA(GB1L86Q_lut_out, clk_i, !rst_i, , , , );


--GB1L66Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~39
--operation mode is normal

GB1L66Q_lut_out = NB1_cs11a[0] & GB1L56Q;
GB1L66Q = DFFEA(GB1L66Q_lut_out, clk_i, !rst_i, , , , );


--GB1L541 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~132
--operation mode is normal

GB1L541 = !GB1L27Q & !GB1L07Q & !GB1L86Q & !GB1L66Q;


--GB1L28Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~55
--operation mode is normal

GB1L28Q_lut_out = NB1_cs11a[0] & GB1L18Q;
GB1L28Q = DFFEA(GB1L28Q_lut_out, clk_i, !rst_i, , , , );


--GB1L87Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~51
--operation mode is normal

GB1L87Q_lut_out = NB1_cs11a[0] & GB1L77Q;
GB1L87Q = DFFEA(GB1L87Q_lut_out, clk_i, !rst_i, , , , );


--GB1L67Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~49
--operation mode is normal

GB1L67Q_lut_out = NB1_cs11a[0] & GB1L57Q;
GB1L67Q = DFFEA(GB1L67Q_lut_out, clk_i, !rst_i, , , , );


--GB1L47Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~47
--operation mode is normal

GB1L47Q_lut_out = NB1_cs11a[0] & GB1L37Q;
GB1L47Q = DFFEA(GB1L47Q_lut_out, clk_i, !rst_i, , , , );


--GB1L641 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~153
--operation mode is normal

GB1L641 = !GB1L28Q & !GB1L87Q & !GB1L67Q & !GB1L47Q;


--GB1L001Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~73
--operation mode is normal

GB1L001Q_lut_out = NB1_cs11a[0] & GB1L99Q;
GB1L001Q = DFFEA(GB1L001Q_lut_out, clk_i, !rst_i, , , , );


--GB1L89Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~71
--operation mode is normal

GB1L89Q_lut_out = NB1_cs11a[0] & GB1L79Q;
GB1L89Q = DFFEA(GB1L89Q_lut_out, clk_i, !rst_i, , , , );


--GB1L49Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~67
--operation mode is normal

GB1L49Q_lut_out = NB1_cs11a[0] & GB1L39Q;
GB1L49Q = DFFEA(GB1L49Q_lut_out, clk_i, !rst_i, , , , );


--GB1L68Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~59
--operation mode is normal

GB1L68Q_lut_out = NB1_cs11a[0] & GB1L58Q;
GB1L68Q = DFFEA(GB1L68Q_lut_out, clk_i, !rst_i, , , , );


--GB1L741 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~178
--operation mode is normal

GB1L741 = !GB1L001Q & !GB1L89Q & !GB1L49Q & !GB1L68Q;


--GB1L801Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~81
--operation mode is normal

GB1L801Q_lut_out = NB1_cs11a[0] & GB1L701Q;
GB1L801Q = DFFEA(GB1L801Q_lut_out, clk_i, !rst_i, , , , );


--GB1L601Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~79
--operation mode is normal

GB1L601Q_lut_out = NB1_cs11a[0] & GB1L501Q;
GB1L601Q = DFFEA(GB1L601Q_lut_out, clk_i, !rst_i, , , , );


--GB1L401Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~77
--operation mode is normal

GB1L401Q_lut_out = NB1_cs11a[0] & GB1L301Q;
GB1L401Q = DFFEA(GB1L401Q_lut_out, clk_i, !rst_i, , , , );


--GB1L201Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~75
--operation mode is normal

GB1L201Q_lut_out = NB1_cs11a[0] & GB1L101Q;
GB1L201Q = DFFEA(GB1L201Q_lut_out, clk_i, !rst_i, , , , );


--GB1L841 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~207
--operation mode is normal

GB1L841 = !GB1L801Q & !GB1L601Q & !GB1L401Q & !GB1L201Q;


--GB1L051 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~253
--operation mode is normal

GB1L051 = GB1L541 & GB1L641 & GB1L741 & GB1L841;


--GB1L831 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~0
--operation mode is normal

GB1L831 = !GB1L051 # !GB1L151 # !GB1L141 # !GB1L041;


--GB1L241 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~70
--operation mode is normal

GB1L241 = !GB1L84Q & !GB1L64Q;


--GB1L15Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~24
--operation mode is normal

GB1L15Q_lut_out = GB1L05Q # GB1L15Q & !NB1_cs11a[0];
GB1L15Q = DFFEA(GB1L15Q_lut_out, clk_i, !rst_i, , , , );


--GB1L94Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~22
--operation mode is normal

GB1L94Q_lut_out = GB1L84Q # GB1L94Q & !NB1_cs11a[0];
GB1L94Q = DFFEA(GB1L94Q_lut_out, clk_i, !rst_i, , , , );


--GB1L74Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~20
--operation mode is normal

GB1L74Q_lut_out = GB1L64Q # GB1L74Q & !NB1_cs11a[0];
GB1L74Q = DFFEA(GB1L74Q_lut_out, clk_i, !rst_i, , , , );


--GB1L54Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~18
--operation mode is normal

GB1L54Q_lut_out = GB1L24Q # GB1L54Q & !NB1_cs11a[0];
GB1L54Q = DFFEA(GB1L54Q_lut_out, clk_i, !rst_i, , , , );


--GB1L321 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~42
--operation mode is normal

GB1L321 = !GB1L15Q & !GB1L94Q & !GB1L74Q & !GB1L54Q;


--GB1L731 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1577~21
--operation mode is normal

GB1L731 = GB1L25Q # GB1L05Q # !GB1L321 # !GB1L241;


--NB1_dffe6a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[0]
--operation mode is normal

NB1_dffe6a[0]_lut_out = !NB1_cs7a[0];
NB1_dffe6a[0] = DFFEA(NB1_dffe6a[0]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe6a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[1]
--operation mode is arithmetic

NB1_dffe6a[1]_carry_eqn = NB1L3;
NB1_dffe6a[1]_lut_out = NB1_dffe6a[1] $ NB1_dffe6a[1]_carry_eqn;
NB1_dffe6a[1] = DFFEA(NB1_dffe6a[1]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L4 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[1]~COUT
--operation mode is arithmetic

NB1L4 = CARRY(!NB1L3 # !NB1_dffe6a[1]);


--NB1_dffe6a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[2]
--operation mode is arithmetic

NB1_dffe6a[2]_carry_eqn = NB1L4;
NB1_dffe6a[2]_lut_out = NB1_dffe6a[2] $ !NB1_dffe6a[2]_carry_eqn;
NB1_dffe6a[2] = DFFEA(NB1_dffe6a[2]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L5 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[2]~COUT
--operation mode is arithmetic

NB1L5 = CARRY(NB1_dffe6a[2] & !NB1L4);


--NB1_dffe6a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[3]
--operation mode is arithmetic

NB1_dffe6a[3]_carry_eqn = NB1L5;
NB1_dffe6a[3]_lut_out = NB1_dffe6a[3] $ NB1_dffe6a[3]_carry_eqn;
NB1_dffe6a[3] = DFFEA(NB1_dffe6a[3]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L6 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[3]~COUT
--operation mode is arithmetic

NB1L6 = CARRY(!NB1L5 # !NB1_dffe6a[3]);


--NB1_dffe6a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[4]
--operation mode is arithmetic

NB1_dffe6a[4]_carry_eqn = NB1L6;
NB1_dffe6a[4]_lut_out = NB1_dffe6a[4] $ !NB1_dffe6a[4]_carry_eqn;
NB1_dffe6a[4] = DFFEA(NB1_dffe6a[4]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L7 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[4]~COUT
--operation mode is arithmetic

NB1L7 = CARRY(NB1_dffe6a[4] & !NB1L6);


--NB1_dffe6a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[5]
--operation mode is arithmetic

NB1_dffe6a[5]_carry_eqn = NB1L7;
NB1_dffe6a[5]_lut_out = NB1_dffe6a[5] $ NB1_dffe6a[5]_carry_eqn;
NB1_dffe6a[5] = DFFEA(NB1_dffe6a[5]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L8 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[5]~COUT
--operation mode is arithmetic

NB1L8 = CARRY(!NB1L7 # !NB1_dffe6a[5]);


--NB1_dffe6a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[6]
--operation mode is arithmetic

NB1_dffe6a[6]_carry_eqn = NB1L8;
NB1_dffe6a[6]_lut_out = NB1_dffe6a[6] $ !NB1_dffe6a[6]_carry_eqn;
NB1_dffe6a[6] = DFFEA(NB1_dffe6a[6]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L9 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[6]~COUT
--operation mode is arithmetic

NB1L9 = CARRY(NB1_dffe6a[6] & !NB1L8);


--NB1_dffe6a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[7]
--operation mode is arithmetic

NB1_dffe6a[7]_carry_eqn = NB1L9;
NB1_dffe6a[7]_lut_out = NB1_dffe6a[7] $ NB1_dffe6a[7]_carry_eqn;
NB1_dffe6a[7] = DFFEA(NB1_dffe6a[7]_lut_out, TB1__clk0, !rst_i, , , , );

--NB1L01 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[7]~COUT
--operation mode is arithmetic

NB1L01 = CARRY(!NB1L9 # !NB1_dffe6a[7]);


--GB1_packet_header3_0[6] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_0[6]
--operation mode is normal

GB1_packet_header3_0[6]_lut_out = GB1L932;
GB1_packet_header3_0[6] = DFFEA(GB1_packet_header3_0[6]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L16Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~34
--operation mode is normal

GB1L16Q_lut_out = GB1L06Q # GB1L16Q & !NB1_cs11a[0];
GB1L16Q = DFFEA(GB1L16Q_lut_out, clk_i, !rst_i, , , , );


--GB1L052 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~171
--operation mode is normal

GB1L052 = GB1_packet_header3_0[6] & (GB1L16Q # GB1L26Q);


--GB1_checksum[22] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[22]
--operation mode is normal

GB1_checksum[22]_lut_out = GB1L14Q & (GB1_checksum[22] $ (!GB1L251 & GB1_checksum_in[22]));
GB1_checksum[22] = DFFEA(GB1_checksum[22]_lut_out, clk_i, !rst_i, , , , );


--GB1L501Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~78
--operation mode is normal

GB1L501Q_lut_out = GB1L401Q # GB1L501Q & !NB1_cs11a[0];
GB1L501Q = DFFEA(GB1L501Q_lut_out, clk_i, !rst_i, , , , );


--GB1L242 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~2
--operation mode is normal

GB1L242 = GB1_checksum[22] & (GB1L501Q # GB1L601Q);


--GB1_reply_word1_2[1] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_2[1]
--operation mode is normal

GB1_reply_word1_2[1]_lut_out = VCC;
GB1_reply_word1_2[1] = DFFEA(GB1_reply_word1_2[1]_lut_out, clk_i, !rst_i, , A1L52Q, , );


--GB1L18Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~54
--operation mode is normal

GB1L18Q_lut_out = GB1L08Q # GB1L18Q & !NB1_cs11a[0];
GB1L18Q = DFFEA(GB1L18Q_lut_out, clk_i, !rst_i, , , , );


--GB1L38Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~56
--operation mode is normal

GB1L38Q_lut_out = GB1L28Q # GB1L38Q & !NB1_cs11a[0];
GB1L38Q = DFFEA(GB1L38Q_lut_out, clk_i, !rst_i, , , , );


--GB1L252 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~268
--operation mode is normal

GB1L252 = !GB1L18Q & !GB1L38Q & !GB1L28Q & !GB1L48Q;


--GB1L352 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~333
--operation mode is normal

GB1L352 = GB1L052 # GB1L242 # GB1_reply_word1_2[1] & !GB1L252;


--GB1_reply_word1_0[6] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[6]
--operation mode is normal

GB1_reply_word1_0[6]_lut_out = GB1L122;
GB1_reply_word1_0[6] = DFFEA(GB1_reply_word1_0[6]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L77Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~50
--operation mode is normal

GB1L77Q_lut_out = GB1L361 & (GB1L67Q # GB1L77Q & !NB1_cs11a[0]) # !GB1L361 & GB1L77Q & !NB1_cs11a[0];
GB1L77Q = DFFEA(GB1L77Q_lut_out, clk_i, !rst_i, , , , );


--GB1L842 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~153
--operation mode is normal

GB1L842 = GB1_reply_word1_0[6] & (GB1L77Q # GB1L87Q);


--GB1_packet_header3_1[6] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[6]
--operation mode is normal

GB1_packet_header3_1[6]_lut_out = GB1L332;
GB1_packet_header3_1[6] = DFFEA(GB1_packet_header3_1[6]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L36Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~36
--operation mode is normal

GB1L36Q_lut_out = GB1L26Q # GB1L36Q & !NB1_cs11a[0];
GB1L36Q = DFFEA(GB1L36Q_lut_out, clk_i, !rst_i, , , , );


--GB1L942 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~162
--operation mode is normal

GB1L942 = GB1_packet_header3_1[6] & (GB1L36Q # GB1L46Q);


--GB1_reply_word1_1[6] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[6]
--operation mode is normal

GB1_reply_word1_1[6]_lut_out = GB1L512;
GB1_reply_word1_1[6] = DFFEA(GB1_reply_word1_1[6]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L97Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~52
--operation mode is normal

GB1L97Q_lut_out = GB1L87Q # GB1L97Q & !NB1_cs11a[0];
GB1L97Q = DFFEA(GB1L97Q_lut_out, clk_i, !rst_i, , , , );


--GB1L742 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~144
--operation mode is normal

GB1L742 = GB1_reply_word1_1[6] & (GB1L97Q # GB1L08Q);


--GB1_checksum[14] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[14]
--operation mode is normal

GB1_checksum[14]_lut_out = GB1L14Q & (GB1_checksum[14] $ (!GB1L251 & GB1_checksum_in[14]));
GB1_checksum[14] = DFFEA(GB1_checksum[14]_lut_out, clk_i, !rst_i, , , , );


--GB1L301Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~76
--operation mode is normal

GB1L301Q_lut_out = GB1L201Q # GB1L301Q & !NB1_cs11a[0];
GB1L301Q = DFFEA(GB1L301Q_lut_out, clk_i, !rst_i, , , , );


--GB1L342 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~3
--operation mode is normal

GB1L342 = GB1_checksum[14] & (GB1L301Q # GB1L401Q);


--GB1L452 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~340
--operation mode is normal

GB1L452 = GB1L842 # GB1L942 # GB1L742 # GB1L342;


--GB1_checksum[30] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[30]
--operation mode is normal

GB1_checksum[30]_lut_out = GB1L14Q & (GB1_checksum[30] $ (!GB1L251 & GB1_checksum_in[30]));
GB1_checksum[30] = DFFEA(GB1_checksum[30]_lut_out, clk_i, !rst_i, , , , );


--GB1L701Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~80
--operation mode is normal

GB1L701Q_lut_out = GB1L601Q # GB1L701Q & !NB1_cs11a[0];
GB1L701Q = DFFEA(GB1L701Q_lut_out, clk_i, !rst_i, , , , );


--GB1L642 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~135
--operation mode is normal

GB1L642 = GB1_checksum[30] & (GB1L701Q # GB1L801Q);


--GB1_checksum[6] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[6]
--operation mode is normal

GB1_checksum[6]_lut_out = GB1L14Q & (GB1_checksum[6] $ (!GB1L251 & GB1_checksum_in[6]));
GB1_checksum[6] = DFFEA(GB1_checksum[6]_lut_out, clk_i, !rst_i, , , , );


--GB1L101Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~74
--operation mode is normal

GB1L101Q_lut_out = GB1L001Q # GB1L101Q & !NB1_cs11a[0];
GB1L101Q = DFFEA(GB1L101Q_lut_out, clk_i, !rst_i, , , , );


--GB1L552 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~353
--operation mode is normal

GB1L552 = GB1L642 # GB1_checksum[6] & (GB1L101Q # GB1L201Q);


--GB1L95Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~32
--operation mode is normal

GB1L95Q_lut_out = GB1L85Q # GB1L95Q & !NB1_cs11a[0];
GB1L95Q = DFFEA(GB1L95Q_lut_out, clk_i, !rst_i, , , , );


--GB1L75Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~30
--operation mode is normal

GB1L75Q_lut_out = GB1L65Q # GB1L75Q & !NB1_cs11a[0];
GB1L75Q = DFFEA(GB1L75Q_lut_out, clk_i, !rst_i, , , , );


--GB1L55Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~28
--operation mode is normal

GB1L55Q_lut_out = GB1L45Q # GB1L55Q & !NB1_cs11a[0];
GB1L55Q = DFFEA(GB1L55Q_lut_out, clk_i, !rst_i, , , , );


--GB1L35Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~26
--operation mode is normal

GB1L35Q_lut_out = GB1L25Q # GB1L35Q & !NB1_cs11a[0];
GB1L35Q = DFFEA(GB1L35Q_lut_out, clk_i, !rst_i, , , , );


--GB1L421 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~56
--operation mode is normal

GB1L421 = !GB1L95Q & !GB1L75Q & !GB1L55Q & !GB1L35Q;


--GB1L78Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~60
--operation mode is normal

GB1L78Q_lut_out = GB1L68Q # GB1L78Q & !NB1_cs11a[0];
GB1L78Q = DFFEA(GB1L78Q_lut_out, clk_i, !rst_i, , , , );


--GB1L442 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~110
--operation mode is normal

GB1L442 = GB1_reply_word1_2[1] & (GB1L78Q # GB1L88Q);


--GB1L58Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~58
--operation mode is normal

GB1L58Q_lut_out = GB1L48Q # GB1L58Q & !NB1_cs11a[0];
GB1L58Q = DFFEA(GB1L58Q_lut_out, clk_i, !rst_i, , , , );


--GB1L542 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~117
--operation mode is normal

GB1L542 = GB1_reply_word1_2[1] & (GB1L58Q # GB1L68Q);


--GB1L152 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~246
--operation mode is normal

GB1L152 = GB1L041 & GB1L421 & !GB1L442 & !GB1L542;


--GB1L652 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~366
--operation mode is normal

GB1L652 = GB1L352 # GB1L452 # GB1L552 # !GB1L152;


--GB1L98Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~62
--operation mode is normal

GB1L98Q_lut_out = GB1L88Q # GB1L98Q & !NB1_cs11a[0];
GB1L98Q = DFFEA(GB1L98Q_lut_out, clk_i, !rst_i, , , , );


--GB1L262 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~63
--operation mode is normal

GB1L262 = GB1_reply_word1_2[1] & (GB1L98Q # GB1L09Q);


--GB1_packet_header3_3[5] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_3[5]
--operation mode is normal

GB1_packet_header3_3[5]_lut_out = GB1L922;
GB1_packet_header3_3[5] = DFFEA(GB1_packet_header3_3[5]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L76Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~40
--operation mode is normal

GB1L76Q_lut_out = GB1L66Q # GB1L76Q & !NB1_cs11a[0];
GB1L76Q = DFFEA(GB1L76Q_lut_out, clk_i, !rst_i, , , , );


--GB1L952 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~45
--operation mode is normal

GB1L952 = GB1_packet_header3_3[5] & (GB1L76Q # GB1L86Q);


--GB1_checksum[5] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[5]
--operation mode is normal

GB1_checksum[5]_lut_out = GB1L14Q & (GB1_checksum[5] $ (!GB1L251 & GB1_checksum_in[5]));
GB1_checksum[5] = DFFEA(GB1_checksum[5]_lut_out, clk_i, !rst_i, , , , );


--GB1L852 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~3
--operation mode is normal

GB1L852 = GB1_checksum[5] & (GB1L101Q # GB1L201Q);


--GB1_packet_header3_2[5] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_2[5]
--operation mode is normal

GB1_packet_header3_2[5]_lut_out = GB1L132;
GB1_packet_header3_2[5] = DFFEA(GB1_packet_header3_2[5]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L56Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~38
--operation mode is normal

GB1L56Q_lut_out = GB1L46Q # GB1L56Q & !NB1_cs11a[0];
GB1L56Q = DFFEA(GB1L56Q_lut_out, clk_i, !rst_i, , , , );


--GB1L062 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~54
--operation mode is normal

GB1L062 = GB1_packet_header3_2[5] & (GB1L56Q # GB1L66Q);


--GB1_checksum[21] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[21]
--operation mode is normal

GB1_checksum[21]_lut_out = GB1L14Q & (GB1_checksum[21] $ (!GB1L251 & GB1_checksum_in[21]));
GB1_checksum[21] = DFFEA(GB1_checksum[21]_lut_out, clk_i, !rst_i, , , , );


--GB1L752 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~1
--operation mode is normal

GB1L752 = GB1_checksum[21] & (GB1L501Q # GB1L601Q);


--GB1L362 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~211
--operation mode is normal

GB1L362 = GB1L952 # GB1L852 # GB1L062 # GB1L752;


--GB1L162 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~62
--operation mode is normal

GB1L162 = GB1L542 # GB1L262 # GB1L362 # GB1L731;


--GB1_checksum[28] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[28]
--operation mode is normal

GB1_checksum[28]_lut_out = GB1L14Q & (GB1_checksum[28] $ (!GB1L251 & GB1_checksum_in[28]));
GB1_checksum[28] = DFFEA(GB1_checksum[28]_lut_out, clk_i, !rst_i, , , , );


--GB1L662 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~60
--operation mode is normal

GB1L662 = GB1_checksum[28] & (GB1L701Q # GB1L801Q);


--GB1L19Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~64
--operation mode is normal

GB1L19Q_lut_out = GB1L09Q # GB1L19Q & !NB1_cs11a[0];
GB1L19Q = DFFEA(GB1L19Q_lut_out, clk_i, !rst_i, , , , );


--GB1L521 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~70
--operation mode is normal

GB1L521 = !GB1L19Q & !GB1L98Q & !GB1L38Q;


--GB1L072 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~187
--operation mode is normal

GB1L072 = GB1L662 # GB1_reply_word1_2[1] & (!GB1L521 # !GB1L931);


--GB1_checksum[20] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[20]
--operation mode is normal

GB1_checksum[20]_lut_out = GB1L14Q & (GB1_checksum[20] $ (!GB1L251 & GB1_checksum_in[20]));
GB1_checksum[20] = DFFEA(GB1_checksum[20]_lut_out, clk_i, !rst_i, , , , );


--GB1L462 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~2
--operation mode is normal

GB1L462 = GB1_checksum[20] & (GB1L501Q # GB1L601Q);


--GB1_packet_header3_1[4] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[4]
--operation mode is normal

GB1_packet_header3_1[4]_lut_out = GB1L532;
GB1_packet_header3_1[4] = DFFEA(GB1_packet_header3_1[4]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L862 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~78
--operation mode is normal

GB1L862 = GB1_packet_header3_1[4] & (GB1L36Q # GB1L46Q);


--GB1_packet_header3_0[4] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_0[4]
--operation mode is normal

GB1_packet_header3_0[4]_lut_out = GB1L142;
GB1_packet_header3_0[4] = DFFEA(GB1_packet_header3_0[4]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L962 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~87
--operation mode is normal

GB1L962 = GB1_packet_header3_0[4] & (GB1L16Q # GB1L26Q);


--GB1_checksum[4] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[4]
--operation mode is normal

GB1_checksum[4]_lut_out = GB1L14Q & (GB1_checksum[4] $ (!GB1L251 & GB1_checksum_in[4]));
GB1_checksum[4] = DFFEA(GB1_checksum[4]_lut_out, clk_i, !rst_i, , , , );


--GB1L562 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~4
--operation mode is normal

GB1L562 = GB1_checksum[4] & (GB1L101Q # GB1L201Q);


--GB1L172 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~192
--operation mode is normal

GB1L172 = GB1L462 # GB1L862 # GB1L962 # GB1L562;


--GB1_reply_word1_0[4] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[4]
--operation mode is normal

GB1_reply_word1_0[4]_lut_out = GB1L322;
GB1_reply_word1_0[4] = DFFEA(GB1_reply_word1_0[4]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L762 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~69
--operation mode is normal

GB1L762 = GB1_reply_word1_0[4] & (GB1L77Q # GB1L87Q);


--GB1_checksum[12] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[12]
--operation mode is normal

GB1_checksum[12]_lut_out = GB1L14Q & (GB1_checksum[12] $ (!GB1L251 & GB1_checksum_in[12]));
GB1_checksum[12] = DFFEA(GB1_checksum[12]_lut_out, clk_i, !rst_i, , , , );


--GB1L272 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~205
--operation mode is normal

GB1L272 = GB1L762 # GB1_checksum[12] & (GB1L301Q # GB1L401Q);


--GB1L372 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~216
--operation mode is normal

GB1L372 = GB1L072 # GB1L172 # GB1L272 # !GB1L152;


--GB1_checksum[3] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[3]
--operation mode is normal

GB1_checksum[3]_lut_out = GB1L14Q & (GB1_checksum[3] $ (!GB1L251 & GB1_checksum_in[3]));
GB1_checksum[3] = DFFEA(GB1_checksum[3]_lut_out, clk_i, !rst_i, , , , );


--GB1L472 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1710_rtl_2_rtl_193_rtl_225~2
--operation mode is normal

GB1L472 = GB1_checksum[3] & (GB1L101Q # GB1L201Q);


--GB1L572 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1710_rtl_2_rtl_193_rtl_225~75
--operation mode is normal

GB1L572 = GB1L542 # GB1L472 # !GB1L421 # !GB1L041;


--GB1_reply_word1_1[2] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[2]
--operation mode is normal

GB1_reply_word1_1[2]_lut_out = GB1L712;
GB1_reply_word1_1[2] = DFFEA(GB1_reply_word1_1[2]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L872 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~24
--operation mode is normal

GB1L872 = GB1_reply_word1_1[2] & (GB1L97Q # GB1L08Q);


--GB1_checksum[10] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[10]
--operation mode is normal

GB1_checksum[10]_lut_out = GB1L14Q & (GB1_checksum[10] $ (!GB1L251 & GB1_checksum_in[10]));
GB1_checksum[10] = DFFEA(GB1_checksum[10]_lut_out, clk_i, !rst_i, , , , );


--GB1L772 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~2
--operation mode is normal

GB1L772 = GB1_checksum[10] & (GB1L301Q # GB1L401Q);


--GB1_packet_header4_0[2] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header4_0[2]
--operation mode is normal

GB1_packet_header4_0[2]_lut_out = GB1L312;
GB1_packet_header4_0[2] = DFFEA(GB1_packet_header4_0[2]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L96Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~42
--operation mode is normal

GB1L96Q_lut_out = GB1L86Q # GB1L96Q & !NB1_cs11a[0];
GB1L96Q = DFFEA(GB1L96Q_lut_out, clk_i, !rst_i, , , , );


--GB1L972 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~33
--operation mode is normal

GB1L972 = GB1_packet_header4_0[2] & (GB1L96Q # GB1L07Q);


--GB1_checksum[18] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[18]
--operation mode is normal

GB1_checksum[18]_lut_out = GB1L14Q & (GB1_checksum[18] $ (!GB1L251 & GB1_checksum_in[18]));
GB1_checksum[18] = DFFEA(GB1_checksum[18]_lut_out, clk_i, !rst_i, , , , );


--GB1L672 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~1
--operation mode is normal

GB1L672 = GB1_checksum[18] & (GB1L501Q # GB1L601Q);


--GB1L182 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~187
--operation mode is normal

GB1L182 = GB1L872 # GB1L772 # GB1L972 # GB1L672;


--GB1L082 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~41
--operation mode is normal

GB1L082 = GB1L442 # GB1L262 # GB1L182 # GB1L731;


--GB1_checksum[25] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[25]
--operation mode is normal

GB1_checksum[25]_lut_out = GB1L14Q & (GB1_checksum[25] $ (!GB1L251 & GB1_checksum_in[25]));
GB1_checksum[25] = DFFEA(GB1_checksum[25]_lut_out, clk_i, !rst_i, , , , );


--GB1L582 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~42
--operation mode is normal

GB1L582 = GB1_checksum[25] & (GB1L701Q # GB1L801Q);


--GB1L982 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~160
--operation mode is normal

GB1L982 = GB1L442 # GB1L582 # !GB1L421 # !GB1L041;


--GB1_checksum[17] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[17]
--operation mode is normal

GB1_checksum[17]_lut_out = GB1L14Q & (GB1_checksum[17] $ (!GB1L251 & GB1_checksum_in[17]));
GB1_checksum[17] = DFFEA(GB1_checksum[17]_lut_out, clk_i, !rst_i, , , , );


--GB1L282 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~2
--operation mode is normal

GB1L282 = GB1_checksum[17] & (GB1L501Q # GB1L601Q);


--GB1L882 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~122
--operation mode is normal

GB1L882 = GB1L19Q # GB1L29Q;


--GB1L092 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~162
--operation mode is normal

GB1L092 = GB1L282 # GB1_reply_word1_2[1] & (GB1L882 # !GB1L252);


--GB1_reply_word1_0[1] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[1]
--operation mode is normal

GB1_reply_word1_0[1]_lut_out = GB1L522;
GB1_reply_word1_0[1] = DFFEA(GB1_reply_word1_0[1]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L682 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~51
--operation mode is normal

GB1L682 = GB1_reply_word1_0[1] & (GB1L77Q # GB1L87Q);


--GB1_checksum[9] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[9]
--operation mode is normal

GB1_checksum[9]_lut_out = GB1L14Q & (GB1_checksum[9] $ (!GB1L251 & GB1_checksum_in[9]));
GB1_checksum[9] = DFFEA(GB1_checksum[9]_lut_out, clk_i, !rst_i, , , , );


--GB1L382 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~3
--operation mode is normal

GB1L382 = GB1_checksum[9] & (GB1L301Q # GB1L401Q);


--GB1_packet_header3_1[1] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[1]
--operation mode is normal

GB1_packet_header3_1[1]_lut_out = GB1L732;
GB1_packet_header3_1[1] = DFFEA(GB1_packet_header3_1[1]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L782 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~60
--operation mode is normal

GB1L782 = GB1_packet_header3_1[1] & (GB1L36Q # GB1L46Q);


--GB1_checksum[1] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[1]
--operation mode is normal

GB1_checksum[1]_lut_out = GB1L14Q & (GB1_checksum[1] $ (!GB1L251 & GB1_checksum_in[1]));
GB1_checksum[1] = DFFEA(GB1_checksum[1]_lut_out, clk_i, !rst_i, , , , );


--GB1L482 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~4
--operation mode is normal

GB1L482 = GB1_checksum[1] & (GB1L101Q # GB1L201Q);


--GB1L192 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~168
--operation mode is normal

GB1L192 = GB1L682 # GB1L382 # GB1L782 # GB1L482;


--GB1L292 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~183
--operation mode is normal

GB1L292 = GB1L982 # GB1L092 # GB1L192;


--GB1_checksum[0] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[0]
--operation mode is normal

GB1_checksum[0]_lut_out = GB1L14Q & (GB1_checksum[0] $ (!GB1L251 & GB1_checksum_in[0]));
GB1_checksum[0] = DFFEA(GB1_checksum[0]_lut_out, clk_i, !rst_i, , , , );


--GB1L392 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~2
--operation mode is normal

GB1L392 = GB1_checksum[0] & (GB1L101Q # GB1L201Q);


--GB1_wordN_0[0] is tx_reply:DUT|reply_translator:reply_translator_inst|wordN_0[0]
--operation mode is normal

GB1_wordN_0[0]_lut_out = GB1L722;
GB1_wordN_0[0] = DFFEA(GB1_wordN_0[0]_lut_out, clk_i, !rst_i, , GB1L221, , );


--GB1L39Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~66
--operation mode is normal

GB1L39Q_lut_out = GB1L44Q # GB1L29Q # GB1L39Q & !NB1_cs11a[0];
GB1L39Q = DFFEA(GB1L39Q_lut_out, clk_i, !rst_i, , , , );


--GB1L792 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~158
--operation mode is normal

GB1L792 = GB1L392 # GB1_wordN_0[0] & (GB1L39Q # GB1L49Q);


--GB1_reply_word1_1[0] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[0]
--operation mode is normal

GB1_reply_word1_1[0]_lut_out = GB1L912;
GB1_reply_word1_1[0] = DFFEA(GB1_reply_word1_1[0]_lut_out, clk_i, !rst_i, , GB1L24Q, , );


--GB1L492 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~22
--operation mode is normal

GB1L492 = GB1_reply_word1_1[0] & (GB1L97Q # GB1L08Q);


--GB1_checksum[8] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[8]
--operation mode is normal

GB1_checksum[8]_lut_out = GB1L14Q & (GB1_checksum[8] $ (!GB1L251 & GB1_checksum_in[8]));
GB1_checksum[8] = DFFEA(GB1_checksum[8]_lut_out, clk_i, !rst_i, , , , );


--GB1L692 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~154
--operation mode is normal

GB1L692 = GB1L492 # GB1_checksum[8] & (GB1L301Q # GB1L401Q);


--GB1L592 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~30
--operation mode is normal

GB1L592 = GB1L792 # GB1L692 # !GB1L321 # !GB1L141;


--E1L3Q is sld_hub:SLD_HUB_INST|HUB_TDO~reg0
--operation mode is normal

E1L3Q = AMPP_FUNCTION(A1L5, UB6L1Q, E1L72, E1L82, E1_jtag_debug_mode_usr1, !VB1_state[8], E1L12);


--GB1L59Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~68
--operation mode is normal

GB1L59Q_lut_out = GB1L49Q # GB1L59Q & !NB1_cs11a[0];
GB1L59Q = DFFEA(GB1L59Q_lut_out, clk_i, !rst_i, , , , );


--GB1L17Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~44
--operation mode is normal

GB1L17Q_lut_out = GB1L07Q # GB1L17Q & !NB1_cs11a[0];
GB1L17Q = DFFEA(GB1L17Q_lut_out, clk_i, !rst_i, , , , );


--GB1L57Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~48
--operation mode is normal

GB1L57Q_lut_out = GB1L47Q # GB1L57Q & !NB1_cs11a[0];
GB1L57Q = DFFEA(GB1L57Q_lut_out, clk_i, !rst_i, , , , );


--GB1L37Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~46
--operation mode is normal

GB1L37Q_lut_out = GB1L27Q # GB1L37Q & !NB1_cs11a[0];
GB1L37Q = DFFEA(GB1L37Q_lut_out, clk_i, !rst_i, , , , );


--GB1L99Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~72
--operation mode is normal

GB1L99Q_lut_out = GB1L89Q # GB1L99Q & !NB1_cs11a[0];
GB1L99Q = DFFEA(GB1L99Q_lut_out, clk_i, !rst_i, , , , );


--GB1L79Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~70
--operation mode is normal

GB1L79Q_lut_out = GB1L69Q # GB1L79Q & !NB1_cs11a[0];
GB1L79Q = DFFEA(GB1L79Q_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[8]
--operation mode is normal

NB1_dffe9a[8]_lut_out = NB1_dffe8a[8];
NB1_dffe9a[8] = DFFEA(NB1_dffe9a[8]_lut_out, TB1__clk0, !rst_i, , , , );


--GB1L24Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~9
--operation mode is normal

GB1L24Q_lut_out = A1L52Q & !GB1L14Q;
GB1L24Q = DFFEA(GB1L24Q_lut_out, clk_i, !rst_i, , , , );


--NB1_cs7a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[0]
--operation mode is arithmetic

NB1_cs7a[0] = NB1_dffe6a[0] $ NB1_cs13a[8];

--NB1L3 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[0]~COUT
--operation mode is arithmetic

NB1L3 = CARRY(NB1_dffe6a[0] & !NB1_cs13a[8]);


--GB1L14Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~8
--operation mode is normal

GB1L14Q_lut_out = !GB1L801Q & (GB1L14Q # A1L52Q);
GB1L14Q = DFFEA(GB1L14Q_lut_out, clk_i, !rst_i, , , , );


--GB1_checksum_in[22] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[22]
--operation mode is normal

GB1_checksum_in[22]_lut_out = GB1L371;
GB1_checksum_in[22] = DFFEA(GB1_checksum_in[22]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--A1L52Q is stim_current_state~10
--operation mode is normal

A1L52Q_lut_out = stim2_i & A1L42Q & !stim1_i;
A1L52Q = DFFEA(A1L52Q_lut_out, clk_i, !rst_i, , , , );


--GB1L361 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_818_rtl_28~4
--operation mode is normal

GB1L361 = GB1_packet_header3_0[4] & GB1_packet_header3_0[6];


--GB1_checksum_in[14] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[14]
--operation mode is normal

GB1_checksum_in[14]_lut_out = GB1L481;
GB1_checksum_in[14] = DFFEA(GB1_checksum_in[14]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[30] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[30]
--operation mode is normal

GB1_checksum_in[30]_lut_out = GB1L561;
GB1_checksum_in[30] = DFFEA(GB1_checksum_in[30]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[6] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[6]
--operation mode is normal

GB1_checksum_in[6]_lut_out = GB1L791;
GB1_checksum_in[6] = DFFEA(GB1_checksum_in[6]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[5] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[5]
--operation mode is normal

GB1_checksum_in[5]_lut_out = GB1L002;
GB1_checksum_in[5] = DFFEA(GB1_checksum_in[5]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[21] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[21]
--operation mode is normal

GB1_checksum_in[21]_lut_out = GB1L571;
GB1_checksum_in[21] = DFFEA(GB1_checksum_in[21]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[28] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[28]
--operation mode is normal

GB1_checksum_in[28]_lut_out = GB1L861;
GB1_checksum_in[28] = DFFEA(GB1_checksum_in[28]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[20] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[20]
--operation mode is normal

GB1_checksum_in[20]_lut_out = GB1L771;
GB1_checksum_in[20] = DFFEA(GB1_checksum_in[20]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[4] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[4]
--operation mode is normal

GB1_checksum_in[4]_lut_out = GB1L202;
GB1_checksum_in[4] = DFFEA(GB1_checksum_in[4]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[12] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[12]
--operation mode is normal

GB1_checksum_in[12]_lut_out = GB1L781;
GB1_checksum_in[12] = DFFEA(GB1_checksum_in[12]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[3] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[3]
--operation mode is normal

GB1_checksum_in[3]_lut_out = GB1L502;
GB1_checksum_in[3] = DFFEA(GB1_checksum_in[3]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[10] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[10]
--operation mode is normal

GB1_checksum_in[10]_lut_out = GB1L981;
GB1_checksum_in[10] = DFFEA(GB1_checksum_in[10]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[18] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[18]
--operation mode is normal

GB1_checksum_in[18]_lut_out = GB1L971;
GB1_checksum_in[18] = DFFEA(GB1_checksum_in[18]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[25] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[25]
--operation mode is normal

GB1_checksum_in[25]_lut_out = GB1L071;
GB1_checksum_in[25] = DFFEA(GB1_checksum_in[25]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[17] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[17]
--operation mode is normal

GB1_checksum_in[17]_lut_out = GB1L181;
GB1_checksum_in[17] = DFFEA(GB1_checksum_in[17]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[9] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[9]
--operation mode is normal

GB1_checksum_in[9]_lut_out = GB1L291;
GB1_checksum_in[9] = DFFEA(GB1_checksum_in[9]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[1] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[1]
--operation mode is normal

GB1_checksum_in[1]_lut_out = GB1L802;
GB1_checksum_in[1] = DFFEA(GB1_checksum_in[1]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1_checksum_in[0] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[0]
--operation mode is normal

GB1_checksum_in[0]_lut_out = GB1L112;
GB1_checksum_in[0] = DFFEA(GB1_checksum_in[0]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--GB1L44Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~15
--operation mode is normal

GB1L44Q_lut_out = GB1L34Q;
GB1L44Q = DFFEA(GB1L44Q_lut_out, clk_i, !rst_i, , , , );


--GB1L34Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~14
--operation mode is normal

GB1L34Q_lut_out = GB1L67Q & (!GB1_packet_header3_0[6] # !GB1_packet_header3_0[4]);
GB1L34Q = DFFEA(GB1L34Q_lut_out, clk_i, !rst_i, , , , );


--GB1L221 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~1
--operation mode is normal

GB1L221 = GB1L44Q # GB1L34Q # GB1L24Q;


--GB1_checksum_in[8] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[8]
--operation mode is normal

GB1_checksum_in[8]_lut_out = GB1L591;
GB1_checksum_in[8] = DFFEA(GB1_checksum_in[8]_lut_out, clk_i, !rst_i, , GB1_reduce_or_1099, , );


--UB6L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[0]~reg0
--operation mode is normal

UB6L1Q = AMPP_FUNCTION(!A1L5, UB6L2Q, E1L8, VB1_state[4], !E1L61, E1_IRSR_ENA);


--UB4L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA|Q[0]~reg0
--operation mode is normal

UB4L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !E1L61, E1L5);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(!A1L2, altera_internal_jtag, !B1_reset_all, E1L22);


--B1_offload_instr_on is sld_signaltap:auto_signaltap_0|offload_instr_on
--operation mode is normal

B1_offload_instr_on = AMPP_FUNCTION(A1L8, UB2L3Q, UB2L2Q, UB2L1Q, VCC);


--B1_load_instr_on is sld_signaltap:auto_signaltap_0|load_instr_on
--operation mode is normal

B1_load_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--B1_crc_instr_on is sld_signaltap:auto_signaltap_0|crc_instr_on
--operation mode is normal

B1_crc_instr_on = AMPP_FUNCTION(A1L8, UB2L3Q, UB2L1Q, UB2L2Q, VCC);


--E1L03 is sld_hub:SLD_HUB_INST|i~477
--operation mode is normal

E1L03 = AMPP_FUNCTION(B1_bypass_reg_out, B1_offload_instr_on, B1_load_instr_on, B1_crc_instr_on);


--Y1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[0]
--operation mode is normal

Y1_dffs[0]_lut_out = Y1_dffs[1];
Y1_dffs[0] = DFFEA(Y1_dffs[0]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--F1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]
--operation mode is normal

F1_WORD_SR[0] = AMPP_FUNCTION(!A1L2, F1L4, F1_WORD_SR[1], A1L4, !F1_clear_signal, V1L1);


--E1L13 is sld_hub:SLD_HUB_INST|i~486
--operation mode is normal

E1L13 = AMPP_FUNCTION(Y1_dffs[0], F1_WORD_SR[0], B1_crc_instr_on, B1_load_instr_on);


--Y2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
--operation mode is normal

Y2_dffs[0]_lut_out = H1_is_max_write_address_ff & (Y2_dffs[1] # A1L4) # !H1_is_max_write_address_ff & Y2_dffs[1] & !A1L4;
Y2_dffs[0] = DFFEA(Y2_dffs[0]_lut_out, !A1L2, !B1_reset_all, , , , );


--E1L62 is sld_hub:SLD_HUB_INST|i~212
--operation mode is normal

E1L62 = AMPP_FUNCTION(Y2_dffs[0], B1_offload_instr_on);


--E1L72 is sld_hub:SLD_HUB_INST|i~221
--operation mode is normal

E1L72 = AMPP_FUNCTION(UB4L1Q, E1L03, E1L13, E1L62);


--UB5L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA_0|Q[0]~reg0
--operation mode is normal

UB5L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VCC, E1L5);


--F2_WORD_SR[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

F2_WORD_SR[0] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[1], VB1_state[4], F2L4, N7_safe_q[4], !F2_clear_signal, E1L02);


--E1_HUB_BYPASS_REG is sld_hub:SLD_HUB_INST|HUB_BYPASS_REG
--operation mode is normal

E1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L5, E1L32, VCC);


--BB4_points[0][0] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

BB4_points[0][0]_lut_out = AB2L2 & !UB6L2Q & (E1_jtag_debug_mode_usr0 # E1_jtag_debug_mode_usr1);
BB4_points[0][0] = DFFEA(BB4_points[0][0]_lut_out, !A1L5, !E1L61, , E1L52, , );


--E1L82 is sld_hub:SLD_HUB_INST|i~222
--operation mode is normal

E1L82 = AMPP_FUNCTION(UB5L1Q, F2_WORD_SR[0], E1_HUB_BYPASS_REG, BB4_points[0][0]);


--E1_jtag_debug_mode_usr1 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr1
--operation mode is normal

E1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L5, Y4_dffs[0], E1L73, E1L83, Y4_dffs[1], !VB1_state[0], VB1_state[12]);


--VB1_state[8] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

VB1_state[8] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_30, VB1_reduce_nor_34, VCC);


--VB1_state[3] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

VB1_state[3] = AMPP_FUNCTION(!A1L5, VB1L21, VB1L8, VB1_state[2], A1L7, VCC);


--VB1_state[4] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

VB1_state[4] = AMPP_FUNCTION(!A1L5, A1L7, VB1L51, VB1_reduce_nor_34, VCC);


--E1L12 is sld_hub:SLD_HUB_INST|i~38
--operation mode is normal

E1L12 = AMPP_FUNCTION(VB1_state[3], VB1_state[4]);


--NB1_dffe10a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[8]
--operation mode is normal

NB1_dffe10a[8]_lut_out = NB1_dffe6a[8];
NB1_dffe10a[8] = DFFEA(NB1_dffe10a[8]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[7]
--operation mode is normal

NB1_dffe9a[7]_lut_out = NB1_dffe8a[7];
NB1_dffe9a[7] = DFFEA(NB1_dffe9a[7]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[8]
--operation mode is normal

NB1_dffe8a[8]_lut_out = N6_safe_q[8];
NB1_dffe8a[8] = DFFEA(NB1_dffe8a[8]_lut_out, clk_i, !rst_i, , , , );


--GB1L341 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~116
--operation mode is normal

GB1L341 = !GB1L29Q & !GB1L09Q & !GB1L48Q & !GB1L26Q;


--GB1L441 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~120
--operation mode is normal

GB1L441 = !GB1L69Q & !GB1L88Q & !GB1L08Q & !GB1L46Q;


--GB1L941 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~248
--operation mode is normal

GB1L941 = GB1L041 & GB1L141 & GB1L341 & GB1L441;


--GB1L621 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~117
--operation mode is normal

GB1L621 = !GB1L19Q & !GB1L98Q & !GB1L38Q & !GB1L78Q;


--GB1L721 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~124
--operation mode is normal

GB1L721 = !GB1L36Q & !GB1L501Q & !GB1L16Q & !GB1L18Q;


--GB1L131 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~233
--operation mode is normal

GB1L131 = GB1L421 & GB1L321 & GB1L621 & GB1L721;


--GB1L821 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~141
--operation mode is normal

GB1L821 = !GB1L101Q & !GB1L701Q & !GB1L301Q & !GB1L97Q;


--GB1L921 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~162
--operation mode is normal

GB1L921 = !GB1L17Q & !GB1L96Q & !GB1L56Q & !GB1L76Q;


--GB1L031 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~187
--operation mode is normal

GB1L031 = !GB1L99Q & !GB1L79Q & !GB1L57Q & !GB1L37Q;


--GB1L231 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~238
--operation mode is normal

GB1L231 = GB1L821 & GB1L921 & GB1L031 & !GB1L59Q;


--GB1L331 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~251
--operation mode is normal

GB1L331 = GB1L941 & GB1L051 & GB1L131 & GB1L231;


--GB1L531 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1099~9
--operation mode is normal

GB1L531 = !GB1L39Q & !GB1L77Q & !GB1L58Q;


--GB1_reduce_or_1294 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1294
--operation mode is normal

GB1_reduce_or_1294 = GB1L44Q # GB1L34Q # !GB1L531 # !GB1L331;


--GB1L932 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1525_rtl_102~3
--operation mode is normal

GB1L932 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L932);


--GB1_reduce_or_1099 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1099
--operation mode is normal

GB1_reduce_or_1099 = GB1L39Q # GB1L77Q # GB1L58Q # !GB1L14Q;


--A1L42Q is stim_current_state~9
--operation mode is normal

A1L42Q_lut_out = A1L42Q & (stim1_i # !stim2_i) # !A1L42Q & stim1_i & !A1L32Q & !stim2_i;
A1L42Q = DFFEA(A1L42Q_lut_out, clk_i, !rst_i, , , , );


--GB1L122 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1295_rtl_96~3
--operation mode is normal

GB1L122 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L122);


--GB1L332 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1499_rtl_103~3
--operation mode is normal

GB1L332 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L332);


--GB1L512 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1269_rtl_97~3
--operation mode is normal

GB1L512 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L512);


--GB1L922 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1454_rtl_91~3
--operation mode is normal

GB1L922 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L922);


--GB1L132 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1478_rtl_90~3
--operation mode is normal

GB1L132 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L132);


--GB1L532 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1506_rtl_81~3
--operation mode is normal

GB1L532 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L532);


--GB1L142 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1532_rtl_80~3
--operation mode is normal

GB1L142 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L142);


--GB1L322 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1302_rtl_75~3
--operation mode is normal

GB1L322 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L322);


--GB1L712 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1282_rtl_55~3
--operation mode is normal

GB1L712 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L712);


--GB1L312 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1257_rtl_61_rtl_222~3
--operation mode is normal

GB1L312 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L312);


--GB1L522 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1312_rtl_44~3
--operation mode is normal

GB1L522 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L522);


--GB1L732 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1516_rtl_50~3
--operation mode is normal

GB1L732 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L732);


--GB1L722 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1445_rtl_118~3
--operation mode is normal

GB1L722 = LCELL(GB1L24Q # GB1L722 & (!GB1L531 # !GB1L331));


--GB1L912 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1289_rtl_117~3
--operation mode is normal

GB1L912 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L912);


--UB6L2Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[1]~reg0
--operation mode is normal

UB6L2Q = AMPP_FUNCTION(!A1L5, UB6L3Q, E1L9, VB1_state[4], !E1L61, E1_IRSR_ENA);


--T1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]
--operation mode is normal

T1_status_out[0] = AMPP_FUNCTION(clk_i, G1L2, P1L3, T1_status_out[0], !B1_reset_all);


--S1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0
--operation mode is normal

S1L5Q = AMPP_FUNCTION(clk_i, P1L3, S1L3, H1_is_max_write_address_ff, !B1_reset_all);


--Y1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[5]
--operation mode is normal

Y1_dffs[5]_lut_out = Y1_dffs[6];
Y1_dffs[5] = DFFEA(Y1_dffs[5]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--G1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[0]~2
--operation mode is normal

G1L5 = AMPP_FUNCTION(T1_status_out[0], S1L5Q, Y1_dffs[5]);


--UB6L4Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[3]~reg0
--operation mode is normal

UB6L4Q = AMPP_FUNCTION(!A1L5, E1L31, E1L4, P1L3, VB1_state[4], !E1L61, E1_IRSR_ENA);


--UB6L8Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[7]~reg0
--operation mode is normal

UB6L8Q = AMPP_FUNCTION(!A1L5, E1L32, !E1L61, E1_IRSR_ENA);


--BB4_points[0][3] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

BB4_points[0][3]_lut_out = AB2L1 & UB6L3Q & UB6L2Q & !UB6L4Q;
BB4_points[0][3] = DFFEA(BB4_points[0][3]_lut_out, !A1L5, !E1L61, , E1L52, , );


--E1L4 is sld_hub:SLD_HUB_INST|IR_MUX_SEL~2
--operation mode is normal

E1L4 = AMPP_FUNCTION(UB6L4Q, UB6L8Q, BB4_points[0][3]);


--E1L8 is sld_hub:SLD_HUB_INST|IRSR_D[0]~39
--operation mode is normal

E1L8 = AMPP_FUNCTION(G1L5, UB6L1Q, E1L4);


--VB1_state[1] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

VB1_state[1] = AMPP_FUNCTION(!A1L5, A1L7, VB1L52, VB1_reduce_nor_50, VB1_reduce_nor_20, VCC);


--UB7L1Q is sld_hub:SLD_HUB_INST|sld_dffex:RESET|Q[0]~reg0
--operation mode is normal

UB7L1Q = AMPP_FUNCTION(!A1L5, BB4_points[0][7], E1_jtag_debug_mode_usr1, E1L71);


--E1L61 is sld_hub:SLD_HUB_INST|i~6
--operation mode is normal

E1L61 = AMPP_FUNCTION(VB1_state[1], UB7L1Q);


--E1_IRSR_ENA is sld_hub:SLD_HUB_INST|IRSR_ENA
--operation mode is normal

E1_IRSR_ENA = AMPP_FUNCTION(E1_jtag_debug_mode_usr1, VB1_state[3], VB1_state[4]);


--E1_OK_TO_UPDATE_IR_Q is sld_hub:SLD_HUB_INST|OK_TO_UPDATE_IR_Q
--operation mode is normal

E1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L5, E1_jtag_debug_mode_usr1, VB1_state[8], VCC, E1L81);


--E1L5 is sld_hub:SLD_HUB_INST|IRF_ENA_ENABLE~14
--operation mode is normal

E1L5 = AMPP_FUNCTION(E1_OK_TO_UPDATE_IR_Q, VB1_state[4], E1_jtag_debug_mode_usr1, A1L7);


--B1_reset_instr_on is sld_signaltap:auto_signaltap_0|reset_instr_on
--operation mode is normal

B1_reset_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L3Q, UB2L1Q, VCC);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(B1_reset_instr_on, VB1_state[1], UB7L1Q);


--E1_jtag_debug_mode is sld_hub:SLD_HUB_INST|jtag_debug_mode
--operation mode is normal

E1_jtag_debug_mode = AMPP_FUNCTION(!A1L5, AB2L1, E1L23, E1_jtag_debug_mode, VB1_state[15], !VB1_state[0]);


--UB1L1Q is sld_hub:SLD_HUB_INST|sld_dffex:BROADCAST|Q[0]~reg0
--operation mode is normal

UB1L1Q = AMPP_FUNCTION(!A1L5, BB4_points[0][1], !E1L61, E1L1);


--E1L22 is sld_hub:SLD_HUB_INST|i~41
--operation mode is normal

E1L22 = AMPP_FUNCTION(E1_jtag_debug_mode, UB4L1Q, UB1L1Q);


--UB2L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[2]~reg0
--operation mode is normal

UB2L3Q = AMPP_FUNCTION(!A1L5, UB3L3Q, UB6L3Q, UB1L1Q, !E1L61, E1L7);


--UB2L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0
--operation mode is normal

UB2L2Q = AMPP_FUNCTION(!A1L5, UB3L2Q, UB6L2Q, UB1L1Q, !E1L61, E1L7);


--UB2L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0
--operation mode is normal

UB2L1Q = AMPP_FUNCTION(!A1L5, UB3L1Q, UB6L1Q, UB1L1Q, !E1L61, E1L7);


--Y1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[1]
--operation mode is normal

Y1_dffs[1]_lut_out = Y1_dffs[2];
Y1_dffs[1] = DFFEA(Y1_dffs[1]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--V1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena
--operation mode is normal

V1_trigger_setup_ena = AMPP_FUNCTION(E1L22, B1_load_instr_on, E1_jtag_debug_mode_usr1, A1L4);


--F1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~183
--operation mode is normal

F1L4 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2]);


--F1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]
--operation mode is normal

F1_WORD_SR[1] = AMPP_FUNCTION(!A1L2, F1_WORD_SR[2], A1L4, F1L2, N1_safe_q[1], !F1_clear_signal, V1L1);


--F1_clear_signal is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal
--operation mode is normal

F1_clear_signal = AMPP_FUNCTION(E1_jtag_debug_mode_usr1, A1L8);


--V1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|i~11
--operation mode is normal

V1L1 = AMPP_FUNCTION(E1_jtag_debug_mode, UB4L1Q, UB1L1Q, E1_jtag_debug_mode_usr1);


--H1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff
--operation mode is normal

H1_is_max_write_address_ff = AMPP_FUNCTION(clk_i, !B1_reset_all, N3_cout);


--Y2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]
--operation mode is normal

Y2_dffs[1]_lut_out = N3_safe_q[0] & (Y2_dffs[2] # A1L4) # !N3_safe_q[0] & Y2_dffs[2] & !A1L4;
Y2_dffs[1] = DFFEA(Y2_dffs[1]_lut_out, !A1L2, !B1_reset_all, , , , );


--F2_WORD_SR[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

F2_WORD_SR[1] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[2], VB1_state[4], F2L3, N7_safe_q[4], !F2_clear_signal, E1L02);


--F2L4 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_16_rtl_271_rtl_279_rtl_292~0
--operation mode is normal

F2L4 = AMPP_FUNCTION(N7_safe_q[0], N7_safe_q[1], N7_safe_q[2], N7_safe_q[3]);


--F2_clear_signal is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal
--operation mode is normal

F2_clear_signal = AMPP_FUNCTION(VB1_state[8], E1_jtag_debug_mode_usr1);


--E1_jtag_debug_mode_usr0 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr0
--operation mode is normal

E1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L5, Y4_dffs[0], Y4_dffs[1], E1L73, E1L83, !VB1_state[0], VB1_state[12]);


--E1L02 is sld_hub:SLD_HUB_INST|i~32
--operation mode is normal

E1L02 = AMPP_FUNCTION(E1_jtag_debug_mode_usr0, VB1_state[3], VB1_state[4]);


--E1L32 is sld_hub:SLD_HUB_INST|i~44
--operation mode is normal

E1L32 = AMPP_FUNCTION(altera_internal_jtag, VB1_state[4]);


--UB6L3Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[2]~reg0
--operation mode is normal

UB6L3Q = AMPP_FUNCTION(!A1L5, UB6L4Q, E1L01, E1L11, VB1_state[4], !E1L61, E1_IRSR_ENA);


--AB2L2 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][3]~146
--operation mode is normal

AB2L2 = !UB6L3Q & !UB6L4Q;


--E1L42 is sld_hub:SLD_HUB_INST|i~130
--operation mode is normal

E1L42 = AMPP_FUNCTION(E1_jtag_debug_mode_usr0, VB1_state[4], E1_jtag_debug_mode_usr1, VB1_state[3]);


--E1L52 is sld_hub:SLD_HUB_INST|i~136
--operation mode is normal

E1L52 = AMPP_FUNCTION(E1L42, altera_internal_jtag, A1L7);


--Y4_dffs[0] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

Y4_dffs[0]_lut_out = Y4_dffs[1];
Y4_dffs[0] = DFFEA(Y4_dffs[0]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[6] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

Y4_dffs[6]_lut_out = Y4_dffs[7];
Y4_dffs[6] = DFFEA(Y4_dffs[6]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[7] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

Y4_dffs[7]_lut_out = Y4_dffs[8];
Y4_dffs[7] = DFFEA(Y4_dffs[7]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[8] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

Y4_dffs[8]_lut_out = Y4_dffs[9];
Y4_dffs[8] = DFFEA(Y4_dffs[8]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[9] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

Y4_dffs[9]_lut_out = !altera_internal_jtag;
Y4_dffs[9] = DFFEA(Y4_dffs[9]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--E1L73 is sld_hub:SLD_HUB_INST|reduce_nor_13~27
--operation mode is normal

E1L73 = AMPP_FUNCTION(Y4_dffs[6], Y4_dffs[7], Y4_dffs[8], Y4_dffs[9]);


--Y4_dffs[2] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

Y4_dffs[2]_lut_out = Y4_dffs[3];
Y4_dffs[2] = DFFEA(Y4_dffs[2]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[3] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

Y4_dffs[3]_lut_out = Y4_dffs[4];
Y4_dffs[3] = DFFEA(Y4_dffs[3]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[4] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

Y4_dffs[4]_lut_out = Y4_dffs[5];
Y4_dffs[4] = DFFEA(Y4_dffs[4]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--Y4_dffs[5] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

Y4_dffs[5]_lut_out = Y4_dffs[6];
Y4_dffs[5] = DFFEA(Y4_dffs[5]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--E1L83 is sld_hub:SLD_HUB_INST|reduce_nor_13~32
--operation mode is normal

E1L83 = AMPP_FUNCTION(Y4_dffs[2], Y4_dffs[3], Y4_dffs[4], Y4_dffs[5]);


--Y4_dffs[1] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

Y4_dffs[1]_lut_out = Y4_dffs[2];
Y4_dffs[1] = DFFEA(Y4_dffs[1]_lut_out, !A1L5, !VB1_state[0], , VB1_state[11], , );


--VB1_state[0] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

VB1_state[0] = AMPP_FUNCTION(!A1L5, VB1L84, VB1L92, VB1L82, VB1L72, VCC);


--VB1_state[12] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

VB1_state[12] = AMPP_FUNCTION(!A1L5, VB1L83, A1L7, VCC);


--VB1_state[15] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

VB1_state[15] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_44, VB1L54, VB1L93, VCC);


--VB1L9 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~63
--operation mode is normal

VB1L9 = AMPP_FUNCTION(VB1_state[12], VB1_state[3], VB1_state[4], VB1_state[8]);


--VB1_state[7] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

VB1_state[7] = AMPP_FUNCTION(!A1L5, VB1_state[9], A1L7, VB1L42, VB1_state[6], VCC);


--VB1L12 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~36
--operation mode is normal

VB1L12 = AMPP_FUNCTION(VB1_state[7], VB1_state[0]);


--VB1_state[2] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

VB1_state[2] = AMPP_FUNCTION(!A1L5, A1L7, VB1L52, VB1L74, VB1L02, VCC);


--VB1L02 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~35
--operation mode is normal

VB1L02 = AMPP_FUNCTION(VB1L9, VB1L12, VB1_state[2], VB1_state[1]);


--VB1_state[11] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

VB1_state[11] = AMPP_FUNCTION(!A1L5, A1L7, VB1L93, VB1L54, VB1L83, VCC);


--VB1_state[13] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

VB1_state[13] = AMPP_FUNCTION(!A1L5, A1L7, VB1L73, VB1L34, VB1_reduce_nor_44, VCC);


--VB1_state[14] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

VB1_state[14] = AMPP_FUNCTION(!A1L5, VB1L34, VB1_state[14], A1L7, VB1L93, VCC);


--VB1_state[10] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

VB1_state[10] = AMPP_FUNCTION(!A1L5, VB1L42, VB1_state[9], A1L7, VB1_state[6], VCC);


--VB1L4 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~20
--operation mode is normal

VB1L4 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1_state[14], VB1_state[10]);


--VB1_state[6] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

VB1_state[6] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_30, VB1_reduce_nor_32, VCC);


--VB1_state[9] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

VB1_state[9] = AMPP_FUNCTION(!A1L5, A1L7, VB1L21, VB1L8, VB1_state[2], VCC);


--VB1L3 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~17
--operation mode is normal

VB1L3 = AMPP_FUNCTION(VB1L4, VB1_state[6], VB1_state[9]);


--VB1_state[5] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

VB1_state[5] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_28, VB1L61, VB1L31, VCC);


--VB1_reduce_nor_30 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30
--operation mode is normal

VB1_reduce_nor_30 = AMPP_FUNCTION(VB1_state[15], VB1L02, VB1L3, VB1_state[5]);


--VB1L6 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~33
--operation mode is normal

VB1L6 = AMPP_FUNCTION(VB1_state[15], VB1_state[5]);


--VB1L2 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~16
--operation mode is normal

VB1L2 = AMPP_FUNCTION(VB1L9, VB1L6, VB1_state[2], VB1_state[1]);


--VB1_reduce_nor_34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_34
--operation mode is normal

VB1_reduce_nor_34 = AMPP_FUNCTION(VB1_state[0], VB1L3, VB1L2, VB1_state[7]);


--VB1L41 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~37
--operation mode is normal

VB1L41 = AMPP_FUNCTION(VB1_state[12], VB1_state[8]);


--VB1L21 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24~13
--operation mode is normal

VB1L21 = AMPP_FUNCTION(VB1L41, VB1_state[1], VB1_state[3], VB1_state[4]);


--VB1L5 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~21
--operation mode is normal

VB1L5 = AMPP_FUNCTION(VB1_state[6], VB1_state[9]);


--VB1L01 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~73
--operation mode is normal

VB1L01 = AMPP_FUNCTION(VB1_state[5], VB1_state[7], VB1_state[0]);


--VB1L8 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~62
--operation mode is normal

VB1L8 = AMPP_FUNCTION(VB1L4, VB1L5, VB1L01, VB1_state[15]);


--VB1L81 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28~22
--operation mode is normal

VB1L81 = AMPP_FUNCTION(VB1_state[12], VB1_state[3], VB1_state[8], VB1_state[4]);


--VB1_reduce_nor_28 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28
--operation mode is normal

VB1_reduce_nor_28 = AMPP_FUNCTION(VB1L81, VB1_state[2], VB1_state[1], VB1L8);


--VB1L31 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~35
--operation mode is normal

VB1L31 = AMPP_FUNCTION(VB1L8, VB1_state[2], VB1_state[1], VB1_state[4]);


--VB1L51 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~38
--operation mode is normal

VB1L51 = AMPP_FUNCTION(VB1_reduce_nor_28, VB1L41, VB1L31, VB1_state[3]);


--NB1_dffe10a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[7]
--operation mode is normal

NB1_dffe10a[7]_lut_out = NB1_dffe6a[7];
NB1_dffe10a[7] = DFFEA(NB1_dffe10a[7]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[6]
--operation mode is normal

NB1_dffe9a[6]_lut_out = NB1_dffe8a[6];
NB1_dffe9a[6] = DFFEA(NB1_dffe9a[6]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[7]
--operation mode is normal

NB1_dffe8a[7]_lut_out = N6_safe_q[7];
NB1_dffe8a[7] = DFFEA(NB1_dffe8a[7]_lut_out, clk_i, !rst_i, , , , );


--GB1L661 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1038_rtl_171_rtl_215~18
--operation mode is normal

GB1L661 = GB1L77Q & GB1_reply_word1_2[1];


--GB1L371 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1054_rtl_172_rtl_216~3
--operation mode is normal

GB1L371 = LCELL(GB1L661 # GB1L371 & (GB1L221 # !GB1L331));


--A1L32Q is stim_current_state~8
--operation mode is normal

A1L32Q_lut_out = !A1L52Q & (A1L32Q # !stim2_i & stim1_i);
A1L32Q = DFFEA(A1L32Q_lut_out, clk_i, !rst_i, , , , );


--GB1L581 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~106
--operation mode is normal

GB1L581 = GB1_reply_word1_1[6] & (GB1L77Q # GB1L58Q & GB1_reply_word1_2[1]) # !GB1_reply_word1_1[6] & GB1L58Q & GB1_reply_word1_2[1];


--GB1L481 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~4
--operation mode is normal

GB1L481 = LCELL(GB1L581 # GB1L481 & (GB1L221 # !GB1L331));


--GB1L561 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1038_rtl_171_rtl_215~3
--operation mode is normal

GB1L561 = LCELL(GB1L661 # GB1L561 & (GB1L221 # !GB1L331));


--GB1L891 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1086_rtl_174_rtl_218~8
--operation mode is normal

GB1L891 = GB1L77Q & (GB1_reply_word1_0[6] # GB1L58Q & GB1_reply_word1_2[1]) # !GB1L77Q & GB1L58Q & GB1_reply_word1_2[1];


--GB1L791 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1086_rtl_174_rtl_218~4
--operation mode is normal

GB1L791 = LCELL(GB1L891 # GB1L791 & (GB1L221 # !GB1L331));


--GB1L381 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~1
--operation mode is normal

GB1L381 = GB1L58Q & GB1_reply_word1_2[1];


--GB1L002 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1088_rtl_166_rtl_214~4
--operation mode is normal

GB1L002 = LCELL(GB1L381 # GB1L002 & (GB1L221 # !GB1L331));


--GB1L571 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1056_rtl_164_rtl_212~3
--operation mode is normal

GB1L571 = LCELL(GB1L381 # GB1L571 & (GB1L221 # !GB1L331));


--GB1L171 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1048_rtl_131_rtl_199~5
--operation mode is normal

GB1L171 = !GB1L77Q & !GB1L58Q # !GB1_reply_word1_2[1];


--GB1L861 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1042_rtl_155_rtl_208~4
--operation mode is normal

GB1L861 = LCELL(GB1L861 & (GB1L221 # !GB1L331) # !GB1L171);


--GB1L771 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1058_rtl_156_rtl_209~3
--operation mode is normal

GB1L771 = LCELL(GB1L381 # GB1L771 & (GB1L221 # !GB1L331));


--GB1L302 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1090_rtl_158_rtl_211~8
--operation mode is normal

GB1L302 = GB1_reply_word1_0[4] & (GB1L77Q # GB1L58Q & GB1_reply_word1_2[1]) # !GB1_reply_word1_0[4] & GB1L58Q & GB1_reply_word1_2[1];


--GB1L202 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1090_rtl_158_rtl_211~4
--operation mode is normal

GB1L202 = LCELL(GB1L302 # GB1L202 & (GB1L221 # !GB1L331));


--GB1L781 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1074_rtl_157_rtl_210~4
--operation mode is normal

GB1L781 = LCELL(GB1L381 # GB1L781 & (GB1L221 # !GB1L331));


--GB1L502 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1092_rtl_150_rtl_207~4
--operation mode is normal

GB1L502 = LCELL(GB1L381 # GB1L502 & (GB1L221 # !GB1L331));


--GB1L091 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1078_rtl_141_rtl_204~8
--operation mode is normal

GB1L091 = GB1_reply_word1_1[2] & (GB1L77Q # GB1L58Q & GB1_reply_word1_2[1]) # !GB1_reply_word1_1[2] & GB1L58Q & GB1_reply_word1_2[1];


--GB1L981 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1078_rtl_141_rtl_204~4
--operation mode is normal

GB1L981 = LCELL(GB1L091 # GB1L981 & (GB1L221 # !GB1L331));


--GB1L971 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1062_rtl_140_rtl_203~3
--operation mode is normal

GB1L971 = LCELL(GB1L381 # GB1L971 & (GB1L221 # !GB1L331));


--GB1L071 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1048_rtl_131_rtl_199~4
--operation mode is normal

GB1L071 = LCELL(GB1L071 & (GB1L221 # !GB1L331) # !GB1L171);


--GB1L181 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1064_rtl_132_rtl_200~3
--operation mode is normal

GB1L181 = LCELL(GB1L661 # GB1L181 & (GB1L221 # !GB1L331));


--GB1L291 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1080_rtl_133_rtl_201~4
--operation mode is normal

GB1L291 = LCELL(GB1L381 # GB1L291 & (GB1L221 # !GB1L331));


--GB1L702 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1096_rtl_134_rtl_202~1
--operation mode is normal

GB1L702 = GB1_reply_word1_0[1] & GB1L77Q;


--GB1L802 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1096_rtl_134_rtl_202~3
--operation mode is normal

GB1L802 = LCELL(GB1L702 # GB1L802 & (GB1L221 # !GB1L331));


--GB1L012 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1098_rtl_190~1
--operation mode is normal

GB1L012 = GB1L39Q & GB1_wordN_0[0];


--GB1L112 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1098_rtl_190~4
--operation mode is normal

GB1L112 = LCELL(GB1L012 # GB1L112 & (GB1L221 # !GB1L331));


--GB1L491 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1082_rtl_189_rtl_221~1
--operation mode is normal

GB1L491 = GB1_reply_word1_1[0] & GB1L77Q;


--GB1L591 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1082_rtl_189_rtl_221~3
--operation mode is normal

GB1L591 = LCELL(GB1L491 # GB1L591 & (GB1L221 # !GB1L331));


--T1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]
--operation mode is normal

T1_status_out[1] = AMPP_FUNCTION(clk_i, G1L2, !B1_reset_all);


--S1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0
--operation mode is normal

S1L1Q = AMPP_FUNCTION(clk_i, S1L3, !B1_reset_all);


--H1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~5
--operation mode is normal

H1L2 = AMPP_FUNCTION(T1_status_out[1], S1L1Q, Y1_dffs[5]);


--E1L9 is sld_hub:SLD_HUB_INST|IRSR_D[1]~72
--operation mode is normal

E1L9 = AMPP_FUNCTION(H1L2, UB6L2Q, E1L4);


--B1_run_instr_on is sld_signaltap:auto_signaltap_0|run_instr_on
--operation mode is normal

B1_run_instr_on = AMPP_FUNCTION(A1L8, UB2L1Q, UB2L2Q, UB2L3Q, VCC);


--G1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~63
--operation mode is normal

G1L2 = AMPP_FUNCTION(B1_run_instr_on, N3_cout, H1_is_max_write_address_ff);


--X3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|regoutff
--operation mode is normal

X3_regoutff = AMPP_FUNCTION(clk_i, X3L3, X3L2, Y1_dffs[25], !G1_trig_mod_reset_n, P1L1);


--X2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|regoutff
--operation mode is normal

X2_regoutff = AMPP_FUNCTION(clk_i, X2L3, X2L2, Y1_dffs[22], !G1_trig_mod_reset_n, P1L1);


--X1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|regoutff
--operation mode is normal

X1_regoutff = AMPP_FUNCTION(clk_i, X1L3, X1L2, Y1_dffs[19], !G1_trig_mod_reset_n, P1L1);


--X76_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|regoutff
--operation mode is normal

X76_regoutff = AMPP_FUNCTION(clk_i, X76L3, X76L2, Y1_dffs[217], !G1_trig_mod_reset_n, P1L1);


--U1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~339
--operation mode is normal

U1L1 = AMPP_FUNCTION(X3_regoutff, X2_regoutff, X1_regoutff, X76_regoutff);


--X7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|regoutff
--operation mode is normal

X7_regoutff = AMPP_FUNCTION(clk_i, X7L3, X7L2, Y1_dffs[37], !G1_trig_mod_reset_n, P1L1);


--X6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|regoutff
--operation mode is normal

X6_regoutff = AMPP_FUNCTION(clk_i, X6L3, X6L2, Y1_dffs[34], !G1_trig_mod_reset_n, P1L1);


--X5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|regoutff
--operation mode is normal

X5_regoutff = AMPP_FUNCTION(clk_i, X5L3, X5L2, Y1_dffs[31], !G1_trig_mod_reset_n, P1L1);


--X4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|regoutff
--operation mode is normal

X4_regoutff = AMPP_FUNCTION(clk_i, X4L3, X4L2, Y1_dffs[28], !G1_trig_mod_reset_n, P1L1);


--U1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~344
--operation mode is normal

U1L2 = AMPP_FUNCTION(X7_regoutff, X6_regoutff, X5_regoutff, X4_regoutff);


--X11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|regoutff
--operation mode is normal

X11_regoutff = AMPP_FUNCTION(clk_i, X11L2, X11L1, Y1_dffs[49], !G1_trig_mod_reset_n, P1L1);


--X01_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|regoutff
--operation mode is normal

X01_regoutff = AMPP_FUNCTION(clk_i, X01L2, X01L1, Y1_dffs[46], !G1_trig_mod_reset_n, P1L1);


--X9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|regoutff
--operation mode is normal

X9_regoutff = AMPP_FUNCTION(clk_i, X9L2, X9L1, Y1_dffs[43], !G1_trig_mod_reset_n, P1L1);


--X8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|regoutff
--operation mode is normal

X8_regoutff = AMPP_FUNCTION(clk_i, X8L3, X8L2, Y1_dffs[40], !G1_trig_mod_reset_n, P1L1);


--U1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~353
--operation mode is normal

U1L3 = AMPP_FUNCTION(X11_regoutff, X01_regoutff, X9_regoutff, X8_regoutff);


--X51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|regoutff
--operation mode is normal

X51_regoutff = AMPP_FUNCTION(clk_i, X51L2, X51L1, Y1_dffs[61], !G1_trig_mod_reset_n, P1L1);


--X41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|regoutff
--operation mode is normal

X41_regoutff = AMPP_FUNCTION(clk_i, X41L2, X41L1, Y1_dffs[58], !G1_trig_mod_reset_n, P1L1);


--X31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|regoutff
--operation mode is normal

X31_regoutff = AMPP_FUNCTION(clk_i, X31L2, X31L1, Y1_dffs[55], !G1_trig_mod_reset_n, P1L1);


--X21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|regoutff
--operation mode is normal

X21_regoutff = AMPP_FUNCTION(clk_i, X21L2, X21L1, Y1_dffs[52], !G1_trig_mod_reset_n, P1L1);


--U1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~366
--operation mode is normal

U1L4 = AMPP_FUNCTION(X51_regoutff, X41_regoutff, X31_regoutff, X21_regoutff);


--U1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~985
--operation mode is normal

U1L81 = AMPP_FUNCTION(U1L1, U1L2, U1L3, U1L4);


--X91_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|regoutff
--operation mode is normal

X91_regoutff = AMPP_FUNCTION(clk_i, X91L3, X91L2, Y1_dffs[73], !G1_trig_mod_reset_n, P1L1);


--X81_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|regoutff
--operation mode is normal

X81_regoutff = AMPP_FUNCTION(clk_i, X81L3, X81L2, Y1_dffs[70], !G1_trig_mod_reset_n, P1L1);


--X71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|regoutff
--operation mode is normal

X71_regoutff = AMPP_FUNCTION(clk_i, X71L2, X71L1, Y1_dffs[67], !G1_trig_mod_reset_n, P1L1);


--X61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|regoutff
--operation mode is normal

X61_regoutff = AMPP_FUNCTION(clk_i, X61L2, X61L1, Y1_dffs[64], !G1_trig_mod_reset_n, P1L1);


--U1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~383
--operation mode is normal

U1L5 = AMPP_FUNCTION(X91_regoutff, X81_regoutff, X71_regoutff, X61_regoutff);


--X32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|regoutff
--operation mode is normal

X32_regoutff = AMPP_FUNCTION(clk_i, X32L3, X32L2, Y1_dffs[85], !G1_trig_mod_reset_n, P1L1);


--X22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|regoutff
--operation mode is normal

X22_regoutff = AMPP_FUNCTION(clk_i, X22L3, X22L2, Y1_dffs[82], !G1_trig_mod_reset_n, P1L1);


--X12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|regoutff
--operation mode is normal

X12_regoutff = AMPP_FUNCTION(clk_i, X12L3, X12L2, Y1_dffs[79], !G1_trig_mod_reset_n, P1L1);


--X02_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|regoutff
--operation mode is normal

X02_regoutff = AMPP_FUNCTION(clk_i, X02L3, X02L2, Y1_dffs[76], !G1_trig_mod_reset_n, P1L1);


--U1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~404
--operation mode is normal

U1L6 = AMPP_FUNCTION(X32_regoutff, X22_regoutff, X12_regoutff, X02_regoutff);


--X72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|regoutff
--operation mode is normal

X72_regoutff = AMPP_FUNCTION(clk_i, X72L3, X72L2, Y1_dffs[97], !G1_trig_mod_reset_n, P1L1);


--X62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|regoutff
--operation mode is normal

X62_regoutff = AMPP_FUNCTION(clk_i, X62L3, X62L2, Y1_dffs[94], !G1_trig_mod_reset_n, P1L1);


--X52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|regoutff
--operation mode is normal

X52_regoutff = AMPP_FUNCTION(clk_i, X52L3, X52L2, Y1_dffs[91], !G1_trig_mod_reset_n, P1L1);


--X42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|regoutff
--operation mode is normal

X42_regoutff = AMPP_FUNCTION(clk_i, X42L3, X42L2, Y1_dffs[88], !G1_trig_mod_reset_n, P1L1);


--U1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~429
--operation mode is normal

U1L7 = AMPP_FUNCTION(X72_regoutff, X62_regoutff, X52_regoutff, X42_regoutff);


--X13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|regoutff
--operation mode is normal

X13_regoutff = AMPP_FUNCTION(clk_i, X13L3, X13L2, Y1_dffs[109], !G1_trig_mod_reset_n, P1L1);


--X03_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|regoutff
--operation mode is normal

X03_regoutff = AMPP_FUNCTION(clk_i, X03L3, X03L2, Y1_dffs[106], !G1_trig_mod_reset_n, P1L1);


--X92_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|regoutff
--operation mode is normal

X92_regoutff = AMPP_FUNCTION(clk_i, X92L3, X92L2, Y1_dffs[103], !G1_trig_mod_reset_n, P1L1);


--X82_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|regoutff
--operation mode is normal

X82_regoutff = AMPP_FUNCTION(clk_i, X82L3, X82L2, Y1_dffs[100], !G1_trig_mod_reset_n, P1L1);


--U1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~458
--operation mode is normal

U1L8 = AMPP_FUNCTION(X13_regoutff, X03_regoutff, X92_regoutff, X82_regoutff);


--U1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~990
--operation mode is normal

U1L91 = AMPP_FUNCTION(U1L5, U1L6, U1L7, U1L8);


--X53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|regoutff
--operation mode is normal

X53_regoutff = AMPP_FUNCTION(clk_i, X53L3, X53L2, Y1_dffs[121], !G1_trig_mod_reset_n, P1L1);


--X43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|regoutff
--operation mode is normal

X43_regoutff = AMPP_FUNCTION(clk_i, X43L3, X43L2, Y1_dffs[118], !G1_trig_mod_reset_n, P1L1);


--X33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|regoutff
--operation mode is normal

X33_regoutff = AMPP_FUNCTION(clk_i, X33L3, X33L2, Y1_dffs[115], !G1_trig_mod_reset_n, P1L1);


--X23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|regoutff
--operation mode is normal

X23_regoutff = AMPP_FUNCTION(clk_i, X23L3, X23L2, Y1_dffs[112], !G1_trig_mod_reset_n, P1L1);


--U1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~491
--operation mode is normal

U1L9 = AMPP_FUNCTION(X53_regoutff, X43_regoutff, X33_regoutff, X23_regoutff);


--X93_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|regoutff
--operation mode is normal

X93_regoutff = AMPP_FUNCTION(clk_i, X93L3, X93L2, Y1_dffs[133], !G1_trig_mod_reset_n, P1L1);


--X83_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|regoutff
--operation mode is normal

X83_regoutff = AMPP_FUNCTION(clk_i, X83L3, X83L2, Y1_dffs[130], !G1_trig_mod_reset_n, P1L1);


--X73_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|regoutff
--operation mode is normal

X73_regoutff = AMPP_FUNCTION(clk_i, X73L3, X73L2, Y1_dffs[127], !G1_trig_mod_reset_n, P1L1);


--X63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|regoutff
--operation mode is normal

X63_regoutff = AMPP_FUNCTION(clk_i, X63L3, X63L2, Y1_dffs[124], !G1_trig_mod_reset_n, P1L1);


--U1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~528
--operation mode is normal

U1L01 = AMPP_FUNCTION(X93_regoutff, X83_regoutff, X73_regoutff, X63_regoutff);


--X34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|regoutff
--operation mode is normal

X34_regoutff = AMPP_FUNCTION(clk_i, X34L4, X34L3, Y1_dffs[145], !G1_trig_mod_reset_n, P1L1);


--X24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|regoutff
--operation mode is normal

X24_regoutff = AMPP_FUNCTION(clk_i, X24L2, X24L1, Y1_dffs[142], !G1_trig_mod_reset_n, P1L1);


--X14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|regoutff
--operation mode is normal

X14_regoutff = AMPP_FUNCTION(clk_i, X14L3, X14L2, Y1_dffs[139], !G1_trig_mod_reset_n, P1L1);


--X04_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|regoutff
--operation mode is normal

X04_regoutff = AMPP_FUNCTION(clk_i, X04L3, X04L2, Y1_dffs[136], !G1_trig_mod_reset_n, P1L1);


--U1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~569
--operation mode is normal

U1L11 = AMPP_FUNCTION(X34_regoutff, X24_regoutff, X14_regoutff, X04_regoutff);


--X74_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|regoutff
--operation mode is normal

X74_regoutff = AMPP_FUNCTION(clk_i, X74L3, X74L2, Y1_dffs[157], !G1_trig_mod_reset_n, P1L1);


--X64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|regoutff
--operation mode is normal

X64_regoutff = AMPP_FUNCTION(clk_i, X64L3, X64L2, Y1_dffs[154], !G1_trig_mod_reset_n, P1L1);


--X54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|regoutff
--operation mode is normal

X54_regoutff = AMPP_FUNCTION(clk_i, X54L3, X54L2, Y1_dffs[151], !G1_trig_mod_reset_n, P1L1);


--X44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|regoutff
--operation mode is normal

X44_regoutff = AMPP_FUNCTION(clk_i, X44L2, X44L1, Y1_dffs[148], !G1_trig_mod_reset_n, P1L1);


--U1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~614
--operation mode is normal

U1L21 = AMPP_FUNCTION(X74_regoutff, X64_regoutff, X54_regoutff, X44_regoutff);


--U1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~999
--operation mode is normal

U1L02 = AMPP_FUNCTION(U1L9, U1L01, U1L11, U1L21);


--X15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|regoutff
--operation mode is normal

X15_regoutff = AMPP_FUNCTION(clk_i, X15L2, X15L1, Y1_dffs[169], !G1_trig_mod_reset_n, P1L1);


--X05_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|regoutff
--operation mode is normal

X05_regoutff = AMPP_FUNCTION(clk_i, X05L2, X05L1, Y1_dffs[166], !G1_trig_mod_reset_n, P1L1);


--X94_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|regoutff
--operation mode is normal

X94_regoutff = AMPP_FUNCTION(clk_i, X94L2, X94L1, Y1_dffs[163], !G1_trig_mod_reset_n, P1L1);


--X84_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|regoutff
--operation mode is normal

X84_regoutff = AMPP_FUNCTION(clk_i, X84L2, X84L1, Y1_dffs[160], !G1_trig_mod_reset_n, P1L1);


--U1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~663
--operation mode is normal

U1L31 = AMPP_FUNCTION(X15_regoutff, X05_regoutff, X94_regoutff, X84_regoutff);


--X55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|regoutff
--operation mode is normal

X55_regoutff = AMPP_FUNCTION(clk_i, X55L2, X55L1, Y1_dffs[181], !G1_trig_mod_reset_n, P1L1);


--X45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|regoutff
--operation mode is normal

X45_regoutff = AMPP_FUNCTION(clk_i, X45L2, X45L1, Y1_dffs[178], !G1_trig_mod_reset_n, P1L1);


--X35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|regoutff
--operation mode is normal

X35_regoutff = AMPP_FUNCTION(clk_i, X35L2, X35L1, Y1_dffs[175], !G1_trig_mod_reset_n, P1L1);


--X25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|regoutff
--operation mode is normal

X25_regoutff = AMPP_FUNCTION(clk_i, X25L2, X25L1, Y1_dffs[172], !G1_trig_mod_reset_n, P1L1);


--U1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~716
--operation mode is normal

U1L41 = AMPP_FUNCTION(X55_regoutff, X45_regoutff, X35_regoutff, X25_regoutff);


--X95_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|regoutff
--operation mode is normal

X95_regoutff = AMPP_FUNCTION(clk_i, X95L2, X95L1, Y1_dffs[193], !G1_trig_mod_reset_n, P1L1);


--X85_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|regoutff
--operation mode is normal

X85_regoutff = AMPP_FUNCTION(clk_i, X85L2, X85L1, Y1_dffs[190], !G1_trig_mod_reset_n, P1L1);


--X75_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|regoutff
--operation mode is normal

X75_regoutff = AMPP_FUNCTION(clk_i, X75L2, X75L1, Y1_dffs[187], !G1_trig_mod_reset_n, P1L1);


--X65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|regoutff
--operation mode is normal

X65_regoutff = AMPP_FUNCTION(clk_i, X65L2, X65L1, Y1_dffs[184], !G1_trig_mod_reset_n, P1L1);


--U1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~773
--operation mode is normal

U1L51 = AMPP_FUNCTION(X95_regoutff, X85_regoutff, X75_regoutff, X65_regoutff);


--X36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|regoutff
--operation mode is normal

X36_regoutff = AMPP_FUNCTION(clk_i, X36L2, X36L1, Y1_dffs[205], !G1_trig_mod_reset_n, P1L1);


--X26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|regoutff
--operation mode is normal

X26_regoutff = AMPP_FUNCTION(clk_i, X26L2, X26L1, Y1_dffs[202], !G1_trig_mod_reset_n, P1L1);


--X16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|regoutff
--operation mode is normal

X16_regoutff = AMPP_FUNCTION(clk_i, X16L2, X16L1, Y1_dffs[199], !G1_trig_mod_reset_n, P1L1);


--X06_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|regoutff
--operation mode is normal

X06_regoutff = AMPP_FUNCTION(clk_i, X06L2, X06L1, Y1_dffs[196], !G1_trig_mod_reset_n, P1L1);


--U1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~834
--operation mode is normal

U1L61 = AMPP_FUNCTION(X36_regoutff, X26_regoutff, X16_regoutff, X06_regoutff);


--U1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1012
--operation mode is normal

U1L12 = AMPP_FUNCTION(U1L31, U1L41, U1L51, U1L61);


--U1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1043
--operation mode is normal

U1L22 = AMPP_FUNCTION(U1L81, U1L91, U1L02, U1L12);


--X56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|regoutff
--operation mode is normal

X56_regoutff = AMPP_FUNCTION(clk_i, X56L2, X56L1, Y1_dffs[211], !G1_trig_mod_reset_n, P1L1);


--X66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|regoutff
--operation mode is normal

X66_regoutff = AMPP_FUNCTION(clk_i, X66L2, X66L1, Y1_dffs[214], !G1_trig_mod_reset_n, P1L1);


--X46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|regoutff
--operation mode is normal

X46_regoutff = AMPP_FUNCTION(clk_i, X46L2, X46L1, Y1_dffs[208], !G1_trig_mod_reset_n, P1L1);


--U1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~899
--operation mode is normal

U1L71 = AMPP_FUNCTION(X56_regoutff, X66_regoutff, X46_regoutff);


--P1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]
--operation mode is normal

P1_trigger_happened_ff[1] = AMPP_FUNCTION(clk_i, U1L22, X56_regoutff, X66_regoutff, X46_regoutff, B1_run_instr_on, !P1_trigger_happened_ff[1]);


--Y1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[2]
--operation mode is normal

Y1_dffs[2]_lut_out = Y1_dffs[3];
Y1_dffs[2] = DFFEA(Y1_dffs[2]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--P1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~12
--operation mode is normal

P1L2 = AMPP_FUNCTION(P1_trigger_happened_ff[1], Y1_dffs[2]);


--P1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~17
--operation mode is normal

P1L3 = AMPP_FUNCTION(U1L22, U1L71, P1L2, Y1_dffs[5]);


--Y1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[3]
--operation mode is normal

Y1_dffs[3]_lut_out = Y1_dffs[4];
Y1_dffs[3] = DFFEA(Y1_dffs[3]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[4]
--operation mode is normal

Y1_dffs[4]_lut_out = Y1_dffs[5];
Y1_dffs[4] = DFFEA(Y1_dffs[4]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--S1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq
--operation mode is normal

S1_edq = AMPP_FUNCTION(clk_i, B1_run_instr_on, R1L1, Y1_dffs[4], S1L4, !B1_reset_all);


--S1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~113
--operation mode is normal

S1L4 = AMPP_FUNCTION(Y1_dffs[3], Y1_dffs[4], N2_counter_cell[5], S1_edq);


--R1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i~73
--operation mode is normal

R1L1 = AMPP_FUNCTION(N2_counter_cell[7], N2_counter_cell[5], N2_counter_cell[6], Y1_dffs[3]);


--S1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~105
--operation mode is normal

S1L3 = AMPP_FUNCTION(S1L4, B1_run_instr_on, Y1_dffs[4], R1L1);


--Y1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[6]
--operation mode is normal

Y1_dffs[6]_lut_out = Y1_dffs[7];
Y1_dffs[6] = DFFEA(Y1_dffs[6]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--UB6L5Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[4]~reg0
--operation mode is normal

UB6L5Q = AMPP_FUNCTION(!A1L5, E1L41, E1L4, P1L3, VB1_state[4], !E1L61, E1_IRSR_ENA);


--E1L31 is sld_hub:SLD_HUB_INST|IRSR_D[3]~1145
--operation mode is normal

E1L31 = AMPP_FUNCTION(UB6L5Q, VB1_state[4], UB6L4Q, E1L4);


--AB2L1 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][1]~48
--operation mode is normal

AB2L1 = E1_jtag_debug_mode_usr0 # E1_jtag_debug_mode_usr1;


--VB1_reduce_nor_22 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22
--operation mode is normal

VB1_reduce_nor_22 = AMPP_FUNCTION(VB1_state[2], VB1L9, VB1L8, VB1_state[1]);


--VB1L13 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_36~25
--operation mode is normal

VB1L13 = AMPP_FUNCTION(VB1_state[12], VB1_state[8]);


--VB1L52 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~42
--operation mode is normal

VB1L52 = AMPP_FUNCTION(VB1_reduce_nor_22, VB1L13, VB1_state[3], VB1L31);


--VB1_reduce_nor_50 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50
--operation mode is normal

VB1_reduce_nor_50 = AMPP_FUNCTION(VB1_state[5], VB1L02, VB1L3, VB1_state[15]);


--VB1_reduce_nor_20 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20
--operation mode is normal

VB1_reduce_nor_20 = AMPP_FUNCTION(VB1_state[7], VB1L3, VB1L2, VB1_state[0]);


--BB4_points[0][7] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

BB4_points[0][7]_lut_out = AB2L1 & UB6L3Q & UB6L4Q & UB6L2Q;
BB4_points[0][7] = DFFEA(BB4_points[0][7]_lut_out, !A1L5, !E1L61, , E1L52, , );


--E1L71 is sld_hub:SLD_HUB_INST|i~14
--operation mode is normal

E1L71 = AMPP_FUNCTION(E1_OK_TO_UPDATE_IR_Q, VB1_state[8], UB1L1Q);


--E1L81 is sld_hub:SLD_HUB_INST|i~15
--operation mode is normal

E1L81 = AMPP_FUNCTION(VB1_state[4], VB1_state[8]);


--E1L23 is sld_hub:SLD_HUB_INST|i~517
--operation mode is normal

E1L23 = AMPP_FUNCTION(VB1_state[12], A1L7, VB1_state[2]);


--BB4_points[0][1] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

BB4_points[0][1]_lut_out = AB2L2 & UB6L2Q & (E1_jtag_debug_mode_usr0 # E1_jtag_debug_mode_usr1);
BB4_points[0][1] = DFFEA(BB4_points[0][1]_lut_out, !A1L5, !E1L61, , E1L52, , );


--E1L92 is sld_hub:SLD_HUB_INST|i~455
--operation mode is normal

E1L92 = AMPP_FUNCTION(E1_OK_TO_UPDATE_IR_Q, VB1_state[8]);


--BB4_points[0][2] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

BB4_points[0][2]_lut_out = AB2L1 & UB6L3Q & !UB6L4Q & !UB6L2Q;
BB4_points[0][2] = DFFEA(BB4_points[0][2]_lut_out, !A1L5, !E1L61, , E1L52, , );


--E1L1 is sld_hub:SLD_HUB_INST|BROADCAST_ENA~10
--operation mode is normal

E1L1 = AMPP_FUNCTION(E1L92, UB5L1Q, BB4_points[0][1], BB4_points[0][2]);


--UB3L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[2]~reg0
--operation mode is normal

UB3L3Q = AMPP_FUNCTION(!A1L5, UB6L3Q, !E1L61, E1L91);


--E1L6 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~4
--operation mode is normal

E1L6 = AMPP_FUNCTION(BB4_points[0][2], UB5L1Q, UB4L1Q, UB1L1Q);


--E1L7 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~10
--operation mode is normal

E1L7 = AMPP_FUNCTION(VB1_state[5], E1L6, E1_OK_TO_UPDATE_IR_Q);


--UB3L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0
--operation mode is normal

UB3L2Q = AMPP_FUNCTION(!A1L5, UB6L2Q, !E1L61, E1L91);


--UB3L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0
--operation mode is normal

UB3L1Q = AMPP_FUNCTION(!A1L5, UB6L1Q, !E1L61, E1L91);


--F1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor_6~7
--operation mode is normal

F1L5 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3]);


--F1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~3
--operation mode is normal

F1L6 = AMPP_FUNCTION(E1L22, A1L4, E1_jtag_debug_mode_usr1);


--F1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]
--operation mode is normal

F1_WORD_SR[2] = AMPP_FUNCTION(!A1L2, F1L3, N1_safe_q[0], F1_WORD_SR[3], A1L4, !F1_clear_signal, V1L1);


--F1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~157
--operation mode is normal

F1L2 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[2]);


--Y2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]
--operation mode is normal

Y2_dffs[2]_lut_out = N3_safe_q[1] & (Y2_dffs[3] # A1L4) # !N3_safe_q[1] & Y2_dffs[3] & !A1L4;
Y2_dffs[2] = DFFEA(Y2_dffs[2]_lut_out, !A1L2, !B1_reset_all, , , , );


--F2_WORD_SR[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

F2_WORD_SR[2] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[3], VB1_state[4], F2L3, N7_safe_q[4], !F2_clear_signal, E1L02);


--F2L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_15_rtl_273_rtl_281_rtl_295~0
--operation mode is normal

F2L3 = AMPP_FUNCTION(N7_safe_q[0], N7_safe_q[1], N7_safe_q[2], N7_safe_q[3]);


--F2L6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6~20
--operation mode is normal

F2L6 = AMPP_FUNCTION(N7_safe_q[0], N7_safe_q[1]);


--F2_reduce_nor_6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6
--operation mode is normal

F2_reduce_nor_6 = AMPP_FUNCTION(F2L6, N7_safe_q[2], N7_safe_q[3], N7_safe_q[4]);


--F2L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|word_counter[0]~4
--operation mode is normal

F2L7 = AMPP_FUNCTION(E1_jtag_debug_mode_usr0, VB1_state[3], VB1_state[4]);


--E1L01 is sld_hub:SLD_HUB_INST|IRSR_D[2]~255
--operation mode is normal

E1L01 = AMPP_FUNCTION(UB6L3Q, BB4_points[0][3], UB6L8Q, UB6L4Q);


--T1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]
--operation mode is normal

T1_status_out[2] = AMPP_FUNCTION(clk_i, B1_run_instr_on, !B1_reset_all);


--E1L21 is sld_hub:SLD_HUB_INST|IRSR_D[2]~1151
--operation mode is normal

E1L21 = AMPP_FUNCTION(S1_edq, S1L5Q, B1_run_instr_on, H1_is_max_write_address_ff);


--E1L11 is sld_hub:SLD_HUB_INST|IRSR_D[2]~256
--operation mode is normal

E1L11 = AMPP_FUNCTION(E1L4, T1_status_out[2], E1L21, Y1_dffs[5]);


--VB1L42 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~23
--operation mode is normal

VB1L42 = AMPP_FUNCTION(VB1L4, VB1L2, VB1_state[7], VB1_state[0]);


--VB1L33 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38~17
--operation mode is normal

VB1L33 = AMPP_FUNCTION(VB1_state[6], VB1_state[9]);


--VB1L84 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|Select_89_rtl_267~11
--operation mode is normal

VB1L84 = AMPP_FUNCTION(VB1L42, VB1L33, VB1_reduce_nor_20, A1L7);


--VB1L93 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~38
--operation mode is normal

VB1L93 = AMPP_FUNCTION(VB1L12, VB1L5, VB1L2, VB1_state[10]);


--VB1_reduce_nor_48 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48
--operation mode is normal

VB1_reduce_nor_48 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1L93, VB1_state[14]);


--VB1L63 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~25
--operation mode is normal

VB1L63 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1_state[14], VB1_state[10]);


--VB1_reduce_nor_40 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40
--operation mode is normal

VB1_reduce_nor_40 = AMPP_FUNCTION(VB1L63, VB1L12, VB1L5, VB1L2);


--VB1L04 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~47
--operation mode is normal

VB1L04 = AMPP_FUNCTION(VB1_state[13], VB1_state[11]);


--VB1L83 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~37
--operation mode is normal

VB1L83 = AMPP_FUNCTION(VB1_reduce_nor_40, VB1L04, VB1_state[14], VB1L93);


--VB1_reduce_nor_46 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46
--operation mode is normal

VB1_reduce_nor_46 = AMPP_FUNCTION(VB1_state[11], VB1_state[14], VB1L93, VB1_state[13]);


--VB1_reduce_nor_44 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_44
--operation mode is normal

VB1_reduce_nor_44 = AMPP_FUNCTION(VB1_state[3], VB1_state[8], VB1L31, VB1_state[12]);


--VB1L92 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~78
--operation mode is normal

VB1L92 = AMPP_FUNCTION(VB1_reduce_nor_48, VB1L83, VB1_reduce_nor_46, VB1_reduce_nor_44);


--VB1L61 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~45
--operation mode is normal

VB1L61 = AMPP_FUNCTION(VB1_state[12], VB1_state[8], VB1_state[3]);


--VB1L32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~20
--operation mode is normal

VB1L32 = AMPP_FUNCTION(VB1_reduce_nor_28, VB1_reduce_nor_34, VB1L61, VB1L31);


--VB1L82 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~76
--operation mode is normal

VB1L82 = AMPP_FUNCTION(VB1L52, VB1_reduce_nor_50, VB1L32, VB1_reduce_nor_20);


--VB1L62 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~51
--operation mode is normal

VB1L62 = AMPP_FUNCTION(VB1_state[9], VB1_state[6]);


--VB1_reduce_nor_32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32
--operation mode is normal

VB1_reduce_nor_32 = AMPP_FUNCTION(VB1L62, VB1L12, VB1L4, VB1L2);


--VB1_reduce_nor_24 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24
--operation mode is normal

VB1_reduce_nor_24 = AMPP_FUNCTION(VB1_state[1], VB1L9, VB1L8, VB1_state[2]);


--VB1_reduce_nor_38 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38
--operation mode is normal

VB1_reduce_nor_38 = AMPP_FUNCTION(VB1L33, VB1L12, VB1L4, VB1L2);


--VB1L72 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~67
--operation mode is normal

VB1L72 = AMPP_FUNCTION(VB1_reduce_nor_30, VB1_reduce_nor_32, VB1_reduce_nor_24, VB1_reduce_nor_38);


--VB1L54 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48~41
--operation mode is normal

VB1L54 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1_state[14]);


--VB1L74 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50~28
--operation mode is normal

VB1L74 = AMPP_FUNCTION(VB1_state[5], VB1L4, VB1L5, VB1_state[15]);


--VB1L53 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~17
--operation mode is normal

VB1L53 = AMPP_FUNCTION(VB1L21, VB1L12, VB1L6, VB1_state[2]);


--VB1L73 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~36
--operation mode is normal

VB1L73 = AMPP_FUNCTION(VB1L5, VB1L53, VB1_state[14], VB1_state[10]);


--VB1L34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46~24
--operation mode is normal

VB1L34 = AMPP_FUNCTION(VB1_state[11], VB1_state[13]);


--NB1_dffe10a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[6]
--operation mode is normal

NB1_dffe10a[6]_lut_out = NB1_dffe6a[6];
NB1_dffe10a[6] = DFFEA(NB1_dffe10a[6]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[5]
--operation mode is normal

NB1_dffe9a[5]_lut_out = NB1_dffe8a[5];
NB1_dffe9a[5] = DFFEA(NB1_dffe9a[5]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[6]
--operation mode is normal

NB1_dffe8a[6]_lut_out = N6_safe_q[6];
NB1_dffe8a[6] = DFFEA(NB1_dffe8a[6]_lut_out, clk_i, !rst_i, , , , );


--Y1_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[24]
--operation mode is normal

Y1_dffs[24]_lut_out = Y1_dffs[25];
Y1_dffs[24] = DFFEA(Y1_dffs[24]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[23]
--operation mode is normal

Y1_dffs[23]_lut_out = Y1_dffs[24];
Y1_dffs[23] = DFFEA(Y1_dffs[23]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|holdff
--operation mode is normal

X3_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[2], VCC);


--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]
--operation mode is normal

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(clk_i, GB1L292, VCC);


--X3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~155
--operation mode is normal

X3L3 = AMPP_FUNCTION(Y1_dffs[24], Y1_dffs[23], X3_holdff, B1_acq_trigger_in_reg[2]);


--X3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~144
--operation mode is normal

X3L2 = AMPP_FUNCTION(Y1_dffs[24], Y1_dffs[23], B1_acq_trigger_in_reg[2]);


--Y1_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[25]
--operation mode is normal

Y1_dffs[25]_lut_out = Y1_dffs[26];
Y1_dffs[25] = DFFEA(Y1_dffs[25]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--G1_trig_mod_reset_n is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n
--operation mode is normal

G1_trig_mod_reset_n = AMPP_FUNCTION(B1_reset_instr_on, VB1_state[1], UB7L1Q, B1_run_instr_on);


--P1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4
--operation mode is normal

P1L1 = AMPP_FUNCTION(H1_is_max_write_address_ff, Y1_dffs[5]);


--Y1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[21]
--operation mode is normal

Y1_dffs[21]_lut_out = Y1_dffs[22];
Y1_dffs[21] = DFFEA(Y1_dffs[21]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[20]
--operation mode is normal

Y1_dffs[20]_lut_out = Y1_dffs[21];
Y1_dffs[20] = DFFEA(Y1_dffs[20]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|holdff
--operation mode is normal

X2_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[1], VCC);


--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(clk_i, GB1L592, VCC);


--X2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~155
--operation mode is normal

X2L3 = AMPP_FUNCTION(Y1_dffs[21], Y1_dffs[20], X2_holdff, B1_acq_trigger_in_reg[1]);


--X2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~144
--operation mode is normal

X2L2 = AMPP_FUNCTION(Y1_dffs[21], Y1_dffs[20], B1_acq_trigger_in_reg[1]);


--Y1_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[22]
--operation mode is normal

Y1_dffs[22]_lut_out = Y1_dffs[23];
Y1_dffs[22] = DFFEA(Y1_dffs[22]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[18]
--operation mode is normal

Y1_dffs[18]_lut_out = Y1_dffs[19];
Y1_dffs[18] = DFFEA(Y1_dffs[18]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[17]
--operation mode is normal

Y1_dffs[17]_lut_out = Y1_dffs[18];
Y1_dffs[17] = DFFEA(Y1_dffs[17]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|holdff
--operation mode is normal

X1_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[0], VCC);


--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(clk_i, TB1__clk0, VCC);


--X1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~155
--operation mode is normal

X1L3 = AMPP_FUNCTION(Y1_dffs[18], Y1_dffs[17], X1_holdff, B1_acq_trigger_in_reg[0]);


--X1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~144
--operation mode is normal

X1L2 = AMPP_FUNCTION(Y1_dffs[18], Y1_dffs[17], B1_acq_trigger_in_reg[0]);


--Y1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[19]
--operation mode is normal

Y1_dffs[19]_lut_out = Y1_dffs[20];
Y1_dffs[19] = DFFEA(Y1_dffs[19]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[216]
--operation mode is normal

Y1_dffs[216]_lut_out = Y1_dffs[217];
Y1_dffs[216] = DFFEA(Y1_dffs[216]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[215]
--operation mode is normal

Y1_dffs[215]_lut_out = Y1_dffs[216];
Y1_dffs[215] = DFFEA(Y1_dffs[215]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X76_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|holdff
--operation mode is normal

X76_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[66], VCC);


--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(clk_i, GB1L731, VCC);


--X76L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~155
--operation mode is normal

X76L3 = AMPP_FUNCTION(Y1_dffs[216], Y1_dffs[215], X76_holdff, B1_acq_trigger_in_reg[66]);


--X76L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~144
--operation mode is normal

X76L2 = AMPP_FUNCTION(Y1_dffs[216], Y1_dffs[215], B1_acq_trigger_in_reg[66]);


--Y1_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[217]
--operation mode is normal

Y1_dffs[217]_lut_out = !altera_internal_jtag;
Y1_dffs[217] = DFFEA(Y1_dffs[217]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[36]
--operation mode is normal

Y1_dffs[36]_lut_out = Y1_dffs[37];
Y1_dffs[36] = DFFEA(Y1_dffs[36]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[35]
--operation mode is normal

Y1_dffs[35]_lut_out = Y1_dffs[36];
Y1_dffs[35] = DFFEA(Y1_dffs[35]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|holdff
--operation mode is normal

X7_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[6], VCC);


--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(clk_i, GB1L162, VCC);


--X7L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~155
--operation mode is normal

X7L3 = AMPP_FUNCTION(Y1_dffs[36], Y1_dffs[35], X7_holdff, B1_acq_trigger_in_reg[6]);


--X7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~144
--operation mode is normal

X7L2 = AMPP_FUNCTION(Y1_dffs[36], Y1_dffs[35], B1_acq_trigger_in_reg[6]);


--Y1_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[37]
--operation mode is normal

Y1_dffs[37]_lut_out = Y1_dffs[38];
Y1_dffs[37] = DFFEA(Y1_dffs[37]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[33]
--operation mode is normal

Y1_dffs[33]_lut_out = Y1_dffs[34];
Y1_dffs[33] = DFFEA(Y1_dffs[33]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[32]
--operation mode is normal

Y1_dffs[32]_lut_out = Y1_dffs[33];
Y1_dffs[32] = DFFEA(Y1_dffs[32]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|holdff
--operation mode is normal

X6_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[5], VCC);


--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(clk_i, GB1L372, VCC);


--X6L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~155
--operation mode is normal

X6L3 = AMPP_FUNCTION(Y1_dffs[33], Y1_dffs[32], X6_holdff, B1_acq_trigger_in_reg[5]);


--X6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~144
--operation mode is normal

X6L2 = AMPP_FUNCTION(Y1_dffs[33], Y1_dffs[32], B1_acq_trigger_in_reg[5]);


--Y1_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[34]
--operation mode is normal

Y1_dffs[34]_lut_out = Y1_dffs[35];
Y1_dffs[34] = DFFEA(Y1_dffs[34]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[30]
--operation mode is normal

Y1_dffs[30]_lut_out = Y1_dffs[31];
Y1_dffs[30] = DFFEA(Y1_dffs[30]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[29]
--operation mode is normal

Y1_dffs[29]_lut_out = Y1_dffs[30];
Y1_dffs[29] = DFFEA(Y1_dffs[29]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|holdff
--operation mode is normal

X5_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[4], VCC);


--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(clk_i, GB1L572, VCC);


--X5L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~155
--operation mode is normal

X5L3 = AMPP_FUNCTION(Y1_dffs[30], Y1_dffs[29], X5_holdff, B1_acq_trigger_in_reg[4]);


--X5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~144
--operation mode is normal

X5L2 = AMPP_FUNCTION(Y1_dffs[30], Y1_dffs[29], B1_acq_trigger_in_reg[4]);


--Y1_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[31]
--operation mode is normal

Y1_dffs[31]_lut_out = Y1_dffs[32];
Y1_dffs[31] = DFFEA(Y1_dffs[31]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[27]
--operation mode is normal

Y1_dffs[27]_lut_out = Y1_dffs[28];
Y1_dffs[27] = DFFEA(Y1_dffs[27]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[26]
--operation mode is normal

Y1_dffs[26]_lut_out = Y1_dffs[27];
Y1_dffs[26] = DFFEA(Y1_dffs[26]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|holdff
--operation mode is normal

X4_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[3], VCC);


--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(clk_i, GB1L082, VCC);


--X4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~155
--operation mode is normal

X4L3 = AMPP_FUNCTION(Y1_dffs[27], Y1_dffs[26], X4_holdff, B1_acq_trigger_in_reg[3]);


--X4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~144
--operation mode is normal

X4L2 = AMPP_FUNCTION(Y1_dffs[27], Y1_dffs[26], B1_acq_trigger_in_reg[3]);


--Y1_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[28]
--operation mode is normal

Y1_dffs[28]_lut_out = Y1_dffs[29];
Y1_dffs[28] = DFFEA(Y1_dffs[28]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[47]
--operation mode is normal

Y1_dffs[47]_lut_out = Y1_dffs[48];
Y1_dffs[47] = DFFEA(Y1_dffs[47]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[48]
--operation mode is normal

Y1_dffs[48]_lut_out = Y1_dffs[49];
Y1_dffs[48] = DFFEA(Y1_dffs[48]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~153
--operation mode is normal

X11L2 = AMPP_FUNCTION(Y1_dffs[47], Y1_dffs[48], B1_acq_trigger_in_reg[2], X3_holdff);


--X11L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~142
--operation mode is normal

X11L1 = AMPP_FUNCTION(Y1_dffs[48], Y1_dffs[47], B1_acq_trigger_in_reg[2]);


--Y1_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[49]
--operation mode is normal

Y1_dffs[49]_lut_out = Y1_dffs[50];
Y1_dffs[49] = DFFEA(Y1_dffs[49]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[44]
--operation mode is normal

Y1_dffs[44]_lut_out = Y1_dffs[45];
Y1_dffs[44] = DFFEA(Y1_dffs[44]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[45]
--operation mode is normal

Y1_dffs[45]_lut_out = Y1_dffs[46];
Y1_dffs[45] = DFFEA(Y1_dffs[45]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X01L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~153
--operation mode is normal

X01L2 = AMPP_FUNCTION(Y1_dffs[44], Y1_dffs[45], B1_acq_trigger_in_reg[1], X2_holdff);


--X01L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~142
--operation mode is normal

X01L1 = AMPP_FUNCTION(Y1_dffs[45], Y1_dffs[44], B1_acq_trigger_in_reg[1]);


--Y1_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[46]
--operation mode is normal

Y1_dffs[46]_lut_out = Y1_dffs[47];
Y1_dffs[46] = DFFEA(Y1_dffs[46]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[41]
--operation mode is normal

Y1_dffs[41]_lut_out = Y1_dffs[42];
Y1_dffs[41] = DFFEA(Y1_dffs[41]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[42]
--operation mode is normal

Y1_dffs[42]_lut_out = Y1_dffs[43];
Y1_dffs[42] = DFFEA(Y1_dffs[42]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~153
--operation mode is normal

X9L2 = AMPP_FUNCTION(Y1_dffs[41], Y1_dffs[42], B1_acq_trigger_in_reg[66], X76_holdff);


--X9L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~142
--operation mode is normal

X9L1 = AMPP_FUNCTION(Y1_dffs[42], Y1_dffs[41], B1_acq_trigger_in_reg[66]);


--Y1_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[43]
--operation mode is normal

Y1_dffs[43]_lut_out = Y1_dffs[44];
Y1_dffs[43] = DFFEA(Y1_dffs[43]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[39]
--operation mode is normal

Y1_dffs[39]_lut_out = Y1_dffs[40];
Y1_dffs[39] = DFFEA(Y1_dffs[39]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[38]
--operation mode is normal

Y1_dffs[38]_lut_out = Y1_dffs[39];
Y1_dffs[38] = DFFEA(Y1_dffs[38]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|holdff
--operation mode is normal

X8_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[7], VCC);


--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(clk_i, GB1L652, VCC);


--X8L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~155
--operation mode is normal

X8L3 = AMPP_FUNCTION(Y1_dffs[39], Y1_dffs[38], X8_holdff, B1_acq_trigger_in_reg[7]);


--X8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~144
--operation mode is normal

X8L2 = AMPP_FUNCTION(Y1_dffs[39], Y1_dffs[38], B1_acq_trigger_in_reg[7]);


--Y1_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[40]
--operation mode is normal

Y1_dffs[40]_lut_out = Y1_dffs[41];
Y1_dffs[40] = DFFEA(Y1_dffs[40]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[59]
--operation mode is normal

Y1_dffs[59]_lut_out = Y1_dffs[60];
Y1_dffs[59] = DFFEA(Y1_dffs[59]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[60]
--operation mode is normal

Y1_dffs[60]_lut_out = Y1_dffs[61];
Y1_dffs[60] = DFFEA(Y1_dffs[60]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~153
--operation mode is normal

X51L2 = AMPP_FUNCTION(Y1_dffs[59], Y1_dffs[60], B1_acq_trigger_in_reg[6], X7_holdff);


--X51L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~142
--operation mode is normal

X51L1 = AMPP_FUNCTION(Y1_dffs[60], Y1_dffs[59], B1_acq_trigger_in_reg[6]);


--Y1_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[61]
--operation mode is normal

Y1_dffs[61]_lut_out = Y1_dffs[62];
Y1_dffs[61] = DFFEA(Y1_dffs[61]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[56]
--operation mode is normal

Y1_dffs[56]_lut_out = Y1_dffs[57];
Y1_dffs[56] = DFFEA(Y1_dffs[56]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[57]
--operation mode is normal

Y1_dffs[57]_lut_out = Y1_dffs[58];
Y1_dffs[57] = DFFEA(Y1_dffs[57]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~153
--operation mode is normal

X41L2 = AMPP_FUNCTION(Y1_dffs[56], Y1_dffs[57], B1_acq_trigger_in_reg[5], X6_holdff);


--X41L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~142
--operation mode is normal

X41L1 = AMPP_FUNCTION(Y1_dffs[57], Y1_dffs[56], B1_acq_trigger_in_reg[5]);


--Y1_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[58]
--operation mode is normal

Y1_dffs[58]_lut_out = Y1_dffs[59];
Y1_dffs[58] = DFFEA(Y1_dffs[58]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[53]
--operation mode is normal

Y1_dffs[53]_lut_out = Y1_dffs[54];
Y1_dffs[53] = DFFEA(Y1_dffs[53]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[54]
--operation mode is normal

Y1_dffs[54]_lut_out = Y1_dffs[55];
Y1_dffs[54] = DFFEA(Y1_dffs[54]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~153
--operation mode is normal

X31L2 = AMPP_FUNCTION(Y1_dffs[53], Y1_dffs[54], B1_acq_trigger_in_reg[4], X5_holdff);


--X31L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~142
--operation mode is normal

X31L1 = AMPP_FUNCTION(Y1_dffs[54], Y1_dffs[53], B1_acq_trigger_in_reg[4]);


--Y1_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[55]
--operation mode is normal

Y1_dffs[55]_lut_out = Y1_dffs[56];
Y1_dffs[55] = DFFEA(Y1_dffs[55]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[50]
--operation mode is normal

Y1_dffs[50]_lut_out = Y1_dffs[51];
Y1_dffs[50] = DFFEA(Y1_dffs[50]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[51]
--operation mode is normal

Y1_dffs[51]_lut_out = Y1_dffs[52];
Y1_dffs[51] = DFFEA(Y1_dffs[51]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~153
--operation mode is normal

X21L2 = AMPP_FUNCTION(Y1_dffs[50], Y1_dffs[51], B1_acq_trigger_in_reg[3], X4_holdff);


--X21L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~142
--operation mode is normal

X21L1 = AMPP_FUNCTION(Y1_dffs[51], Y1_dffs[50], B1_acq_trigger_in_reg[3]);


--Y1_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[52]
--operation mode is normal

Y1_dffs[52]_lut_out = Y1_dffs[53];
Y1_dffs[52] = DFFEA(Y1_dffs[52]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[72]
--operation mode is normal

Y1_dffs[72]_lut_out = Y1_dffs[73];
Y1_dffs[72] = DFFEA(Y1_dffs[72]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[71]
--operation mode is normal

Y1_dffs[71]_lut_out = Y1_dffs[72];
Y1_dffs[71] = DFFEA(Y1_dffs[71]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X91_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|holdff
--operation mode is normal

X91_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[18], VCC);


--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(clk_i, NB1_dffe6a[1], VCC);


--X91L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~148
--operation mode is normal

X91L3 = AMPP_FUNCTION(Y1_dffs[72], Y1_dffs[71], X91_holdff, B1_acq_trigger_in_reg[18]);


--X91L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~104
--operation mode is normal

X91L2 = AMPP_FUNCTION(Y1_dffs[72], Y1_dffs[71], B1_acq_trigger_in_reg[18]);


--Y1_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[73]
--operation mode is normal

Y1_dffs[73]_lut_out = Y1_dffs[74];
Y1_dffs[73] = DFFEA(Y1_dffs[73]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[69]
--operation mode is normal

Y1_dffs[69]_lut_out = Y1_dffs[70];
Y1_dffs[69] = DFFEA(Y1_dffs[69]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[68]
--operation mode is normal

Y1_dffs[68]_lut_out = Y1_dffs[69];
Y1_dffs[68] = DFFEA(Y1_dffs[68]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X81_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|holdff
--operation mode is normal

X81_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[17], VCC);


--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(clk_i, NB1_dffe6a[0], VCC);


--X81L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~148
--operation mode is normal

X81L3 = AMPP_FUNCTION(Y1_dffs[69], Y1_dffs[68], X81_holdff, B1_acq_trigger_in_reg[17]);


--X81L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~104
--operation mode is normal

X81L2 = AMPP_FUNCTION(Y1_dffs[69], Y1_dffs[68], B1_acq_trigger_in_reg[17]);


--Y1_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[70]
--operation mode is normal

Y1_dffs[70]_lut_out = Y1_dffs[71];
Y1_dffs[70] = DFFEA(Y1_dffs[70]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[65]
--operation mode is normal

Y1_dffs[65]_lut_out = Y1_dffs[66];
Y1_dffs[65] = DFFEA(Y1_dffs[65]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[66]
--operation mode is normal

Y1_dffs[66]_lut_out = Y1_dffs[67];
Y1_dffs[66] = DFFEA(Y1_dffs[66]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~129
--operation mode is normal

X71L2 = AMPP_FUNCTION(Y1_dffs[65], Y1_dffs[66], B1_acq_trigger_in_reg[66], X76_holdff);


--X71L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~118
--operation mode is normal

X71L1 = AMPP_FUNCTION(Y1_dffs[66], Y1_dffs[65], B1_acq_trigger_in_reg[66]);


--Y1_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[67]
--operation mode is normal

Y1_dffs[67]_lut_out = Y1_dffs[68];
Y1_dffs[67] = DFFEA(Y1_dffs[67]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[62]
--operation mode is normal

Y1_dffs[62]_lut_out = Y1_dffs[63];
Y1_dffs[62] = DFFEA(Y1_dffs[62]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[63]
--operation mode is normal

Y1_dffs[63]_lut_out = Y1_dffs[64];
Y1_dffs[63] = DFFEA(Y1_dffs[63]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~153
--operation mode is normal

X61L2 = AMPP_FUNCTION(Y1_dffs[62], Y1_dffs[63], B1_acq_trigger_in_reg[7], X8_holdff);


--X61L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~142
--operation mode is normal

X61L1 = AMPP_FUNCTION(Y1_dffs[63], Y1_dffs[62], B1_acq_trigger_in_reg[7]);


--Y1_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[64]
--operation mode is normal

Y1_dffs[64]_lut_out = Y1_dffs[65];
Y1_dffs[64] = DFFEA(Y1_dffs[64]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[84]
--operation mode is normal

Y1_dffs[84]_lut_out = Y1_dffs[85];
Y1_dffs[84] = DFFEA(Y1_dffs[84]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[83]
--operation mode is normal

Y1_dffs[83]_lut_out = Y1_dffs[84];
Y1_dffs[83] = DFFEA(Y1_dffs[83]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|holdff
--operation mode is normal

X32_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[22], VCC);


--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(clk_i, NB1_dffe6a[5], VCC);


--X32L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~148
--operation mode is normal

X32L3 = AMPP_FUNCTION(Y1_dffs[84], Y1_dffs[83], X32_holdff, B1_acq_trigger_in_reg[22]);


--X32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~104
--operation mode is normal

X32L2 = AMPP_FUNCTION(Y1_dffs[84], Y1_dffs[83], B1_acq_trigger_in_reg[22]);


--Y1_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[85]
--operation mode is normal

Y1_dffs[85]_lut_out = Y1_dffs[86];
Y1_dffs[85] = DFFEA(Y1_dffs[85]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[81]
--operation mode is normal

Y1_dffs[81]_lut_out = Y1_dffs[82];
Y1_dffs[81] = DFFEA(Y1_dffs[81]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[80]
--operation mode is normal

Y1_dffs[80]_lut_out = Y1_dffs[81];
Y1_dffs[80] = DFFEA(Y1_dffs[80]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|holdff
--operation mode is normal

X22_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[21], VCC);


--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(clk_i, NB1_dffe6a[4], VCC);


--X22L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~148
--operation mode is normal

X22L3 = AMPP_FUNCTION(Y1_dffs[81], Y1_dffs[80], X22_holdff, B1_acq_trigger_in_reg[21]);


--X22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~104
--operation mode is normal

X22L2 = AMPP_FUNCTION(Y1_dffs[81], Y1_dffs[80], B1_acq_trigger_in_reg[21]);


--Y1_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[82]
--operation mode is normal

Y1_dffs[82]_lut_out = Y1_dffs[83];
Y1_dffs[82] = DFFEA(Y1_dffs[82]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[78]
--operation mode is normal

Y1_dffs[78]_lut_out = Y1_dffs[79];
Y1_dffs[78] = DFFEA(Y1_dffs[78]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[77]
--operation mode is normal

Y1_dffs[77]_lut_out = Y1_dffs[78];
Y1_dffs[77] = DFFEA(Y1_dffs[77]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|holdff
--operation mode is normal

X12_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[20], VCC);


--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(clk_i, NB1_dffe6a[3], VCC);


--X12L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~148
--operation mode is normal

X12L3 = AMPP_FUNCTION(Y1_dffs[78], Y1_dffs[77], X12_holdff, B1_acq_trigger_in_reg[20]);


--X12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~104
--operation mode is normal

X12L2 = AMPP_FUNCTION(Y1_dffs[78], Y1_dffs[77], B1_acq_trigger_in_reg[20]);


--Y1_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[79]
--operation mode is normal

Y1_dffs[79]_lut_out = Y1_dffs[80];
Y1_dffs[79] = DFFEA(Y1_dffs[79]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[75]
--operation mode is normal

Y1_dffs[75]_lut_out = Y1_dffs[76];
Y1_dffs[75] = DFFEA(Y1_dffs[75]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[74]
--operation mode is normal

Y1_dffs[74]_lut_out = Y1_dffs[75];
Y1_dffs[74] = DFFEA(Y1_dffs[74]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X02_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|holdff
--operation mode is normal

X02_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[19], VCC);


--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(clk_i, NB1_dffe6a[2], VCC);


--X02L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~148
--operation mode is normal

X02L3 = AMPP_FUNCTION(Y1_dffs[75], Y1_dffs[74], X02_holdff, B1_acq_trigger_in_reg[19]);


--X02L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~104
--operation mode is normal

X02L2 = AMPP_FUNCTION(Y1_dffs[75], Y1_dffs[74], B1_acq_trigger_in_reg[19]);


--Y1_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[76]
--operation mode is normal

Y1_dffs[76]_lut_out = Y1_dffs[77];
Y1_dffs[76] = DFFEA(Y1_dffs[76]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[96]
--operation mode is normal

Y1_dffs[96]_lut_out = Y1_dffs[97];
Y1_dffs[96] = DFFEA(Y1_dffs[96]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[95]
--operation mode is normal

Y1_dffs[95]_lut_out = Y1_dffs[96];
Y1_dffs[95] = DFFEA(Y1_dffs[95]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|holdff
--operation mode is normal

X72_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[26], VCC);


--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(clk_i, N6_safe_q[1], VCC);


--X72L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~148
--operation mode is normal

X72L3 = AMPP_FUNCTION(Y1_dffs[96], Y1_dffs[95], X72_holdff, B1_acq_trigger_in_reg[26]);


--X72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~104
--operation mode is normal

X72L2 = AMPP_FUNCTION(Y1_dffs[96], Y1_dffs[95], B1_acq_trigger_in_reg[26]);


--Y1_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[97]
--operation mode is normal

Y1_dffs[97]_lut_out = Y1_dffs[98];
Y1_dffs[97] = DFFEA(Y1_dffs[97]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[93]
--operation mode is normal

Y1_dffs[93]_lut_out = Y1_dffs[94];
Y1_dffs[93] = DFFEA(Y1_dffs[93]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[92]
--operation mode is normal

Y1_dffs[92]_lut_out = Y1_dffs[93];
Y1_dffs[92] = DFFEA(Y1_dffs[92]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|holdff
--operation mode is normal

X62_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[25], VCC);


--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(clk_i, N6_safe_q[0], VCC);


--X62L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~148
--operation mode is normal

X62L3 = AMPP_FUNCTION(Y1_dffs[93], Y1_dffs[92], X62_holdff, B1_acq_trigger_in_reg[25]);


--X62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~104
--operation mode is normal

X62L2 = AMPP_FUNCTION(Y1_dffs[93], Y1_dffs[92], B1_acq_trigger_in_reg[25]);


--Y1_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[94]
--operation mode is normal

Y1_dffs[94]_lut_out = Y1_dffs[95];
Y1_dffs[94] = DFFEA(Y1_dffs[94]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[90]
--operation mode is normal

Y1_dffs[90]_lut_out = Y1_dffs[91];
Y1_dffs[90] = DFFEA(Y1_dffs[90]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[89]
--operation mode is normal

Y1_dffs[89]_lut_out = Y1_dffs[90];
Y1_dffs[89] = DFFEA(Y1_dffs[89]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|holdff
--operation mode is normal

X52_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[24], VCC);


--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(clk_i, NB1_dffe6a[7], VCC);


--X52L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~148
--operation mode is normal

X52L3 = AMPP_FUNCTION(Y1_dffs[90], Y1_dffs[89], X52_holdff, B1_acq_trigger_in_reg[24]);


--X52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~104
--operation mode is normal

X52L2 = AMPP_FUNCTION(Y1_dffs[90], Y1_dffs[89], B1_acq_trigger_in_reg[24]);


--Y1_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[91]
--operation mode is normal

Y1_dffs[91]_lut_out = Y1_dffs[92];
Y1_dffs[91] = DFFEA(Y1_dffs[91]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[87]
--operation mode is normal

Y1_dffs[87]_lut_out = Y1_dffs[88];
Y1_dffs[87] = DFFEA(Y1_dffs[87]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[86]
--operation mode is normal

Y1_dffs[86]_lut_out = Y1_dffs[87];
Y1_dffs[86] = DFFEA(Y1_dffs[86]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|holdff
--operation mode is normal

X42_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[23], VCC);


--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(clk_i, NB1_dffe6a[6], VCC);


--X42L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~148
--operation mode is normal

X42L3 = AMPP_FUNCTION(Y1_dffs[87], Y1_dffs[86], X42_holdff, B1_acq_trigger_in_reg[23]);


--X42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~104
--operation mode is normal

X42L2 = AMPP_FUNCTION(Y1_dffs[87], Y1_dffs[86], B1_acq_trigger_in_reg[23]);


--Y1_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[88]
--operation mode is normal

Y1_dffs[88]_lut_out = Y1_dffs[89];
Y1_dffs[88] = DFFEA(Y1_dffs[88]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[108]
--operation mode is normal

Y1_dffs[108]_lut_out = Y1_dffs[109];
Y1_dffs[108] = DFFEA(Y1_dffs[108]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[107]
--operation mode is normal

Y1_dffs[107]_lut_out = Y1_dffs[108];
Y1_dffs[107] = DFFEA(Y1_dffs[107]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|holdff
--operation mode is normal

X13_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[30], VCC);


--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(clk_i, N6_safe_q[5], VCC);


--X13L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~148
--operation mode is normal

X13L3 = AMPP_FUNCTION(Y1_dffs[108], Y1_dffs[107], X13_holdff, B1_acq_trigger_in_reg[30]);


--X13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~104
--operation mode is normal

X13L2 = AMPP_FUNCTION(Y1_dffs[108], Y1_dffs[107], B1_acq_trigger_in_reg[30]);


--Y1_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[109]
--operation mode is normal

Y1_dffs[109]_lut_out = Y1_dffs[110];
Y1_dffs[109] = DFFEA(Y1_dffs[109]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[105]
--operation mode is normal

Y1_dffs[105]_lut_out = Y1_dffs[106];
Y1_dffs[105] = DFFEA(Y1_dffs[105]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[104]
--operation mode is normal

Y1_dffs[104]_lut_out = Y1_dffs[105];
Y1_dffs[104] = DFFEA(Y1_dffs[104]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X03_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|holdff
--operation mode is normal

X03_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[29], VCC);


--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(clk_i, N6_safe_q[4], VCC);


--X03L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~148
--operation mode is normal

X03L3 = AMPP_FUNCTION(Y1_dffs[105], Y1_dffs[104], X03_holdff, B1_acq_trigger_in_reg[29]);


--X03L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~104
--operation mode is normal

X03L2 = AMPP_FUNCTION(Y1_dffs[105], Y1_dffs[104], B1_acq_trigger_in_reg[29]);


--Y1_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[106]
--operation mode is normal

Y1_dffs[106]_lut_out = Y1_dffs[107];
Y1_dffs[106] = DFFEA(Y1_dffs[106]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[102]
--operation mode is normal

Y1_dffs[102]_lut_out = Y1_dffs[103];
Y1_dffs[102] = DFFEA(Y1_dffs[102]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[101]
--operation mode is normal

Y1_dffs[101]_lut_out = Y1_dffs[102];
Y1_dffs[101] = DFFEA(Y1_dffs[101]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X92_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|holdff
--operation mode is normal

X92_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[28], VCC);


--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(clk_i, N6_safe_q[3], VCC);


--X92L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~148
--operation mode is normal

X92L3 = AMPP_FUNCTION(Y1_dffs[102], Y1_dffs[101], X92_holdff, B1_acq_trigger_in_reg[28]);


--X92L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~104
--operation mode is normal

X92L2 = AMPP_FUNCTION(Y1_dffs[102], Y1_dffs[101], B1_acq_trigger_in_reg[28]);


--Y1_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[103]
--operation mode is normal

Y1_dffs[103]_lut_out = Y1_dffs[104];
Y1_dffs[103] = DFFEA(Y1_dffs[103]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[99]
--operation mode is normal

Y1_dffs[99]_lut_out = Y1_dffs[100];
Y1_dffs[99] = DFFEA(Y1_dffs[99]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[98]
--operation mode is normal

Y1_dffs[98]_lut_out = Y1_dffs[99];
Y1_dffs[98] = DFFEA(Y1_dffs[98]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X82_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|holdff
--operation mode is normal

X82_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[27], VCC);


--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(clk_i, N6_safe_q[2], VCC);


--X82L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~148
--operation mode is normal

X82L3 = AMPP_FUNCTION(Y1_dffs[99], Y1_dffs[98], X82_holdff, B1_acq_trigger_in_reg[27]);


--X82L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~104
--operation mode is normal

X82L2 = AMPP_FUNCTION(Y1_dffs[99], Y1_dffs[98], B1_acq_trigger_in_reg[27]);


--Y1_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[100]
--operation mode is normal

Y1_dffs[100]_lut_out = Y1_dffs[101];
Y1_dffs[100] = DFFEA(Y1_dffs[100]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[120]
--operation mode is normal

Y1_dffs[120]_lut_out = Y1_dffs[121];
Y1_dffs[120] = DFFEA(Y1_dffs[120]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[119]
--operation mode is normal

Y1_dffs[119]_lut_out = Y1_dffs[120];
Y1_dffs[119] = DFFEA(Y1_dffs[119]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|holdff
--operation mode is normal

X53_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[34], VCC);


--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]
--operation mode is normal

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(clk_i, SB1_q_b[1], VCC);


--X53L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~155
--operation mode is normal

X53L3 = AMPP_FUNCTION(Y1_dffs[120], Y1_dffs[119], X53_holdff, B1_acq_trigger_in_reg[34]);


--X53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~144
--operation mode is normal

X53L2 = AMPP_FUNCTION(Y1_dffs[120], Y1_dffs[119], B1_acq_trigger_in_reg[34]);


--Y1_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[121]
--operation mode is normal

Y1_dffs[121]_lut_out = Y1_dffs[122];
Y1_dffs[121] = DFFEA(Y1_dffs[121]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[117]
--operation mode is normal

Y1_dffs[117]_lut_out = Y1_dffs[118];
Y1_dffs[117] = DFFEA(Y1_dffs[117]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[116]
--operation mode is normal

Y1_dffs[116]_lut_out = Y1_dffs[117];
Y1_dffs[116] = DFFEA(Y1_dffs[116]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|holdff
--operation mode is normal

X43_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[33], VCC);


--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(clk_i, SB1_q_b[0], VCC);


--X43L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~155
--operation mode is normal

X43L3 = AMPP_FUNCTION(Y1_dffs[117], Y1_dffs[116], X43_holdff, B1_acq_trigger_in_reg[33]);


--X43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~144
--operation mode is normal

X43L2 = AMPP_FUNCTION(Y1_dffs[117], Y1_dffs[116], B1_acq_trigger_in_reg[33]);


--Y1_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[118]
--operation mode is normal

Y1_dffs[118]_lut_out = Y1_dffs[119];
Y1_dffs[118] = DFFEA(Y1_dffs[118]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[114]
--operation mode is normal

Y1_dffs[114]_lut_out = Y1_dffs[115];
Y1_dffs[114] = DFFEA(Y1_dffs[114]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[113]
--operation mode is normal

Y1_dffs[113]_lut_out = Y1_dffs[114];
Y1_dffs[113] = DFFEA(Y1_dffs[113]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|holdff
--operation mode is normal

X33_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[32], VCC);


--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(clk_i, N6_safe_q[7], VCC);


--X33L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~148
--operation mode is normal

X33L3 = AMPP_FUNCTION(Y1_dffs[114], Y1_dffs[113], X33_holdff, B1_acq_trigger_in_reg[32]);


--X33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~104
--operation mode is normal

X33L2 = AMPP_FUNCTION(Y1_dffs[114], Y1_dffs[113], B1_acq_trigger_in_reg[32]);


--Y1_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[115]
--operation mode is normal

Y1_dffs[115]_lut_out = Y1_dffs[116];
Y1_dffs[115] = DFFEA(Y1_dffs[115]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[111]
--operation mode is normal

Y1_dffs[111]_lut_out = Y1_dffs[112];
Y1_dffs[111] = DFFEA(Y1_dffs[111]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[110]
--operation mode is normal

Y1_dffs[110]_lut_out = Y1_dffs[111];
Y1_dffs[110] = DFFEA(Y1_dffs[110]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|holdff
--operation mode is normal

X23_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[31], VCC);


--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(clk_i, N6_safe_q[6], VCC);


--X23L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~148
--operation mode is normal

X23L3 = AMPP_FUNCTION(Y1_dffs[111], Y1_dffs[110], X23_holdff, B1_acq_trigger_in_reg[31]);


--X23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~104
--operation mode is normal

X23L2 = AMPP_FUNCTION(Y1_dffs[111], Y1_dffs[110], B1_acq_trigger_in_reg[31]);


--Y1_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[112]
--operation mode is normal

Y1_dffs[112]_lut_out = Y1_dffs[113];
Y1_dffs[112] = DFFEA(Y1_dffs[112]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[132]
--operation mode is normal

Y1_dffs[132]_lut_out = Y1_dffs[133];
Y1_dffs[132] = DFFEA(Y1_dffs[132]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[131]
--operation mode is normal

Y1_dffs[131]_lut_out = Y1_dffs[132];
Y1_dffs[131] = DFFEA(Y1_dffs[131]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X93_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|holdff
--operation mode is normal

X93_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[38], VCC);


--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(clk_i, SB1_q_b[5], VCC);


--X93L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~155
--operation mode is normal

X93L3 = AMPP_FUNCTION(Y1_dffs[132], Y1_dffs[131], X93_holdff, B1_acq_trigger_in_reg[38]);


--X93L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~144
--operation mode is normal

X93L2 = AMPP_FUNCTION(Y1_dffs[132], Y1_dffs[131], B1_acq_trigger_in_reg[38]);


--Y1_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[133]
--operation mode is normal

Y1_dffs[133]_lut_out = Y1_dffs[134];
Y1_dffs[133] = DFFEA(Y1_dffs[133]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[129]
--operation mode is normal

Y1_dffs[129]_lut_out = Y1_dffs[130];
Y1_dffs[129] = DFFEA(Y1_dffs[129]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[128]
--operation mode is normal

Y1_dffs[128]_lut_out = Y1_dffs[129];
Y1_dffs[128] = DFFEA(Y1_dffs[128]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X83_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|holdff
--operation mode is normal

X83_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[37], VCC);


--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(clk_i, SB1_q_b[4], VCC);


--X83L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~155
--operation mode is normal

X83L3 = AMPP_FUNCTION(Y1_dffs[129], Y1_dffs[128], X83_holdff, B1_acq_trigger_in_reg[37]);


--X83L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~144
--operation mode is normal

X83L2 = AMPP_FUNCTION(Y1_dffs[129], Y1_dffs[128], B1_acq_trigger_in_reg[37]);


--Y1_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[130]
--operation mode is normal

Y1_dffs[130]_lut_out = Y1_dffs[131];
Y1_dffs[130] = DFFEA(Y1_dffs[130]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[126]
--operation mode is normal

Y1_dffs[126]_lut_out = Y1_dffs[127];
Y1_dffs[126] = DFFEA(Y1_dffs[126]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[125]
--operation mode is normal

Y1_dffs[125]_lut_out = Y1_dffs[126];
Y1_dffs[125] = DFFEA(Y1_dffs[125]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X73_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|holdff
--operation mode is normal

X73_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[36], VCC);


--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(clk_i, SB1_q_b[3], VCC);


--X73L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~155
--operation mode is normal

X73L3 = AMPP_FUNCTION(Y1_dffs[126], Y1_dffs[125], X73_holdff, B1_acq_trigger_in_reg[36]);


--X73L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~144
--operation mode is normal

X73L2 = AMPP_FUNCTION(Y1_dffs[126], Y1_dffs[125], B1_acq_trigger_in_reg[36]);


--Y1_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[127]
--operation mode is normal

Y1_dffs[127]_lut_out = Y1_dffs[128];
Y1_dffs[127] = DFFEA(Y1_dffs[127]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[123]
--operation mode is normal

Y1_dffs[123]_lut_out = Y1_dffs[124];
Y1_dffs[123] = DFFEA(Y1_dffs[123]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[122]
--operation mode is normal

Y1_dffs[122]_lut_out = Y1_dffs[123];
Y1_dffs[122] = DFFEA(Y1_dffs[122]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|holdff
--operation mode is normal

X63_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[35], VCC);


--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(clk_i, SB1_q_b[2], VCC);


--X63L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~155
--operation mode is normal

X63L3 = AMPP_FUNCTION(Y1_dffs[123], Y1_dffs[122], X63_holdff, B1_acq_trigger_in_reg[35]);


--X63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~144
--operation mode is normal

X63L2 = AMPP_FUNCTION(Y1_dffs[123], Y1_dffs[122], B1_acq_trigger_in_reg[35]);


--Y1_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[124]
--operation mode is normal

Y1_dffs[124]_lut_out = Y1_dffs[125];
Y1_dffs[124] = DFFEA(Y1_dffs[124]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[144]
--operation mode is normal

Y1_dffs[144]_lut_out = Y1_dffs[145];
Y1_dffs[144] = DFFEA(Y1_dffs[144]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[143]
--operation mode is normal

Y1_dffs[143]_lut_out = Y1_dffs[144];
Y1_dffs[143] = DFFEA(Y1_dffs[143]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff
--operation mode is normal

X34_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[42], VCC);


--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(clk_i, NB1_cs13a[8], VCC);


--X34L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~155
--operation mode is normal

X34L4 = AMPP_FUNCTION(Y1_dffs[144], Y1_dffs[143], X34_holdff, B1_acq_trigger_in_reg[42]);


--X34L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~144
--operation mode is normal

X34L3 = AMPP_FUNCTION(Y1_dffs[144], Y1_dffs[143], B1_acq_trigger_in_reg[42]);


--Y1_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[145]
--operation mode is normal

Y1_dffs[145]_lut_out = Y1_dffs[146];
Y1_dffs[145] = DFFEA(Y1_dffs[145]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[140]
--operation mode is normal

Y1_dffs[140]_lut_out = Y1_dffs[141];
Y1_dffs[140] = DFFEA(Y1_dffs[140]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[141]
--operation mode is normal

Y1_dffs[141]_lut_out = Y1_dffs[142];
Y1_dffs[141] = DFFEA(Y1_dffs[141]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~129
--operation mode is normal

X24L2 = AMPP_FUNCTION(Y1_dffs[140], Y1_dffs[141], B1_acq_trigger_in_reg[0], X1_holdff);


--X24L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~118
--operation mode is normal

X24L1 = AMPP_FUNCTION(Y1_dffs[141], Y1_dffs[140], B1_acq_trigger_in_reg[0]);


--Y1_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[142]
--operation mode is normal

Y1_dffs[142]_lut_out = Y1_dffs[143];
Y1_dffs[142] = DFFEA(Y1_dffs[142]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[138]
--operation mode is normal

Y1_dffs[138]_lut_out = Y1_dffs[139];
Y1_dffs[138] = DFFEA(Y1_dffs[138]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[137]
--operation mode is normal

Y1_dffs[137]_lut_out = Y1_dffs[138];
Y1_dffs[137] = DFFEA(Y1_dffs[137]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|holdff
--operation mode is normal

X14_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[40], VCC);


--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(clk_i, SB1_q_b[7], VCC);


--X14L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~155
--operation mode is normal

X14L3 = AMPP_FUNCTION(Y1_dffs[138], Y1_dffs[137], X14_holdff, B1_acq_trigger_in_reg[40]);


--X14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~144
--operation mode is normal

X14L2 = AMPP_FUNCTION(Y1_dffs[138], Y1_dffs[137], B1_acq_trigger_in_reg[40]);


--Y1_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[139]
--operation mode is normal

Y1_dffs[139]_lut_out = Y1_dffs[140];
Y1_dffs[139] = DFFEA(Y1_dffs[139]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[135]
--operation mode is normal

Y1_dffs[135]_lut_out = Y1_dffs[136];
Y1_dffs[135] = DFFEA(Y1_dffs[135]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[134]
--operation mode is normal

Y1_dffs[134]_lut_out = Y1_dffs[135];
Y1_dffs[134] = DFFEA(Y1_dffs[134]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X04_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|holdff
--operation mode is normal

X04_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[39], VCC);


--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(clk_i, SB1_q_b[6], VCC);


--X04L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~155
--operation mode is normal

X04L3 = AMPP_FUNCTION(Y1_dffs[135], Y1_dffs[134], X04_holdff, B1_acq_trigger_in_reg[39]);


--X04L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~144
--operation mode is normal

X04L2 = AMPP_FUNCTION(Y1_dffs[135], Y1_dffs[134], B1_acq_trigger_in_reg[39]);


--Y1_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[136]
--operation mode is normal

Y1_dffs[136]_lut_out = Y1_dffs[137];
Y1_dffs[136] = DFFEA(Y1_dffs[136]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[156]
--operation mode is normal

Y1_dffs[156]_lut_out = Y1_dffs[157];
Y1_dffs[156] = DFFEA(Y1_dffs[156]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[155]
--operation mode is normal

Y1_dffs[155]_lut_out = Y1_dffs[156];
Y1_dffs[155] = DFFEA(Y1_dffs[155]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X74_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|holdff
--operation mode is normal

X74_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[46], VCC);


--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(clk_i, GB1L831, VCC);


--X74L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~155
--operation mode is normal

X74L3 = AMPP_FUNCTION(Y1_dffs[156], Y1_dffs[155], X74_holdff, B1_acq_trigger_in_reg[46]);


--X74L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~144
--operation mode is normal

X74L2 = AMPP_FUNCTION(Y1_dffs[156], Y1_dffs[155], B1_acq_trigger_in_reg[46]);


--Y1_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[157]
--operation mode is normal

Y1_dffs[157]_lut_out = Y1_dffs[158];
Y1_dffs[157] = DFFEA(Y1_dffs[157]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[153]
--operation mode is normal

Y1_dffs[153]_lut_out = Y1_dffs[154];
Y1_dffs[153] = DFFEA(Y1_dffs[153]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[152]
--operation mode is normal

Y1_dffs[152]_lut_out = Y1_dffs[153];
Y1_dffs[152] = DFFEA(Y1_dffs[152]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|holdff
--operation mode is normal

X64_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[45], VCC);


--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(clk_i, NB1_cs11a[0], VCC);


--X64L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~155
--operation mode is normal

X64L3 = AMPP_FUNCTION(Y1_dffs[153], Y1_dffs[152], X64_holdff, B1_acq_trigger_in_reg[45]);


--X64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~144
--operation mode is normal

X64L2 = AMPP_FUNCTION(Y1_dffs[153], Y1_dffs[152], B1_acq_trigger_in_reg[45]);


--Y1_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[154]
--operation mode is normal

Y1_dffs[154]_lut_out = Y1_dffs[155];
Y1_dffs[154] = DFFEA(Y1_dffs[154]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[150]
--operation mode is normal

Y1_dffs[150]_lut_out = Y1_dffs[151];
Y1_dffs[150] = DFFEA(Y1_dffs[150]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[149]
--operation mode is normal

Y1_dffs[149]_lut_out = Y1_dffs[150];
Y1_dffs[149] = DFFEA(Y1_dffs[149]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|holdff
--operation mode is normal

X54_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[44], VCC);


--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(clk_i, clk_i, VCC);


--X54L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~148
--operation mode is normal

X54L3 = AMPP_FUNCTION(Y1_dffs[150], Y1_dffs[149], X54_holdff, B1_acq_trigger_in_reg[44]);


--X54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~104
--operation mode is normal

X54L2 = AMPP_FUNCTION(Y1_dffs[150], Y1_dffs[149], B1_acq_trigger_in_reg[44]);


--Y1_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[151]
--operation mode is normal

Y1_dffs[151]_lut_out = Y1_dffs[152];
Y1_dffs[151] = DFFEA(Y1_dffs[151]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[147]
--operation mode is normal

Y1_dffs[147]_lut_out = Y1_dffs[148];
Y1_dffs[147] = DFFEA(Y1_dffs[147]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[146]
--operation mode is normal

Y1_dffs[146]_lut_out = Y1_dffs[147];
Y1_dffs[146] = DFFEA(Y1_dffs[146]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~153
--operation mode is normal

X44L2 = AMPP_FUNCTION(Y1_dffs[147], Y1_dffs[146], B1_acq_trigger_in_reg[42], X34_holdff);


--X44L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~142
--operation mode is normal

X44L1 = AMPP_FUNCTION(Y1_dffs[146], Y1_dffs[147], B1_acq_trigger_in_reg[42]);


--Y1_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[148]
--operation mode is normal

Y1_dffs[148]_lut_out = Y1_dffs[149];
Y1_dffs[148] = DFFEA(Y1_dffs[148]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[167]
--operation mode is normal

Y1_dffs[167]_lut_out = Y1_dffs[168];
Y1_dffs[167] = DFFEA(Y1_dffs[167]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[168]
--operation mode is normal

Y1_dffs[168]_lut_out = Y1_dffs[169];
Y1_dffs[168] = DFFEA(Y1_dffs[168]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~129
--operation mode is normal

X15L2 = AMPP_FUNCTION(Y1_dffs[167], Y1_dffs[168], B1_acq_trigger_in_reg[36], X73_holdff);


--X15L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~118
--operation mode is normal

X15L1 = AMPP_FUNCTION(Y1_dffs[168], Y1_dffs[167], B1_acq_trigger_in_reg[36]);


--Y1_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[169]
--operation mode is normal

Y1_dffs[169]_lut_out = Y1_dffs[170];
Y1_dffs[169] = DFFEA(Y1_dffs[169]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[164]
--operation mode is normal

Y1_dffs[164]_lut_out = Y1_dffs[165];
Y1_dffs[164] = DFFEA(Y1_dffs[164]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[165]
--operation mode is normal

Y1_dffs[165]_lut_out = Y1_dffs[166];
Y1_dffs[165] = DFFEA(Y1_dffs[165]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X05L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~129
--operation mode is normal

X05L2 = AMPP_FUNCTION(Y1_dffs[164], Y1_dffs[165], B1_acq_trigger_in_reg[35], X63_holdff);


--X05L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~118
--operation mode is normal

X05L1 = AMPP_FUNCTION(Y1_dffs[165], Y1_dffs[164], B1_acq_trigger_in_reg[35]);


--Y1_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[166]
--operation mode is normal

Y1_dffs[166]_lut_out = Y1_dffs[167];
Y1_dffs[166] = DFFEA(Y1_dffs[166]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[161]
--operation mode is normal

Y1_dffs[161]_lut_out = Y1_dffs[162];
Y1_dffs[161] = DFFEA(Y1_dffs[161]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[162]
--operation mode is normal

Y1_dffs[162]_lut_out = Y1_dffs[163];
Y1_dffs[162] = DFFEA(Y1_dffs[162]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X94L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~129
--operation mode is normal

X94L2 = AMPP_FUNCTION(Y1_dffs[161], Y1_dffs[162], B1_acq_trigger_in_reg[34], X53_holdff);


--X94L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~118
--operation mode is normal

X94L1 = AMPP_FUNCTION(Y1_dffs[162], Y1_dffs[161], B1_acq_trigger_in_reg[34]);


--Y1_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[163]
--operation mode is normal

Y1_dffs[163]_lut_out = Y1_dffs[164];
Y1_dffs[163] = DFFEA(Y1_dffs[163]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[158]
--operation mode is normal

Y1_dffs[158]_lut_out = Y1_dffs[159];
Y1_dffs[158] = DFFEA(Y1_dffs[158]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[159]
--operation mode is normal

Y1_dffs[159]_lut_out = Y1_dffs[160];
Y1_dffs[159] = DFFEA(Y1_dffs[159]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X84L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~129
--operation mode is normal

X84L2 = AMPP_FUNCTION(Y1_dffs[158], Y1_dffs[159], B1_acq_trigger_in_reg[33], X43_holdff);


--X84L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~118
--operation mode is normal

X84L1 = AMPP_FUNCTION(Y1_dffs[159], Y1_dffs[158], B1_acq_trigger_in_reg[33]);


--Y1_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[160]
--operation mode is normal

Y1_dffs[160]_lut_out = Y1_dffs[161];
Y1_dffs[160] = DFFEA(Y1_dffs[160]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[179]
--operation mode is normal

Y1_dffs[179]_lut_out = Y1_dffs[180];
Y1_dffs[179] = DFFEA(Y1_dffs[179]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[180]
--operation mode is normal

Y1_dffs[180]_lut_out = Y1_dffs[181];
Y1_dffs[180] = DFFEA(Y1_dffs[180]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~129
--operation mode is normal

X55L2 = AMPP_FUNCTION(Y1_dffs[179], Y1_dffs[180], B1_acq_trigger_in_reg[40], X14_holdff);


--X55L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~118
--operation mode is normal

X55L1 = AMPP_FUNCTION(Y1_dffs[180], Y1_dffs[179], B1_acq_trigger_in_reg[40]);


--Y1_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[181]
--operation mode is normal

Y1_dffs[181]_lut_out = Y1_dffs[182];
Y1_dffs[181] = DFFEA(Y1_dffs[181]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[176]
--operation mode is normal

Y1_dffs[176]_lut_out = Y1_dffs[177];
Y1_dffs[176] = DFFEA(Y1_dffs[176]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[177]
--operation mode is normal

Y1_dffs[177]_lut_out = Y1_dffs[178];
Y1_dffs[177] = DFFEA(Y1_dffs[177]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~129
--operation mode is normal

X45L2 = AMPP_FUNCTION(Y1_dffs[176], Y1_dffs[177], B1_acq_trigger_in_reg[39], X04_holdff);


--X45L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~118
--operation mode is normal

X45L1 = AMPP_FUNCTION(Y1_dffs[177], Y1_dffs[176], B1_acq_trigger_in_reg[39]);


--Y1_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[178]
--operation mode is normal

Y1_dffs[178]_lut_out = Y1_dffs[179];
Y1_dffs[178] = DFFEA(Y1_dffs[178]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[173]
--operation mode is normal

Y1_dffs[173]_lut_out = Y1_dffs[174];
Y1_dffs[173] = DFFEA(Y1_dffs[173]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[174]
--operation mode is normal

Y1_dffs[174]_lut_out = Y1_dffs[175];
Y1_dffs[174] = DFFEA(Y1_dffs[174]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~129
--operation mode is normal

X35L2 = AMPP_FUNCTION(Y1_dffs[173], Y1_dffs[174], B1_acq_trigger_in_reg[38], X93_holdff);


--X35L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~118
--operation mode is normal

X35L1 = AMPP_FUNCTION(Y1_dffs[174], Y1_dffs[173], B1_acq_trigger_in_reg[38]);


--Y1_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[175]
--operation mode is normal

Y1_dffs[175]_lut_out = Y1_dffs[176];
Y1_dffs[175] = DFFEA(Y1_dffs[175]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[170]
--operation mode is normal

Y1_dffs[170]_lut_out = Y1_dffs[171];
Y1_dffs[170] = DFFEA(Y1_dffs[170]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[171]
--operation mode is normal

Y1_dffs[171]_lut_out = Y1_dffs[172];
Y1_dffs[171] = DFFEA(Y1_dffs[171]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~129
--operation mode is normal

X25L2 = AMPP_FUNCTION(Y1_dffs[170], Y1_dffs[171], B1_acq_trigger_in_reg[37], X83_holdff);


--X25L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~118
--operation mode is normal

X25L1 = AMPP_FUNCTION(Y1_dffs[171], Y1_dffs[170], B1_acq_trigger_in_reg[37]);


--Y1_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[172]
--operation mode is normal

Y1_dffs[172]_lut_out = Y1_dffs[173];
Y1_dffs[172] = DFFEA(Y1_dffs[172]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[191]
--operation mode is normal

Y1_dffs[191]_lut_out = Y1_dffs[192];
Y1_dffs[191] = DFFEA(Y1_dffs[191]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[192]
--operation mode is normal

Y1_dffs[192]_lut_out = Y1_dffs[193];
Y1_dffs[192] = DFFEA(Y1_dffs[192]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X95L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~129
--operation mode is normal

X95L2 = AMPP_FUNCTION(Y1_dffs[191], Y1_dffs[192], B1_acq_trigger_in_reg[46], X74_holdff);


--X95L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~118
--operation mode is normal

X95L1 = AMPP_FUNCTION(Y1_dffs[192], Y1_dffs[191], B1_acq_trigger_in_reg[46]);


--Y1_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[193]
--operation mode is normal

Y1_dffs[193]_lut_out = Y1_dffs[194];
Y1_dffs[193] = DFFEA(Y1_dffs[193]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[189]
--operation mode is normal

Y1_dffs[189]_lut_out = Y1_dffs[190];
Y1_dffs[189] = DFFEA(Y1_dffs[189]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[188]
--operation mode is normal

Y1_dffs[188]_lut_out = Y1_dffs[189];
Y1_dffs[188] = DFFEA(Y1_dffs[188]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X85L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~129
--operation mode is normal

X85L2 = AMPP_FUNCTION(Y1_dffs[189], Y1_dffs[188], B1_acq_trigger_in_reg[42], X34_holdff);


--X85L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~118
--operation mode is normal

X85L1 = AMPP_FUNCTION(Y1_dffs[188], Y1_dffs[189], B1_acq_trigger_in_reg[42]);


--Y1_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[190]
--operation mode is normal

Y1_dffs[190]_lut_out = Y1_dffs[191];
Y1_dffs[190] = DFFEA(Y1_dffs[190]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[185]
--operation mode is normal

Y1_dffs[185]_lut_out = Y1_dffs[186];
Y1_dffs[185] = DFFEA(Y1_dffs[185]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[186]
--operation mode is normal

Y1_dffs[186]_lut_out = Y1_dffs[187];
Y1_dffs[186] = DFFEA(Y1_dffs[186]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X75L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~129
--operation mode is normal

X75L2 = AMPP_FUNCTION(Y1_dffs[185], Y1_dffs[186], B1_acq_trigger_in_reg[45], X64_holdff);


--X75L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~118
--operation mode is normal

X75L1 = AMPP_FUNCTION(Y1_dffs[186], Y1_dffs[185], B1_acq_trigger_in_reg[45]);


--Y1_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[187]
--operation mode is normal

Y1_dffs[187]_lut_out = Y1_dffs[188];
Y1_dffs[187] = DFFEA(Y1_dffs[187]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[182]
--operation mode is normal

Y1_dffs[182]_lut_out = Y1_dffs[183];
Y1_dffs[182] = DFFEA(Y1_dffs[182]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[183]
--operation mode is normal

Y1_dffs[183]_lut_out = Y1_dffs[184];
Y1_dffs[183] = DFFEA(Y1_dffs[183]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~153
--operation mode is normal

X65L2 = AMPP_FUNCTION(Y1_dffs[182], Y1_dffs[183], B1_acq_trigger_in_reg[42], X34_holdff);


--X65L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~142
--operation mode is normal

X65L1 = AMPP_FUNCTION(Y1_dffs[183], Y1_dffs[182], B1_acq_trigger_in_reg[42]);


--Y1_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[184]
--operation mode is normal

Y1_dffs[184]_lut_out = Y1_dffs[185];
Y1_dffs[184] = DFFEA(Y1_dffs[184]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[203]
--operation mode is normal

Y1_dffs[203]_lut_out = Y1_dffs[204];
Y1_dffs[203] = DFFEA(Y1_dffs[203]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[204]
--operation mode is normal

Y1_dffs[204]_lut_out = Y1_dffs[205];
Y1_dffs[204] = DFFEA(Y1_dffs[204]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~129
--operation mode is normal

X36L2 = AMPP_FUNCTION(Y1_dffs[203], Y1_dffs[204], B1_acq_trigger_in_reg[4], X5_holdff);


--X36L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~118
--operation mode is normal

X36L1 = AMPP_FUNCTION(Y1_dffs[204], Y1_dffs[203], B1_acq_trigger_in_reg[4]);


--Y1_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[205]
--operation mode is normal

Y1_dffs[205]_lut_out = Y1_dffs[206];
Y1_dffs[205] = DFFEA(Y1_dffs[205]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[200]
--operation mode is normal

Y1_dffs[200]_lut_out = Y1_dffs[201];
Y1_dffs[200] = DFFEA(Y1_dffs[200]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[201]
--operation mode is normal

Y1_dffs[201]_lut_out = Y1_dffs[202];
Y1_dffs[201] = DFFEA(Y1_dffs[201]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~129
--operation mode is normal

X26L2 = AMPP_FUNCTION(Y1_dffs[200], Y1_dffs[201], B1_acq_trigger_in_reg[3], X4_holdff);


--X26L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~118
--operation mode is normal

X26L1 = AMPP_FUNCTION(Y1_dffs[201], Y1_dffs[200], B1_acq_trigger_in_reg[3]);


--Y1_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[202]
--operation mode is normal

Y1_dffs[202]_lut_out = Y1_dffs[203];
Y1_dffs[202] = DFFEA(Y1_dffs[202]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[197]
--operation mode is normal

Y1_dffs[197]_lut_out = Y1_dffs[198];
Y1_dffs[197] = DFFEA(Y1_dffs[197]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[198]
--operation mode is normal

Y1_dffs[198]_lut_out = Y1_dffs[199];
Y1_dffs[198] = DFFEA(Y1_dffs[198]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~129
--operation mode is normal

X16L2 = AMPP_FUNCTION(Y1_dffs[197], Y1_dffs[198], B1_acq_trigger_in_reg[2], X3_holdff);


--X16L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~118
--operation mode is normal

X16L1 = AMPP_FUNCTION(Y1_dffs[198], Y1_dffs[197], B1_acq_trigger_in_reg[2]);


--Y1_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[199]
--operation mode is normal

Y1_dffs[199]_lut_out = Y1_dffs[200];
Y1_dffs[199] = DFFEA(Y1_dffs[199]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[194]
--operation mode is normal

Y1_dffs[194]_lut_out = Y1_dffs[195];
Y1_dffs[194] = DFFEA(Y1_dffs[194]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[195]
--operation mode is normal

Y1_dffs[195]_lut_out = Y1_dffs[196];
Y1_dffs[195] = DFFEA(Y1_dffs[195]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X06L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~129
--operation mode is normal

X06L2 = AMPP_FUNCTION(Y1_dffs[194], Y1_dffs[195], B1_acq_trigger_in_reg[1], X2_holdff);


--X06L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~118
--operation mode is normal

X06L1 = AMPP_FUNCTION(Y1_dffs[195], Y1_dffs[194], B1_acq_trigger_in_reg[1]);


--Y1_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[196]
--operation mode is normal

Y1_dffs[196]_lut_out = Y1_dffs[197];
Y1_dffs[196] = DFFEA(Y1_dffs[196]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[209]
--operation mode is normal

Y1_dffs[209]_lut_out = Y1_dffs[210];
Y1_dffs[209] = DFFEA(Y1_dffs[209]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[210]
--operation mode is normal

Y1_dffs[210]_lut_out = Y1_dffs[211];
Y1_dffs[210] = DFFEA(Y1_dffs[210]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~129
--operation mode is normal

X56L2 = AMPP_FUNCTION(Y1_dffs[209], Y1_dffs[210], B1_acq_trigger_in_reg[6], X7_holdff);


--X56L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~118
--operation mode is normal

X56L1 = AMPP_FUNCTION(Y1_dffs[210], Y1_dffs[209], B1_acq_trigger_in_reg[6]);


--Y1_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[211]
--operation mode is normal

Y1_dffs[211]_lut_out = Y1_dffs[212];
Y1_dffs[211] = DFFEA(Y1_dffs[211]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[212]
--operation mode is normal

Y1_dffs[212]_lut_out = Y1_dffs[213];
Y1_dffs[212] = DFFEA(Y1_dffs[212]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[213]
--operation mode is normal

Y1_dffs[213]_lut_out = Y1_dffs[214];
Y1_dffs[213] = DFFEA(Y1_dffs[213]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~129
--operation mode is normal

X66L2 = AMPP_FUNCTION(Y1_dffs[212], Y1_dffs[213], B1_acq_trigger_in_reg[7], X8_holdff);


--X66L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~118
--operation mode is normal

X66L1 = AMPP_FUNCTION(Y1_dffs[213], Y1_dffs[212], B1_acq_trigger_in_reg[7]);


--Y1_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[214]
--operation mode is normal

Y1_dffs[214]_lut_out = Y1_dffs[215];
Y1_dffs[214] = DFFEA(Y1_dffs[214]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[206]
--operation mode is normal

Y1_dffs[206]_lut_out = Y1_dffs[207];
Y1_dffs[206] = DFFEA(Y1_dffs[206]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[207]
--operation mode is normal

Y1_dffs[207]_lut_out = Y1_dffs[208];
Y1_dffs[207] = DFFEA(Y1_dffs[207]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--X46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~129
--operation mode is normal

X46L2 = AMPP_FUNCTION(Y1_dffs[206], Y1_dffs[207], B1_acq_trigger_in_reg[5], X6_holdff);


--X46L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~118
--operation mode is normal

X46L1 = AMPP_FUNCTION(Y1_dffs[207], Y1_dffs[206], B1_acq_trigger_in_reg[5]);


--Y1_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[208]
--operation mode is normal

Y1_dffs[208]_lut_out = Y1_dffs[209];
Y1_dffs[208] = DFFEA(Y1_dffs[208]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[7]
--operation mode is normal

Y1_dffs[7]_lut_out = Y1_dffs[8];
Y1_dffs[7] = DFFEA(Y1_dffs[7]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--UB6L6Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[5]~reg0
--operation mode is normal

UB6L6Q = AMPP_FUNCTION(!A1L5, UB6L7Q, VB1_state[4], UB6L6Q, E1L4, !E1L61, E1_IRSR_ENA);


--E1L41 is sld_hub:SLD_HUB_INST|IRSR_D[4]~1160
--operation mode is normal

E1L41 = AMPP_FUNCTION(UB6L6Q, VB1_state[4], UB6L5Q, E1L4);


--E1L91 is sld_hub:SLD_HUB_INST|i~26
--operation mode is normal

E1L91 = AMPP_FUNCTION(VB1_state[5], E1_OK_TO_UPDATE_IR_Q, UB4L1Q);


--F1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~165
--operation mode is normal

F1L3 = AMPP_FUNCTION(N1_safe_q[1], N1_safe_q[2]);


--F1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]
--operation mode is normal

F1_WORD_SR[3] = AMPP_FUNCTION(!A1L2, F1L3, A1L4, altera_internal_jtag, N1_safe_q[0], !F1_clear_signal, V1L1);


--G1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[1]~28
--operation mode is normal

G1L6 = AMPP_FUNCTION(S1L1Q, Y1_dffs[5]);


--G1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~64
--operation mode is normal

G1L3 = AMPP_FUNCTION(B1_run_instr_on, Y1_dffs[5], N3_cout, H1_is_max_write_address_ff);


--Y1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[11]
--operation mode is normal

Y1_dffs[11]_lut_out = Y1_dffs[12];
Y1_dffs[11] = DFFEA(Y1_dffs[11]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[9]
--operation mode is normal

Y1_dffs[9]_lut_out = Y1_dffs[10];
Y1_dffs[9] = DFFEA(Y1_dffs[9]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~10
--operation mode is normal

Q1L1 = AMPP_FUNCTION(Y1_dffs[11], Y1_dffs[9], N3_safe_q[3], N3_safe_q[5]);


--Y1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[13]
--operation mode is normal

Y1_dffs[13]_lut_out = Y1_dffs[14];
Y1_dffs[13] = DFFEA(Y1_dffs[13]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~13
--operation mode is normal

Q1L2 = AMPP_FUNCTION(Y1_dffs[13], Y1_dffs[6], N3_safe_q[0], N3_safe_q[7]);


--Y1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[10]
--operation mode is normal

Y1_dffs[10]_lut_out = Y1_dffs[11];
Y1_dffs[10] = DFFEA(Y1_dffs[10]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~18
--operation mode is normal

Q1L3 = AMPP_FUNCTION(Y1_dffs[10], Y1_dffs[7], N3_safe_q[1], N3_safe_q[4]);


--Y1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[12]
--operation mode is normal

Y1_dffs[12]_lut_out = Y1_dffs[13];
Y1_dffs[12] = DFFEA(Y1_dffs[12]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[8]
--operation mode is normal

Y1_dffs[8]_lut_out = Y1_dffs[9];
Y1_dffs[8] = DFFEA(Y1_dffs[8]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~25
--operation mode is normal

Q1L4 = AMPP_FUNCTION(Y1_dffs[12], Y1_dffs[8], N3_safe_q[2], N3_safe_q[6]);


--Q1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~34
--operation mode is normal

Q1L5 = AMPP_FUNCTION(Q1L1, Q1L2, Q1L3, Q1L4);


--G1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~2
--operation mode is normal

G1L1 = AMPP_FUNCTION(G1L6, G1L3, P1L3, Q1L5);


--Y2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]
--operation mode is normal

Y2_dffs[3]_lut_out = N3_safe_q[2] & (Y2_dffs[4] # A1L4) # !N3_safe_q[2] & Y2_dffs[4] & !A1L4;
Y2_dffs[3] = DFFEA(Y2_dffs[3]_lut_out, !A1L2, !B1_reset_all, , , , );


--F2_WORD_SR[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

F2_WORD_SR[3] = AMPP_FUNCTION(!A1L5, F2L2, VB1_state[4], altera_internal_jtag, !F2_clear_signal, E1L02);


--NB1_dffe10a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[5]
--operation mode is normal

NB1_dffe10a[5]_lut_out = NB1_dffe6a[5];
NB1_dffe10a[5] = DFFEA(NB1_dffe10a[5]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[4]
--operation mode is normal

NB1_dffe9a[4]_lut_out = NB1_dffe8a[4];
NB1_dffe9a[4] = DFFEA(NB1_dffe9a[4]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[5]
--operation mode is normal

NB1_dffe8a[5]_lut_out = N6_safe_q[5];
NB1_dffe8a[5] = DFFEA(NB1_dffe8a[5]_lut_out, clk_i, !rst_i, , , , );


--UB6L7Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[6]~reg0
--operation mode is normal

UB6L7Q = AMPP_FUNCTION(!A1L5, UB6L8Q, VB1_state[4], UB6L7Q, E1L4, !E1L61, E1_IRSR_ENA);


--Y1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[14]
--operation mode is normal

Y1_dffs[14]_lut_out = Y1_dffs[15];
Y1_dffs[14] = DFFEA(Y1_dffs[14]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]
--operation mode is normal

Y2_dffs[4]_lut_out = N3_safe_q[3] & (Y2_dffs[5] # A1L4) # !N3_safe_q[3] & Y2_dffs[5] & !A1L4;
Y2_dffs[4] = DFFEA(Y2_dffs[4]_lut_out, !A1L2, !B1_reset_all, , , , );


--F2L2 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_13_rtl_277_rtl_285_rtl_289~0
--operation mode is normal

F2L2 = AMPP_FUNCTION(N7_safe_q[0], N7_safe_q[1], N7_safe_q[2], N7_safe_q[3]);


--NB1_dffe10a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[4]
--operation mode is normal

NB1_dffe10a[4]_lut_out = NB1_dffe6a[4];
NB1_dffe10a[4] = DFFEA(NB1_dffe10a[4]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[3]
--operation mode is normal

NB1_dffe9a[3]_lut_out = NB1_dffe8a[3];
NB1_dffe9a[3] = DFFEA(NB1_dffe9a[3]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[4]
--operation mode is normal

NB1_dffe8a[4]_lut_out = N6_safe_q[4];
NB1_dffe8a[4] = DFFEA(NB1_dffe8a[4]_lut_out, clk_i, !rst_i, , , , );


--Y1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[15]
--operation mode is normal

Y1_dffs[15]_lut_out = Y1_dffs[16];
Y1_dffs[15] = DFFEA(Y1_dffs[15]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]
--operation mode is normal

Y2_dffs[5]_lut_out = N3_safe_q[4] & (Y2_dffs[6] # A1L4) # !N3_safe_q[4] & Y2_dffs[6] & !A1L4;
Y2_dffs[5] = DFFEA(Y2_dffs[5]_lut_out, !A1L2, !B1_reset_all, , , , );


--NB1_dffe10a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[3]
--operation mode is normal

NB1_dffe10a[3]_lut_out = NB1_dffe6a[3];
NB1_dffe10a[3] = DFFEA(NB1_dffe10a[3]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[2]
--operation mode is normal

NB1_dffe9a[2]_lut_out = NB1_dffe8a[2];
NB1_dffe9a[2] = DFFEA(NB1_dffe9a[2]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[3]
--operation mode is normal

NB1_dffe8a[3]_lut_out = N6_safe_q[3];
NB1_dffe8a[3] = DFFEA(NB1_dffe8a[3]_lut_out, clk_i, !rst_i, , , , );


--Y1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[16]
--operation mode is normal

Y1_dffs[16]_lut_out = Y1_dffs[17];
Y1_dffs[16] = DFFEA(Y1_dffs[16]_lut_out, !A1L2, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]
--operation mode is normal

Y2_dffs[6]_lut_out = N3_safe_q[5] & (Y2_dffs[7] # A1L4) # !N3_safe_q[5] & Y2_dffs[7] & !A1L4;
Y2_dffs[6] = DFFEA(Y2_dffs[6]_lut_out, !A1L2, !B1_reset_all, , , , );


--NB1_dffe10a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[2]
--operation mode is normal

NB1_dffe10a[2]_lut_out = NB1_dffe6a[2];
NB1_dffe10a[2] = DFFEA(NB1_dffe10a[2]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[1]
--operation mode is normal

NB1_dffe9a[1]_lut_out = NB1_dffe8a[1];
NB1_dffe9a[1] = DFFEA(NB1_dffe9a[1]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[2]
--operation mode is normal

NB1_dffe8a[2]_lut_out = N6_safe_q[2];
NB1_dffe8a[2] = DFFEA(NB1_dffe8a[2]_lut_out, clk_i, !rst_i, , , , );


--Y2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]
--operation mode is normal

Y2_dffs[7]_lut_out = N3_safe_q[6] & (Y2_dffs[8] # A1L4) # !N3_safe_q[6] & Y2_dffs[8] & !A1L4;
Y2_dffs[7] = DFFEA(Y2_dffs[7]_lut_out, !A1L2, !B1_reset_all, , , , );


--NB1_dffe10a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[1]
--operation mode is normal

NB1_dffe10a[1]_lut_out = NB1_dffe6a[1];
NB1_dffe10a[1] = DFFEA(NB1_dffe10a[1]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe9a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[0]
--operation mode is normal

NB1_dffe9a[0]_lut_out = NB1_dffe8a[0];
NB1_dffe9a[0] = DFFEA(NB1_dffe9a[0]_lut_out, TB1__clk0, !rst_i, , , , );


--NB1_dffe8a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[1]
--operation mode is normal

NB1_dffe8a[1]_lut_out = N6_safe_q[1];
NB1_dffe8a[1] = DFFEA(NB1_dffe8a[1]_lut_out, clk_i, !rst_i, , , , );


--Y2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]
--operation mode is normal

Y2_dffs[8]_lut_out = N3_safe_q[7] & (Y2_dffs[9] # A1L4) # !N3_safe_q[7] & Y2_dffs[9] & !A1L4;
Y2_dffs[8] = DFFEA(Y2_dffs[8]_lut_out, !A1L2, !B1_reset_all, , , , );


--NB1_dffe10a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[0]
--operation mode is normal

NB1_dffe10a[0]_lut_out = NB1_dffe6a[0];
NB1_dffe10a[0] = DFFEA(NB1_dffe10a[0]_lut_out, clk_i, !rst_i, , , , );


--NB1_dffe8a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[0]
--operation mode is normal

NB1_dffe8a[0]_lut_out = N6_safe_q[0];
NB1_dffe8a[0] = DFFEA(NB1_dffe8a[0]_lut_out, clk_i, !rst_i, , , , );


--Y2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]
--operation mode is normal

Y2_dffs[9]_lut_out = Z1_dffs[0] & (Y2_dffs[10] # A1L4) # !Z1_dffs[0] & Y2_dffs[10] & !A1L4;
Y2_dffs[9] = DFFEA(Y2_dffs[9]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0]
--operation mode is normal

Z1_dffs[0]_lut_out = N3_safe_q[0];
Z1_dffs[0] = DFFEA(Z1_dffs[0]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]
--operation mode is normal

Y2_dffs[10]_lut_out = Z1_dffs[1] & (Y2_dffs[11] # A1L4) # !Z1_dffs[1] & Y2_dffs[11] & !A1L4;
Y2_dffs[10] = DFFEA(Y2_dffs[10]_lut_out, !A1L2, !B1_reset_all, , , , );


--H1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~11
--operation mode is normal

H1L3 = AMPP_FUNCTION(H1L2, Y1_dffs[5], S1L5Q, T1_status_out[0]);


--Z1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1]
--operation mode is normal

Z1_dffs[1]_lut_out = N3_safe_q[1];
Z1_dffs[1] = DFFEA(Z1_dffs[1]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]
--operation mode is normal

Y2_dffs[11]_lut_out = Z1_dffs[2] & (Y2_dffs[12] # A1L4) # !Z1_dffs[2] & Y2_dffs[12] & !A1L4;
Y2_dffs[11] = DFFEA(Y2_dffs[11]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2]
--operation mode is normal

Z1_dffs[2]_lut_out = N3_safe_q[2];
Z1_dffs[2] = DFFEA(Z1_dffs[2]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]
--operation mode is normal

Y2_dffs[12]_lut_out = Z1_dffs[3] & (Y2_dffs[13] # A1L4) # !Z1_dffs[3] & Y2_dffs[13] & !A1L4;
Y2_dffs[12] = DFFEA(Y2_dffs[12]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3]
--operation mode is normal

Z1_dffs[3]_lut_out = N3_safe_q[3];
Z1_dffs[3] = DFFEA(Z1_dffs[3]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]
--operation mode is normal

Y2_dffs[13]_lut_out = Z1_dffs[4] & (Y2_dffs[14] # A1L4) # !Z1_dffs[4] & Y2_dffs[14] & !A1L4;
Y2_dffs[13] = DFFEA(Y2_dffs[13]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4]
--operation mode is normal

Z1_dffs[4]_lut_out = N3_safe_q[4];
Z1_dffs[4] = DFFEA(Z1_dffs[4]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]
--operation mode is normal

Y2_dffs[14]_lut_out = Z1_dffs[5] & (Y2_dffs[15] # A1L4) # !Z1_dffs[5] & Y2_dffs[15] & !A1L4;
Y2_dffs[14] = DFFEA(Y2_dffs[14]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5]
--operation mode is normal

Z1_dffs[5]_lut_out = N3_safe_q[5];
Z1_dffs[5] = DFFEA(Z1_dffs[5]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]
--operation mode is normal

Y2_dffs[15]_lut_out = Z1_dffs[6] & (Y2_dffs[16] # A1L4) # !Z1_dffs[6] & Y2_dffs[16] & !A1L4;
Y2_dffs[15] = DFFEA(Y2_dffs[15]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6]
--operation mode is normal

Z1_dffs[6]_lut_out = N3_safe_q[6];
Z1_dffs[6] = DFFEA(Z1_dffs[6]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]
--operation mode is normal

Y2_dffs[16]_lut_out = Z1_dffs[7] & (Y3_dffs[0] # A1L4) # !Z1_dffs[7] & Y3_dffs[0] & !A1L4;
Y2_dffs[16] = DFFEA(Y2_dffs[16]_lut_out, !A1L2, !B1_reset_all, , , , );


--Z1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7]
--operation mode is normal

Z1_dffs[7]_lut_out = N3_safe_q[7];
Z1_dffs[7] = DFFEA(Z1_dffs[7]_lut_out, clk_i, !B1_reset_all, , H1L3, , );


--Y3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
--operation mode is normal

Y3_dffs[0]_lut_out = K1L2 & L1_q_b[0] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[1] # !K1_reduce_nor_9 & L1_q_b[0]);
Y3_dffs[0] = DFFEA(Y3_dffs[0]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
--operation mode is normal

Y3_dffs[1]_lut_out = K1L2 & L1_q_b[1] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[2] # !K1_reduce_nor_9 & L1_q_b[1]);
Y3_dffs[1] = DFFEA(Y3_dffs[1]_lut_out, !A1L2, !B1_reset_all, , , , );


--K1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4
--operation mode is normal

K1L2 = AMPP_FUNCTION(E1L22, B1_offload_instr_on, E1_jtag_debug_mode_usr1, A1L4);


--K1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_6~17
--operation mode is normal

K1L4 = AMPP_FUNCTION(N4_safe_q[6], N4_safe_q[3], N4_safe_q[4], N4_safe_q[5]);


--K1_reduce_nor_9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_9
--operation mode is normal

K1_reduce_nor_9 = AMPP_FUNCTION(N4_safe_q[0], N4_safe_q[2], K1L4, N4_safe_q[1]);


--Y3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]
--operation mode is normal

Y3_dffs[2]_lut_out = K1L2 & L1_q_b[2] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[3] # !K1_reduce_nor_9 & L1_q_b[2]);
Y3_dffs[2] = DFFEA(Y3_dffs[2]_lut_out, !A1L2, !B1_reset_all, , , , );


--G1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~2
--operation mode is normal

G1L4 = AMPP_FUNCTION(G1L2, S1L1Q, Y1_dffs[5]);


--Y3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]
--operation mode is normal

Y3_dffs[3]_lut_out = K1L2 & L1_q_b[3] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[4] # !K1_reduce_nor_9 & L1_q_b[3]);
Y3_dffs[3] = DFFEA(Y3_dffs[3]_lut_out, !A1L2, !B1_reset_all, , , , );


--K1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset
--operation mode is normal

K1_acq_buf_read_reset = AMPP_FUNCTION(B1_reset_all, B1_run_instr_on, V1L1, B1_offload_instr_on);


--K1_reduce_nor_6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_6
--operation mode is normal

K1_reduce_nor_6 = AMPP_FUNCTION(N4_safe_q[1], N4_safe_q[2], K1L4, N4_safe_q[0]);


--Y3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]
--operation mode is normal

Y3_dffs[4]_lut_out = K1L2 & L1_q_b[4] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[5] # !K1_reduce_nor_9 & L1_q_b[4]);
Y3_dffs[4] = DFFEA(Y3_dffs[4]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]
--operation mode is normal

Y3_dffs[5]_lut_out = K1L2 & L1_q_b[5] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[6] # !K1_reduce_nor_9 & L1_q_b[5]);
Y3_dffs[5] = DFFEA(Y3_dffs[5]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
--operation mode is normal

Y3_dffs[6]_lut_out = K1L2 & L1_q_b[6] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[7] # !K1_reduce_nor_9 & L1_q_b[6]);
Y3_dffs[6] = DFFEA(Y3_dffs[6]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
--operation mode is normal

Y3_dffs[7]_lut_out = K1L2 & L1_q_b[7] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[8] # !K1_reduce_nor_9 & L1_q_b[7]);
Y3_dffs[7] = DFFEA(Y3_dffs[7]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]
--operation mode is normal

Y3_dffs[8]_lut_out = K1L2 & L1_q_b[8] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[9] # !K1_reduce_nor_9 & L1_q_b[8]);
Y3_dffs[8] = DFFEA(Y3_dffs[8]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]
--operation mode is normal

Y3_dffs[9]_lut_out = K1L2 & L1_q_b[9] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[10] # !K1_reduce_nor_9 & L1_q_b[9]);
Y3_dffs[9] = DFFEA(Y3_dffs[9]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]
--operation mode is normal

Y3_dffs[10]_lut_out = K1L2 & L1_q_b[10] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[11] # !K1_reduce_nor_9 & L1_q_b[10]);
Y3_dffs[10] = DFFEA(Y3_dffs[10]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]
--operation mode is normal

Y3_dffs[11]_lut_out = K1L2 & L1_q_b[11] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[12] # !K1_reduce_nor_9 & L1_q_b[11]);
Y3_dffs[11] = DFFEA(Y3_dffs[11]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]
--operation mode is normal

Y3_dffs[12]_lut_out = K1L2 & L1_q_b[12] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[13] # !K1_reduce_nor_9 & L1_q_b[12]);
Y3_dffs[12] = DFFEA(Y3_dffs[12]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]
--operation mode is normal

Y3_dffs[13]_lut_out = K1L2 & L1_q_b[13] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[14] # !K1_reduce_nor_9 & L1_q_b[13]);
Y3_dffs[13] = DFFEA(Y3_dffs[13]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]
--operation mode is normal

Y3_dffs[14]_lut_out = K1L2 & L1_q_b[14] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[15] # !K1_reduce_nor_9 & L1_q_b[14]);
Y3_dffs[14] = DFFEA(Y3_dffs[14]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]
--operation mode is normal

Y3_dffs[15]_lut_out = K1L2 & L1_q_b[15] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[16] # !K1_reduce_nor_9 & L1_q_b[15]);
Y3_dffs[15] = DFFEA(Y3_dffs[15]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]
--operation mode is normal

Y3_dffs[16]_lut_out = K1L2 & L1_q_b[16] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[17] # !K1_reduce_nor_9 & L1_q_b[16]);
Y3_dffs[16] = DFFEA(Y3_dffs[16]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]
--operation mode is normal

Y3_dffs[17]_lut_out = K1L2 & L1_q_b[17] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[18] # !K1_reduce_nor_9 & L1_q_b[17]);
Y3_dffs[17] = DFFEA(Y3_dffs[17]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]
--operation mode is normal

Y3_dffs[18]_lut_out = K1L2 & L1_q_b[18] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[19] # !K1_reduce_nor_9 & L1_q_b[18]);
Y3_dffs[18] = DFFEA(Y3_dffs[18]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]
--operation mode is normal

Y3_dffs[19]_lut_out = K1L2 & L1_q_b[19] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[20] # !K1_reduce_nor_9 & L1_q_b[19]);
Y3_dffs[19] = DFFEA(Y3_dffs[19]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]
--operation mode is normal

Y3_dffs[20]_lut_out = K1L2 & L1_q_b[20] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[21] # !K1_reduce_nor_9 & L1_q_b[20]);
Y3_dffs[20] = DFFEA(Y3_dffs[20]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]
--operation mode is normal

Y3_dffs[21]_lut_out = K1L2 & L1_q_b[21] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[22] # !K1_reduce_nor_9 & L1_q_b[21]);
Y3_dffs[21] = DFFEA(Y3_dffs[21]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]
--operation mode is normal

Y3_dffs[22]_lut_out = K1L2 & L1_q_b[22] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[23] # !K1_reduce_nor_9 & L1_q_b[22]);
Y3_dffs[22] = DFFEA(Y3_dffs[22]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]
--operation mode is normal

Y3_dffs[23]_lut_out = K1L2 & L1_q_b[23] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[24] # !K1_reduce_nor_9 & L1_q_b[23]);
Y3_dffs[23] = DFFEA(Y3_dffs[23]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]
--operation mode is normal

Y3_dffs[24]_lut_out = K1L2 & L1_q_b[24] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[25] # !K1_reduce_nor_9 & L1_q_b[24]);
Y3_dffs[24] = DFFEA(Y3_dffs[24]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
--operation mode is normal

Y3_dffs[25]_lut_out = K1L2 & L1_q_b[25] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[26] # !K1_reduce_nor_9 & L1_q_b[25]);
Y3_dffs[25] = DFFEA(Y3_dffs[25]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
--operation mode is normal

Y3_dffs[26]_lut_out = K1L2 & L1_q_b[26] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[27] # !K1_reduce_nor_9 & L1_q_b[26]);
Y3_dffs[26] = DFFEA(Y3_dffs[26]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
--operation mode is normal

Y3_dffs[27]_lut_out = K1L2 & L1_q_b[27] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[28] # !K1_reduce_nor_9 & L1_q_b[27]);
Y3_dffs[27] = DFFEA(Y3_dffs[27]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]
--operation mode is normal

Y3_dffs[28]_lut_out = K1L2 & L1_q_b[28] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[29] # !K1_reduce_nor_9 & L1_q_b[28]);
Y3_dffs[28] = DFFEA(Y3_dffs[28]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]
--operation mode is normal

Y3_dffs[29]_lut_out = K1L2 & L1_q_b[29] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[30] # !K1_reduce_nor_9 & L1_q_b[29]);
Y3_dffs[29] = DFFEA(Y3_dffs[29]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]
--operation mode is normal

Y3_dffs[30]_lut_out = K1L2 & L1_q_b[30] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[31] # !K1_reduce_nor_9 & L1_q_b[30]);
Y3_dffs[30] = DFFEA(Y3_dffs[30]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]
--operation mode is normal

Y3_dffs[31]_lut_out = K1L2 & L1_q_b[31] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[32] # !K1_reduce_nor_9 & L1_q_b[31]);
Y3_dffs[31] = DFFEA(Y3_dffs[31]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]
--operation mode is normal

Y3_dffs[32]_lut_out = K1L2 & L1_q_b[32] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[33] # !K1_reduce_nor_9 & L1_q_b[32]);
Y3_dffs[32] = DFFEA(Y3_dffs[32]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]
--operation mode is normal

Y3_dffs[33]_lut_out = K1L2 & L1_q_b[33] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[34] # !K1_reduce_nor_9 & L1_q_b[33]);
Y3_dffs[33] = DFFEA(Y3_dffs[33]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
--operation mode is normal

Y3_dffs[34]_lut_out = K1L2 & L1_q_b[34] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[35] # !K1_reduce_nor_9 & L1_q_b[34]);
Y3_dffs[34] = DFFEA(Y3_dffs[34]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
--operation mode is normal

Y3_dffs[35]_lut_out = K1L2 & L1_q_b[35] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[36] # !K1_reduce_nor_9 & L1_q_b[35]);
Y3_dffs[35] = DFFEA(Y3_dffs[35]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
--operation mode is normal

Y3_dffs[36]_lut_out = K1L2 & L1_q_b[36] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[37] # !K1_reduce_nor_9 & L1_q_b[36]);
Y3_dffs[36] = DFFEA(Y3_dffs[36]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
--operation mode is normal

Y3_dffs[37]_lut_out = K1L2 & L1_q_b[37] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[38] # !K1_reduce_nor_9 & L1_q_b[37]);
Y3_dffs[37] = DFFEA(Y3_dffs[37]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
--operation mode is normal

Y3_dffs[38]_lut_out = K1L2 & L1_q_b[38] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[39] # !K1_reduce_nor_9 & L1_q_b[38]);
Y3_dffs[38] = DFFEA(Y3_dffs[38]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]
--operation mode is normal

Y3_dffs[39]_lut_out = K1L2 & L1_q_b[39] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[40] # !K1_reduce_nor_9 & L1_q_b[39]);
Y3_dffs[39] = DFFEA(Y3_dffs[39]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]
--operation mode is normal

Y3_dffs[40]_lut_out = K1L2 & L1_q_b[40] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[41] # !K1_reduce_nor_9 & L1_q_b[40]);
Y3_dffs[40] = DFFEA(Y3_dffs[40]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
--operation mode is normal

Y3_dffs[41]_lut_out = K1L2 & L1_q_b[41] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[42] # !K1_reduce_nor_9 & L1_q_b[41]);
Y3_dffs[41] = DFFEA(Y3_dffs[41]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
--operation mode is normal

Y3_dffs[42]_lut_out = K1L2 & L1_q_b[42] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[43] # !K1_reduce_nor_9 & L1_q_b[42]);
Y3_dffs[42] = DFFEA(Y3_dffs[42]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
--operation mode is normal

Y3_dffs[43]_lut_out = K1L2 & L1_q_b[43] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[44] # !K1_reduce_nor_9 & L1_q_b[43]);
Y3_dffs[43] = DFFEA(Y3_dffs[43]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
--operation mode is normal

Y3_dffs[44]_lut_out = K1L2 & L1_q_b[44] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[45] # !K1_reduce_nor_9 & L1_q_b[44]);
Y3_dffs[44] = DFFEA(Y3_dffs[44]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]
--operation mode is normal

Y3_dffs[45]_lut_out = K1L2 & L1_q_b[45] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[46] # !K1_reduce_nor_9 & L1_q_b[45]);
Y3_dffs[45] = DFFEA(Y3_dffs[45]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
--operation mode is normal

Y3_dffs[46]_lut_out = K1L2 & L1_q_b[46] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[47] # !K1_reduce_nor_9 & L1_q_b[46]);
Y3_dffs[46] = DFFEA(Y3_dffs[46]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
--operation mode is normal

Y3_dffs[47]_lut_out = K1L2 & L1_q_b[47] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[48] # !K1_reduce_nor_9 & L1_q_b[47]);
Y3_dffs[47] = DFFEA(Y3_dffs[47]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
--operation mode is normal

Y3_dffs[48]_lut_out = K1L2 & L1_q_b[48] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[49] # !K1_reduce_nor_9 & L1_q_b[48]);
Y3_dffs[48] = DFFEA(Y3_dffs[48]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
--operation mode is normal

Y3_dffs[49]_lut_out = K1L2 & L1_q_b[49] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[50] # !K1_reduce_nor_9 & L1_q_b[49]);
Y3_dffs[49] = DFFEA(Y3_dffs[49]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
--operation mode is normal

Y3_dffs[50]_lut_out = K1L2 & L1_q_b[50] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[51] # !K1_reduce_nor_9 & L1_q_b[50]);
Y3_dffs[50] = DFFEA(Y3_dffs[50]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
--operation mode is normal

Y3_dffs[51]_lut_out = K1L2 & L1_q_b[51] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[52] # !K1_reduce_nor_9 & L1_q_b[51]);
Y3_dffs[51] = DFFEA(Y3_dffs[51]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
--operation mode is normal

Y3_dffs[52]_lut_out = K1L2 & L1_q_b[52] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[53] # !K1_reduce_nor_9 & L1_q_b[52]);
Y3_dffs[52] = DFFEA(Y3_dffs[52]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
--operation mode is normal

Y3_dffs[53]_lut_out = K1L2 & L1_q_b[53] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[54] # !K1_reduce_nor_9 & L1_q_b[53]);
Y3_dffs[53] = DFFEA(Y3_dffs[53]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
--operation mode is normal

Y3_dffs[54]_lut_out = K1L2 & L1_q_b[54] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[55] # !K1_reduce_nor_9 & L1_q_b[54]);
Y3_dffs[54] = DFFEA(Y3_dffs[54]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
--operation mode is normal

Y3_dffs[55]_lut_out = K1L2 & L1_q_b[55] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[56] # !K1_reduce_nor_9 & L1_q_b[55]);
Y3_dffs[55] = DFFEA(Y3_dffs[55]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
--operation mode is normal

Y3_dffs[56]_lut_out = K1L2 & L1_q_b[56] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[57] # !K1_reduce_nor_9 & L1_q_b[56]);
Y3_dffs[56] = DFFEA(Y3_dffs[56]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
--operation mode is normal

Y3_dffs[57]_lut_out = K1L2 & L1_q_b[57] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[58] # !K1_reduce_nor_9 & L1_q_b[57]);
Y3_dffs[57] = DFFEA(Y3_dffs[57]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
--operation mode is normal

Y3_dffs[58]_lut_out = K1L2 & L1_q_b[58] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[59] # !K1_reduce_nor_9 & L1_q_b[58]);
Y3_dffs[58] = DFFEA(Y3_dffs[58]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
--operation mode is normal

Y3_dffs[59]_lut_out = K1L2 & L1_q_b[59] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[60] # !K1_reduce_nor_9 & L1_q_b[59]);
Y3_dffs[59] = DFFEA(Y3_dffs[59]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
--operation mode is normal

Y3_dffs[60]_lut_out = K1L2 & L1_q_b[60] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[61] # !K1_reduce_nor_9 & L1_q_b[60]);
Y3_dffs[60] = DFFEA(Y3_dffs[60]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
--operation mode is normal

Y3_dffs[61]_lut_out = K1L2 & L1_q_b[61] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[62] # !K1_reduce_nor_9 & L1_q_b[61]);
Y3_dffs[61] = DFFEA(Y3_dffs[61]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]
--operation mode is normal

Y3_dffs[62]_lut_out = K1L2 & L1_q_b[62] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[63] # !K1_reduce_nor_9 & L1_q_b[62]);
Y3_dffs[62] = DFFEA(Y3_dffs[62]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
--operation mode is normal

Y3_dffs[63]_lut_out = K1L2 & L1_q_b[63] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[64] # !K1_reduce_nor_9 & L1_q_b[63]);
Y3_dffs[63] = DFFEA(Y3_dffs[63]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
--operation mode is normal

Y3_dffs[64]_lut_out = K1L2 & L1_q_b[64] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[65] # !K1_reduce_nor_9 & L1_q_b[64]);
Y3_dffs[64] = DFFEA(Y3_dffs[64]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
--operation mode is normal

Y3_dffs[65]_lut_out = K1L2 & L1_q_b[65] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[66] # !K1_reduce_nor_9 & L1_q_b[65]);
Y3_dffs[65] = DFFEA(Y3_dffs[65]_lut_out, !A1L2, !B1_reset_all, , , , );


--Y3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
--operation mode is normal

Y3_dffs[66]_lut_out = L1_q_b[66] # !K1L2 & K1_reduce_nor_9;
Y3_dffs[66] = DFFEA(Y3_dffs[66]_lut_out, !A1L2, !B1_reset_all, , , , );


--~GND is ~GND
--operation mode is normal

~GND = GND;


--read1_i is read1_i
--operation mode is input

read1_i = INPUT();


--read2_i is read2_i
--operation mode is input

read2_i = INPUT();


--clk_i is clk_i
--operation mode is input

clk_i = INPUT();






--rst_i is rst_i
--operation mode is input

rst_i = INPUT();


--stim2_i is stim2_i
--operation mode is input

stim2_i = INPUT();


--stim1_i is stim1_i
--operation mode is input

stim1_i = INPUT();


--fibre_clkw_o is fibre_clkw_o
--operation mode is output

fibre_clkw_o = OUTPUT(TB1__extclk0);


--tx_data_o[7] is tx_data_o[7]
--operation mode is output

tx_data_o[7] = OUTPUT(SB1_q_b[7]);


--tx_data_o[6] is tx_data_o[6]
--operation mode is output

tx_data_o[6] = OUTPUT(SB1_q_b[6]);


--tx_data_o[5] is tx_data_o[5]
--operation mode is output

tx_data_o[5] = OUTPUT(SB1_q_b[5]);


--tx_data_o[4] is tx_data_o[4]
--operation mode is output

tx_data_o[4] = OUTPUT(SB1_q_b[4]);


--tx_data_o[3] is tx_data_o[3]
--operation mode is output

tx_data_o[3] = OUTPUT(SB1_q_b[3]);


--tx_data_o[2] is tx_data_o[2]
--operation mode is output

tx_data_o[2] = OUTPUT(SB1_q_b[2]);


--tx_data_o[1] is tx_data_o[1]
--operation mode is output

tx_data_o[1] = OUTPUT(SB1_q_b[1]);


--tx_data_o[0] is tx_data_o[0]
--operation mode is output

tx_data_o[0] = OUTPUT(SB1_q_b[0]);


--tsc_nTd_o is tsc_nTd_o
--operation mode is output

tsc_nTd_o = OUTPUT(GND);


--nFena_o is nFena_o
--operation mode is output

nFena_o = OUTPUT(HB1L1Q);



--X34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff~0
--operation mode is normal

X34L2 = AMPP_FUNCTION(X34_holdff);


