$date
	Tue Jul 30 06:33:07 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_FLIPFLOP1 $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % data $end
$var reg 32 & errors [31:0] $end
$var reg 32 ' index [31:0] $end
$var reg 1 ( preset $end
$var reg 1 ) q_ex $end
$var reg 1 * tbclk $end
$scope module T1 $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 1 % data $end
$var wire 1 ( preset $end
$var wire 1 ! qbar $end
$var wire 1 + q1 $end
$var wire 1 " q $end
$scope module D1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 / D $end
$var wire 1 0 E $end
$var wire 1 # clear $end
$var wire 1 % data $end
$var wire 1 1 enable $end
$var wire 1 ( preset $end
$var wire 1 + q $end
$var wire 1 2 qbar $end
$upscope $end
$scope module D2 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 6 D $end
$var wire 1 7 E $end
$var wire 1 # clear $end
$var wire 1 + data $end
$var wire 1 $ enable $end
$var wire 1 ( preset $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
0*
x)
x(
b0 '
b0 &
x%
x$
x#
x"
x!
$end
#5
1*
#6
17
0+
12
0/
10
1.
15
16
1,
13
1-
14
0%
11
0$
0(
0#
#10
b1 '
0*
#15
1*
#16
0"
1!
1/
06
01
1$
0)
#20
b10 '
0*
#25
1*
#26
00
1%
#30
b11 '
0*
#35
1*
#36
02
07
1+
0.
16
11
0$
#40
b100 '
0*
#45
1*
#46
0!
1"
1.
05
01
1$
1)
#50
b101 '
0*
#55
1*
#56
17
0+
12
0/
10
15
0%
11
0$
#60
b110 '
0*
#65
1*
#66
0"
1!
1/
06
01
1$
0)
#70
b111 '
0*
#75
1*
#76
00
1%
#80
b1000 '
0*
#85
1*
#86
02
07
1+
0.
16
11
0$
#90
b1001 '
0*
#95
1*
#96
0!
1"
1.
05
01
1$
1)
#100
b1010 '
0*
