{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638918902576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638918902576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 18:15:02 2021 " "Processing started: Tue Dec 07 18:15:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638918902576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918902576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918902576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638918902789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638918902789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(200) " "Verilog HDL information at Final_Project.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918907229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(232) " "Verilog HDL information at Final_Project.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918907229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(629) " "Verilog HDL information at Final_Project.v(629): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 629 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918907230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918907230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_win_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe_win_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 ticTacToe_Win_Condition " "Found entity 1: ticTacToe_Win_Condition" {  } { { "ticTacToe_Win_Condition.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/ticTacToe_Win_Condition.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918907231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegsledoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegsledoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegsLedOutput " "Found entity 1: sevenSegsLedOutput" {  } { { "sevenSegsLedOutput.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/sevenSegsLedOutput.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918907232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerturndecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file playerturndecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 playerTurnDecoder " "Found entity 1: playerTurnDecoder" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918907232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channeldecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file channeldecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 channelDecoder " "Found entity 1: channelDecoder" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918907233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(762) " "Verilog HDL Instantiation warning at Final_Project.v(762): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 762 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918907235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(763) " "Verilog HDL Instantiation warning at Final_Project.v(763): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 763 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918907235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(764) " "Verilog HDL Instantiation warning at Final_Project.v(764): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 764 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918907235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(767) " "Verilog HDL Instantiation warning at Final_Project.v(767): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 767 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918907235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(768) " "Verilog HDL Instantiation warning at Final_Project.v(768): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 768 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918907235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638918907255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "win_condition_reg Final_Project.v(57) " "Verilog HDL or VHDL warning at Final_Project.v(57): object \"win_condition_reg\" assigned a value but never read" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638918907256 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channelNumber Final_Project.v(200) " "Verilog HDL Always Construct warning at Final_Project.v(200): inferring latch(es) for variable \"channelNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918907256 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 Final_Project.v(713) " "Verilog HDL assignment warning at Final_Project.v(713): truncated value with size 11 to match size of target (3)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638918907258 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[0\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[0\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907261 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[1\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[1\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907261 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[2\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[2\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907261 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerTurnDecoder playerTurnDecoder:comb_914 " "Elaborating entity \"playerTurnDecoder\" for hierarchy \"playerTurnDecoder:comb_914\"" {  } { { "Final_Project.v" "comb_914" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918907272 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "playerTurnDecoder.v(20) " "Verilog HDL Case Statement warning at playerTurnDecoder.v(20): incomplete case statement has no default case item" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "myValue playerTurnDecoder.v(18) " "Verilog HDL Always Construct warning at playerTurnDecoder.v(18): inferring latch(es) for variable \"myValue\", which holds its previous value in one or more paths through the always construct" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[0\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[0\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[1\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[1\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[2\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[2\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[3\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[3\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[4\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[4\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[5\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[5\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[6\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[6\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[7\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[7\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907273 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelDecoder channelDecoder:comb_925 " "Elaborating entity \"channelDecoder\" for hierarchy \"channelDecoder:comb_925\"" {  } { { "Final_Project.v" "comb_925" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "channelDecoder.v(25) " "Verilog HDL Case Statement warning at channelDecoder.v(25): incomplete case statement has no default case item" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "myValue channelDecoder.v(23) " "Verilog HDL Always Construct warning at channelDecoder.v(23): inferring latch(es) for variable \"myValue\", which holds its previous value in one or more paths through the always construct" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[0\] channelDecoder.v(23) " "Inferred latch for \"myValue\[0\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[1\] channelDecoder.v(23) " "Inferred latch for \"myValue\[1\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[2\] channelDecoder.v(23) " "Inferred latch for \"myValue\[2\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[3\] channelDecoder.v(23) " "Inferred latch for \"myValue\[3\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[4\] channelDecoder.v(23) " "Inferred latch for \"myValue\[4\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[5\] channelDecoder.v(23) " "Inferred latch for \"myValue\[5\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[6\] channelDecoder.v(23) " "Inferred latch for \"myValue\[6\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[7\] channelDecoder.v(23) " "Inferred latch for \"myValue\[7\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907274 "|Final_Project|channelDecoder:comb_1179"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[1\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[1\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[4\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[4\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[7\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[7\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[1\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[1\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[4\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[4\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[7\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[7\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918907376 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_914\|myValue\[3\] playerTurnDecoder:comb_914\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_914\|myValue\[6\] playerTurnDecoder:comb_914\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_915\|myValue\[3\] playerTurnDecoder:comb_915\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_915\|myValue\[6\] playerTurnDecoder:comb_915\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_916\|myValue\[3\] playerTurnDecoder:comb_916\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_916\|myValue\[6\] playerTurnDecoder:comb_916\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "channelDecoder:comb_925\|myValue\[7\] channelDecoder:comb_925\|myValue\[1\] " "Duplicate LATCH primitive \"channelDecoder:comb_925\|myValue\[7\]\" merged with LATCH primitive \"channelDecoder:comb_925\|myValue\[1\]\"" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "channelDecoder:comb_925\|myValue\[4\] channelDecoder:comb_925\|myValue\[1\] " "Duplicate LATCH primitive \"channelDecoder:comb_925\|myValue\[4\]\" merged with LATCH primitive \"channelDecoder:comb_925\|myValue\[1\]\"" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918907515 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[1\] " "Latch playerTurnDecoder:comb_914\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[2\] " "Latch playerTurnDecoder:comb_914\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[4\] " "Latch playerTurnDecoder:comb_914\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[5\] " "Latch playerTurnDecoder:comb_914\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[7\] " "Latch playerTurnDecoder:comb_914\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[1\] " "Latch playerTurnDecoder:comb_915\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[2\] " "Latch playerTurnDecoder:comb_915\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[4\] " "Latch playerTurnDecoder:comb_915\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[5\] " "Latch playerTurnDecoder:comb_915\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907515 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[7\] " "Latch playerTurnDecoder:comb_915\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[1\] " "Latch playerTurnDecoder:comb_916\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[2\] " "Latch playerTurnDecoder:comb_916\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[4\] " "Latch playerTurnDecoder:comb_916\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[5\] " "Latch playerTurnDecoder:comb_916\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[7\] " "Latch playerTurnDecoder:comb_916\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[1\] " "Latch channelDecoder:comb_925\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[1\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[3\] " "Latch channelDecoder:comb_925\|myValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[0\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[5\] " "Latch channelDecoder:comb_925\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[0\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918907516 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918907516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[0\] VCC " "Pin \"HEX_0\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[0\] VCC " "Pin \"HEX_1\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[0\] VCC " "Pin \"HEX_2\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[0\] VCC " "Pin \"HEX_3\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[1\] VCC " "Pin \"HEX_3\[1\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[0\] VCC " "Pin \"HEX_4\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[2\] VCC " "Pin \"HEX_4\[2\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[6\] GND " "Pin \"HEX_4\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[0\] VCC " "Pin \"HEX_5\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[2\] GND " "Pin \"HEX_5\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[3\] GND " "Pin \"HEX_5\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[5\] GND " "Pin \"HEX_5\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[6\] GND " "Pin \"HEX_5\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918907757 "|Final_Project|HEX_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638918907757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638918907793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638918907974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.map.smsg " "Generated suppressed messages file F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918907993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638918908044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918908044 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638918908062 "|Final_Project|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638918908062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638918908062 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638918908062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638918908062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638918908062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638918908071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 18:15:08 2021 " "Processing ended: Tue Dec 07 18:15:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638918908071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638918908071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638918908071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918908071 ""}
