m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vcounter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1740640218
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IAj1iK445PGR]kcBi8BO;Y0
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv
!i122 252
L0 1 26
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1740640218.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vFIR_Filter
R0
!s110 1740626492
!i10b 1
!s100 cJ7Ig=[GMU3_W>d[]l?1f0
R1
I?=8JOd>Tn?>44MmA=2gj`1
R2
S1
R3
w1740626419
Z8 8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
Z9 FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
!i122 94
L0 1 54
R4
r1
!s85 0
31
!s108 1740626492.000000
Z10 !s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!i113 1
R6
R7
n@f@i@r_@filter
vFIR_Filter_tb
R0
Z12 !s110 1740640219
!i10b 1
!s100 <k_KB1V>iBQH3Ng?0Y=N;1
R1
IJ9Z;YdL<?Dm>lJ^_lFML_0
R2
S1
R3
w1740633447
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
!i122 253
L0 2 75
R4
r1
!s85 0
31
R5
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!i113 1
R6
R7
n@f@i@r_@filter_tb
vfir_pipeline
R0
R12
!i10b 1
!s100 VaelgS<Nlfn`THEdFN?X@0
R1
IRLo8LaiVF62RBSOU09Dl<3
R2
S1
R3
w1740640200
R8
R9
!i122 254
L0 1 94
R4
r1
!s85 0
31
Z13 !s108 1740640219.000000
R10
R11
!i113 1
R6
R7
vSineWave
R0
R12
!i10b 1
!s100 PY8S93F_C1kOgUofFWbZ;2
R1
I74NF>^jM=D1bQ1`jW9=Lg1
R2
S1
R3
w1740633532
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv
!i122 255
L0 1 14
R4
r1
!s85 0
31
R13
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv|
!i113 1
R6
R7
n@sine@wave
