{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458786319977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458786319983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 20:25:19 2016 " "Processing started: Wed Mar 23 20:25:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458786319983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786319983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialtoSPI -c SerialtoSPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialtoSPI -c SerialtoSPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786319983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458786320254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtospi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serialtospi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SerialtoSPI " "Found entity 1: SerialtoSPI" {  } { { "SerialtoSPI.bdf" "" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458786329643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786329643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_in.v 2 2 " "Found 2 design units, including 2 entities, in source file serial_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_IN " "Found entity 1: SERIAL_IN" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458786329646 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK_RESET " "Found entity 2: CLK_RESET" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458786329646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786329646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458786329647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786329647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK SERIAL_IN.v(19) " "Verilog HDL Implicit Net warning at SERIAL_IN.v(19): created implicit net for \"CLK\"" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458786329647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialtoSPI " "Elaborating entity \"SerialtoSPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458786329671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_IN SERIAL_IN:inst " "Elaborating entity \"SERIAL_IN\" for hierarchy \"SERIAL_IN:inst\"" {  } { { "SerialtoSPI.bdf" "inst" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 240 336 528 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458786329672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SERIAL_IN.v(28) " "Verilog HDL assignment warning at SERIAL_IN.v(28): truncated value with size 32 to match size of target (4)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458786329673 "|SerialtoSPI|SERIAL_IN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SERIAL_IN.v(44) " "Verilog HDL assignment warning at SERIAL_IN.v(44): truncated value with size 32 to match size of target (4)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458786329673 "|SerialtoSPI|SERIAL_IN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_RESET SERIAL_IN:inst\|CLK_RESET:newClk " "Elaborating entity \"CLK_RESET\" for hierarchy \"SERIAL_IN:inst\|CLK_RESET:newClk\"" {  } { { "SERIAL_IN.v" "newClk" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458786329680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SERIAL_IN.v(67) " "Verilog HDL assignment warning at SERIAL_IN.v(67): truncated value with size 32 to match size of target (16)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458786329680 "|SerialtoSPI|SERIAL_IN:inst|CLK_RESET:newClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SERIAL_IN.v(80) " "Verilog HDL assignment warning at SERIAL_IN.v(80): truncated value with size 32 to match size of target (16)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458786329680 "|SerialtoSPI|SERIAL_IN:inst|CLK_RESET:newClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER REGISTER:inst1 " "Elaborating entity \"REGISTER\" for hierarchy \"REGISTER:inst1\"" {  } { { "SerialtoSPI.bdf" "inst1" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 240 600 824 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458786329686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458786330109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458786330519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458786330519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458786330548 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458786330548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458786330548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458786330548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458786330559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 20:25:30 2016 " "Processing ended: Wed Mar 23 20:25:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458786330559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458786330559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458786330559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458786330559 ""}
