// Seed: 2795070599
module module_0;
  tri id_1;
  id_2(
      1, id_1,
  );
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2,
    output uwire id_3,
    output uwire id_4
);
  wire id_6;
  assign id_2 = 1'b0;
  always @* begin : LABEL_0
    disable id_7;
    deassign id_2;
  end
  tri  id_8;
  wire id_9;
  assign id_1 = 1'b0;
  wire id_10;
  wand id_11 = (1'b0);
  wire id_12;
  assign id_2 = id_0 ? id_8 : 1;
  id_13(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(1), .id_4(id_3)
  );
  module_0 modCall_1 ();
  assign id_3 = id_11;
endmodule
