/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 160)
	(text "Decoder" (rect 5 0 39 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "inst[15..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "inst[15..0]" (rect 21 27 57 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg0in[15..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "reg0in[15..0]" (rect 21 43 68 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg1in[15..0]" (rect 0 0 46 12)(font "Arial" ))
		(text "reg1in[15..0]" (rect 21 59 67 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "reg0addr[3..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "reg0addr[3..0]" (rect 132 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "reg1addr[3..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "reg1addr[3..0]" (rect 133 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "wregaddr[3..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "wregaddr[3..0]" (rect 131 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(port
		(pt 208 80)
		(output)
		(text "Aout[15..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "Aout[15..0]" (rect 144 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 3))
	)
	(port
		(pt 208 96)
		(output)
		(text "Bout[15..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "Bout[15..0]" (rect 146 91 187 103)(font "Arial" ))
		(line (pt 208 96)(pt 192 96)(line_width 3))
	)
	(port
		(pt 208 112)
		(output)
		(text "control[7..0]" (rect 0 0 46 12)(font "Arial" ))
		(text "control[7..0]" (rect 141 107 187 119)(font "Arial" ))
		(line (pt 208 112)(pt 192 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 128)(line_width 1))
	)
)
