// Seed: 1453527677
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2
);
  assign id_1 = 1'h0;
  id_4(
      1, id_1, id_0, 1'b0, id_0 && 1 && ""
  );
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    input tri1 id_0
    , id_3,
    input supply0 id_1
);
  assign id_3 = 1;
  wire id_4;
  assign id_4 = id_0;
  wor id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  always if (id_5) @(*) id_3 = id_4 - id_5;
  initial id_3 = 1;
endmodule
