#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 24 21:20:23 2024
# Process ID: 21820
# Current directory: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1
# Command line: vivado.exe -log Adder_Design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_Design_wrapper.tcl
# Log file: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/Adder_Design_wrapper.vds
# Journal file: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1\vivado.jou
# Running On: DESKTOP-CQD30JI, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16842 MB
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl'
source Adder_Design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.625 ; gain = 121.141
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.629 ; gain = 11.129
Command: read_checkpoint -auto_incremental -incremental {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Adder_Design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44752
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1876.004 ; gain = 410.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_wrapper' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/imports/Adder_Design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:12]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_RC_Add_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_RC_Add_0_0/synth/Adder_Design_RC_Add_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RC_Add' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/new/RC_Add.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneBitAdd' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/new/1-bit Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oneBitAdd' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/new/1-bit Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RC_Add' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/new/RC_Add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_RC_Add_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_RC_Add_0_0/synth/Adder_Design_RC_Add_0_0.v:53]
WARNING: [Synth 8-7071] port 'cOut' of module 'Adder_Design_RC_Add_0_0' is unconnected for instance 'RC_Add_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:174]
WARNING: [Synth 8-7023] instance 'RC_Add_0' of module 'Adder_Design_RC_Add_0_0' has 5 connections declared, but only 4 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:174]
INFO: [Synth 8-638] synthesizing module 'Adder_Design_axi_gpio_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/synth/Adder_Design_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/synth/Adder_Design_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'Adder_Design_axi_gpio_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/synth/Adder_Design_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Adder_Design_axi_gpio_0_1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/synth/Adder_Design_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/synth/Adder_Design_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'Adder_Design_axi_gpio_0_1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/synth/Adder_Design_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Adder_Design_axi_gpio_0_2' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/synth/Adder_Design_axi_gpio_0_2.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/synth/Adder_Design_axi_gpio_0_2.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'Adder_Design_axi_gpio_0_2' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/synth/Adder_Design_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_axi_interconnect_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:415]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HVJVP5' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1205]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HVJVP5' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1205]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1N3SJ5L' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1337]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1N3SJ5L' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1337]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1TM6TA1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1469]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1TM6TA1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1469]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1Q05DKA' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1601]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_auto_pc_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_auto_pc_0/synth/Adder_Design_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_auto_pc_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_auto_pc_0/synth/Adder_Design_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1Q05DKA' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1601]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_s00_mmu_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_s00_mmu_0/synth/Adder_Design_s00_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_top' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_addr_decoder' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_addr_decoder' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_decerr_slave' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:362]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_decerr_slave' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:200]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'register_slice_inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_top' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_s00_mmu_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_s00_mmu_0/synth/Adder_Design_s00_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_xbar_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xbar_0/synth/Adder_Design_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_xbar_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_xbar_0/synth/Adder_Design_xbar_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Adder_Design_xbar_0' is unconnected for instance 'xbar' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1164]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Adder_Design_xbar_0' is unconnected for instance 'xbar' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1164]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Adder_Design_xbar_0' has 40 connections declared, but only 38 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:1164]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_axi_interconnect_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:415]
INFO: [Synth 8-6157] synthesizing module 'Adder_Design_processing_system7_0_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_processing_system7_0_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/synth/Adder_Design_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'Adder_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:342]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'Adder_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:342]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'Adder_Design_processing_system7_0_0' has 65 connections declared, but only 63 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:342]
INFO: [Synth 8-638] synthesizing module 'Adder_Design_rst_ps7_0_100M_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/synth/Adder_Design_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/synth/Adder_Design_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'Adder_Design_rst_ps7_0_100M_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/synth/Adder_Design_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Adder_Design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:406]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Adder_Design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:406]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Adder_Design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:406]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Adder_Design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:406]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'Adder_Design_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:406]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/synth/Adder_Design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Design_wrapper' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/sources_1/imports/Adder_Design_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_28_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_28_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_28_crossbar_sasd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2138.527 ; gain = 673.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2138.527 ; gain = 673.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2138.527 ; gain = 673.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 2138.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc] for cell 'Adder_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc] for cell 'Adder_Design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_processing_system7_0_0/Adder_Design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/Adder_Design_axi_gpio_0_0_board.xdc] for cell 'Adder_Design_i/axi_gpio_a/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/Adder_Design_axi_gpio_0_0_board.xdc] for cell 'Adder_Design_i/axi_gpio_a/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/Adder_Design_axi_gpio_0_0.xdc] for cell 'Adder_Design_i/axi_gpio_a/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_0/Adder_Design_axi_gpio_0_0.xdc] for cell 'Adder_Design_i/axi_gpio_a/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/Adder_Design_rst_ps7_0_100M_0_board.xdc] for cell 'Adder_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/Adder_Design_rst_ps7_0_100M_0_board.xdc] for cell 'Adder_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/Adder_Design_rst_ps7_0_100M_0.xdc] for cell 'Adder_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_rst_ps7_0_100M_0/Adder_Design_rst_ps7_0_100M_0.xdc] for cell 'Adder_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/Adder_Design_axi_gpio_0_1_board.xdc] for cell 'Adder_Design_i/axi_gpio_b/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/Adder_Design_axi_gpio_0_1_board.xdc] for cell 'Adder_Design_i/axi_gpio_b/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/Adder_Design_axi_gpio_0_1.xdc] for cell 'Adder_Design_i/axi_gpio_b/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_1/Adder_Design_axi_gpio_0_1.xdc] for cell 'Adder_Design_i/axi_gpio_b/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2_board.xdc] for cell 'Adder_Design_i/axi_gpio_result/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2_board.xdc] for cell 'Adder_Design_i/axi_gpio_result/U0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2.xdc] for cell 'Adder_Design_i/axi_gpio_result/U0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2.xdc] for cell 'Adder_Design_i/axi_gpio_result/U0'
Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.srcs/constrs_1/new/Adders_Constraints.xdc]
Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2236.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  FDR => FDRE: 300 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2236.848 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/processing_system7_0/inst. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc}, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_a/U0. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc}, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/rst_ps7_0_100M/U0. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc}, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_b/U0. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc}, line 57).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_result/U0. (constraint file  {C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/dont_touch.xdc}, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/RC_Add_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_a. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_interconnect_0/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Adder_Design_i/axi_gpio_result. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_25_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_25_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 11    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 115   
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 34    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 32    
	   3 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 132   
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:56 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 47 of {c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2.xdc}. [{c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.gen/sources_1/bd/Adder_Design/ip/Adder_Design_axi_gpio_0_2/Adder_Design_axi_gpio_0_2.xdc}:47]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:22 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:38 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |    42|
|5     |LUT2    |    56|
|6     |LUT3    |   289|
|7     |LUT4    |   181|
|8     |LUT5    |    97|
|9     |LUT6    |   160|
|10    |PS7     |     1|
|11    |SRL16   |     1|
|12    |SRL16E  |    18|
|13    |SRLC32E |    47|
|14    |FDR     |     4|
|15    |FDRE    |   856|
|16    |FDSE    |    40|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:02:25 . Memory (MB): peak = 2236.848 ; gain = 673.473
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:39 . Memory (MB): peak = 2236.848 ; gain = 771.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 2236.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2236.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 30a528b6
INFO: [Common 17-83] Releasing license: Synthesis
451 Infos, 194 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:00 . Memory (MB): peak = 2236.848 ; gain = 1181.336
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ DEMO 6/PYNQ DEMO 6.runs/synth_1/Adder_Design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_Design_wrapper_utilization_synth.rpt -pb Adder_Design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 21:23:57 2024...
