<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPICC26X4DMA_HWAttrs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPICC26X4DMA_HWAttrs Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPICC26X4DMA Hardware attributes.  
 <a href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_p_i_c_c26_x4_d_m_a_8h_source.html">SPICC26X4DMA.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2c0b0b23c7ddabf917c213bfe58feba1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a2c0b0b23c7ddabf917c213bfe58feba1">baseAddr</a></td></tr>
<tr class="memdesc:a2c0b0b23c7ddabf917c213bfe58feba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Peripheral's base address.  <a href="#a2c0b0b23c7ddabf917c213bfe58feba1">More...</a><br /></td></tr>
<tr class="separator:a2c0b0b23c7ddabf917c213bfe58feba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4aa7a69d1ad4961219cb6e07542467"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a6f4aa7a69d1ad4961219cb6e07542467">intNum</a></td></tr>
<tr class="separator:a6f4aa7a69d1ad4961219cb6e07542467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3680f7b12c36c67230c3f43ecbced966"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a3680f7b12c36c67230c3f43ecbced966">intPriority</a></td></tr>
<tr class="memdesc:a3680f7b12c36c67230c3f43ecbced966"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CC26X4DMA Peripheral's interrupt priority.  <a href="#a3680f7b12c36c67230c3f43ecbced966">More...</a><br /></td></tr>
<tr class="separator:a3680f7b12c36c67230c3f43ecbced966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ffd7701e3d02c794c043d2fa22744e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#ac6ffd7701e3d02c794c043d2fa22744e">swiPriority</a></td></tr>
<tr class="memdesc:ac6ffd7701e3d02c794c043d2fa22744e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI SWI priority. The higher the number, the higher the priority. The minimum is 0 and the maximum is 15 by default. The maximum can be reduced to save RAM by adding or modifying Swi.numPriorities in the kernel configuration file.  <a href="#ac6ffd7701e3d02c794c043d2fa22744e">More...</a><br /></td></tr>
<tr class="separator:ac6ffd7701e3d02c794c043d2fa22744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0fcf89a3f5fac50da6a6a1ed9589d2"><td class="memItemLeft" align="right" valign="top">PowerCC26XX_Resource&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#ade0fcf89a3f5fac50da6a6a1ed9589d2">powerMngrId</a></td></tr>
<tr class="separator:ade0fcf89a3f5fac50da6a6a1ed9589d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285c9986a60e999b9b96e3e9ec779365"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a285c9986a60e999b9b96e3e9ec779365">defaultTxBufValue</a></td></tr>
<tr class="separator:a285c9986a60e999b9b96e3e9ec779365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2102a7e503590cbdff8ffc13f41ac2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a8f2102a7e503590cbdff8ffc13f41ac2">rxChannelBitMask</a></td></tr>
<tr class="separator:a8f2102a7e503590cbdff8ffc13f41ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718acd55f0691741066546831d5dbdfc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a718acd55f0691741066546831d5dbdfc">txChannelBitMask</a></td></tr>
<tr class="separator:a718acd55f0691741066546831d5dbdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a19d16129ccd0ebad57bbd909040fa"><td class="memItemLeft" align="right" valign="top">volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a81a19d16129ccd0ebad57bbd909040fa">dmaTxTableEntryPri</a></td></tr>
<tr class="separator:a81a19d16129ccd0ebad57bbd909040fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed71ff56d84de8f0ea5592b50ad8ca73"><td class="memItemLeft" align="right" valign="top">volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#aed71ff56d84de8f0ea5592b50ad8ca73">dmaRxTableEntryPri</a></td></tr>
<tr class="separator:aed71ff56d84de8f0ea5592b50ad8ca73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2a59e5fc4a3c3feb9ec47a75b8ff60"><td class="memItemLeft" align="right" valign="top">volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a1c2a59e5fc4a3c3feb9ec47a75b8ff60">dmaTxTableEntryAlt</a></td></tr>
<tr class="separator:a1c2a59e5fc4a3c3feb9ec47a75b8ff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea88e1fa0c8da9140f36f683bcede1d0"><td class="memItemLeft" align="right" valign="top">volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#aea88e1fa0c8da9140f36f683bcede1d0">dmaRxTableEntryAlt</a></td></tr>
<tr class="separator:aea88e1fa0c8da9140f36f683bcede1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f175a59e8b7bb2a37b9dc486c746d84"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a0f175a59e8b7bb2a37b9dc486c746d84">txPinMux</a></td></tr>
<tr class="separator:a0f175a59e8b7bb2a37b9dc486c746d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef82e5baa3d179488cad19e3e57e0482"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#aef82e5baa3d179488cad19e3e57e0482">rxPinMux</a></td></tr>
<tr class="separator:aef82e5baa3d179488cad19e3e57e0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a83794e204d9a7702649201c63108f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#af0a83794e204d9a7702649201c63108f">clkPinMux</a></td></tr>
<tr class="separator:af0a83794e204d9a7702649201c63108f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9710a6f551ca7dc68024afdfc7b263"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a5d9710a6f551ca7dc68024afdfc7b263">csnPinMux</a></td></tr>
<tr class="separator:a5d9710a6f551ca7dc68024afdfc7b263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96de61d404be7322d0bf46d5b6f5c483"><td class="memItemLeft" align="right" valign="top">uint_least8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a96de61d404be7322d0bf46d5b6f5c483">picoPin</a></td></tr>
<tr class="separator:a96de61d404be7322d0bf46d5b6f5c483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4759c5e3c6ba927be44fabf6201ae9"><td class="memItemLeft" align="right" valign="top">uint_least8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#acf4759c5e3c6ba927be44fabf6201ae9">pociPin</a></td></tr>
<tr class="separator:acf4759c5e3c6ba927be44fabf6201ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b4b5d9bd8540c09f19c4af4cf5d9b3"><td class="memItemLeft" align="right" valign="top">uint_least8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a35b4b5d9bd8540c09f19c4af4cf5d9b3">clkPin</a></td></tr>
<tr class="separator:a35b4b5d9bd8540c09f19c4af4cf5d9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314fe376ff838535a1778d5545e584aa"><td class="memItemLeft" align="right" valign="top">uint_least8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a314fe376ff838535a1778d5545e584aa">csnPin</a></td></tr>
<tr class="separator:a314fe376ff838535a1778d5545e584aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb17ce1599b24e199172d3b327834bc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#aaeb17ce1599b24e199172d3b327834bc">minDmaTransferSize</a></td></tr>
<tr class="separator:aaeb17ce1599b24e199172d3b327834bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPICC26X4DMA Hardware attributes. </p>
<p>These fields, with the exception of intPriority, are used by driverlib APIs and therefore must be populated by driverlib macro definitions. For CC26x4Ware these definitions are found in:</p><ul>
<li>inc/hw_memmap.h</li>
<li>inc/hw_ints.h</li>
<li>driverlib/udma.h</li>
</ul>
<p>intPriority is the SPI peripheral's interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS's interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for SYS/BIOS applications, refer to the ti.sysbios.family.arm.m3.Hwi documentation for SYS/BIOS usage of interrupt priorities. If the driver uses the ti.dpl interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the SYS/BIOS port, intPriority is passed unmodified to Hwi_create().</p>
<p>A sample structure is shown below: </p><div class="fragment"><div class="line"><span class="keyword">const</span> <a class="code" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html">SPICC26X4DMA_HWAttrs</a> SPICC26X4DMAobjects[] = {</div><div class="line">    {</div><div class="line">        .<a class="code" href="struct_s_p_i_c_c26_x4_d_m_a___h_w_attrs.html#a2c0b0b23c7ddabf917c213bfe58feba1">baseAddr</a> = SPI0_BASE,</div><div class="line">        .intNum = INT_SPI0,</div><div class="line">        .intPriority = ~0,</div><div class="line">        .swiPriority = 0,</div><div class="line">        .powerMngrId = PERIPH_SPI0,</div><div class="line">        .defaultTxBufValue = 0,</div><div class="line">        .rxChannelBitMask = UDMA_CHAN_SPI0_RX,</div><div class="line">        .txChannelBitMask = UDMA_CHAN_SPI0_TX,</div><div class="line">        .picoPin = CONFIG_SPI0_POCI,</div><div class="line">        .pociPin = CONFIG_SPI0_PICO,</div><div class="line">        .clkPin = CONFIG_SPI0_CLK,</div><div class="line">        .csnPin = CONFIG_SPI0_CSN</div><div class="line">    },</div><div class="line">    {</div><div class="line">        .baseAddr = SPI1_BASE,</div><div class="line">        .intNum = INT_SPI1,</div><div class="line">        .intPriority = ~0,</div><div class="line">        .swiPriority = 0,</div><div class="line">        .powerMngrId = PERIPH_SPI1,</div><div class="line">        .defaultTxBufValue = 0,</div><div class="line">        .rxChannelBitMask = UDMA_CHAN_SPI1_RX,</div><div class="line">        .txChannelBitMask = UDMA_CHAN_SPI1_TX,</div><div class="line">        .picoPin = CONFIG_SPI1_POCI,</div><div class="line">        .pociPin = CONFIG_SPI1_PICO,</div><div class="line">        .clkPin = CONFIG_SPI1_CLK,</div><div class="line">        .csnPin = CONFIG_SPI1_CSN</div><div class="line">    },</div><div class="line">};</div></div><!-- fragment --> </div><h2 class="groupheader">Field Documentation</h2>
<a id="a2c0b0b23c7ddabf917c213bfe58feba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0b0b23c7ddabf917c213bfe58feba1">&sect;&nbsp;</a></span>baseAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPICC26X4DMA_HWAttrs::baseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Peripheral's base address. </p>

</div>
</div>
<a id="a6f4aa7a69d1ad4961219cb6e07542467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4aa7a69d1ad4961219cb6e07542467">&sect;&nbsp;</a></span>intNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPICC26X4DMA_HWAttrs::intNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CC26X4DMA Peripheral's interrupt vector </p>

</div>
</div>
<a id="a3680f7b12c36c67230c3f43ecbced966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3680f7b12c36c67230c3f43ecbced966">&sect;&nbsp;</a></span>intPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SPICC26X4DMA_HWAttrs::intPriority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI CC26X4DMA Peripheral's interrupt priority. </p>
<p>The CC26x4 uses three of the priority bits, meaning ~0 has the same effect as (7 &lt;&lt; 5).</p>
<p>(7 &lt;&lt; 5) will apply the lowest priority.</p>
<p>(1 &lt;&lt; 5) will apply the highest priority.</p>
<p>Setting the priority to 0 is not supported by this driver.</p>
<p>HWI's with priority 0 ignore the HWI dispatcher to support zero-latency interrupts, thus invalidating the critical sections in this driver. </p>

</div>
</div>
<a id="ac6ffd7701e3d02c794c043d2fa22744e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ffd7701e3d02c794c043d2fa22744e">&sect;&nbsp;</a></span>swiPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPICC26X4DMA_HWAttrs::swiPriority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI SWI priority. The higher the number, the higher the priority. The minimum is 0 and the maximum is 15 by default. The maximum can be reduced to save RAM by adding or modifying Swi.numPriorities in the kernel configuration file. </p>

</div>
</div>
<a id="ade0fcf89a3f5fac50da6a6a1ed9589d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0fcf89a3f5fac50da6a6a1ed9589d2">&sect;&nbsp;</a></span>powerMngrId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PowerCC26XX_Resource SPICC26X4DMA_HWAttrs::powerMngrId</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Peripheral's power manager ID </p>

</div>
</div>
<a id="a285c9986a60e999b9b96e3e9ec779365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285c9986a60e999b9b96e3e9ec779365">&sect;&nbsp;</a></span>defaultTxBufValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SPICC26X4DMA_HWAttrs::defaultTxBufValue</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default TX value if txBuf == NULL </p>

</div>
</div>
<a id="a8f2102a7e503590cbdff8ffc13f41ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2102a7e503590cbdff8ffc13f41ac2">&sect;&nbsp;</a></span>rxChannelBitMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPICC26X4DMA_HWAttrs::rxChannelBitMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable channel index </p>

</div>
</div>
<a id="a718acd55f0691741066546831d5dbdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718acd55f0691741066546831d5dbdfc">&sect;&nbsp;</a></span>txChannelBitMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPICC26X4DMA_HWAttrs::txChannelBitMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable channel index </p>

</div>
</div>
<a id="a81a19d16129ccd0ebad57bbd909040fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a19d16129ccd0ebad57bbd909040fa">&sect;&nbsp;</a></span>dmaTxTableEntryPri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile tDMAControlTable* SPICC26X4DMA_HWAttrs::dmaTxTableEntryPri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable primary tx entry </p>

</div>
</div>
<a id="aed71ff56d84de8f0ea5592b50ad8ca73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed71ff56d84de8f0ea5592b50ad8ca73">&sect;&nbsp;</a></span>dmaRxTableEntryPri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile tDMAControlTable* SPICC26X4DMA_HWAttrs::dmaRxTableEntryPri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable primary tx entry </p>

</div>
</div>
<a id="a1c2a59e5fc4a3c3feb9ec47a75b8ff60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2a59e5fc4a3c3feb9ec47a75b8ff60">&sect;&nbsp;</a></span>dmaTxTableEntryAlt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile tDMAControlTable* SPICC26X4DMA_HWAttrs::dmaTxTableEntryAlt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable alternate tx entry </p>

</div>
</div>
<a id="aea88e1fa0c8da9140f36f683bcede1d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea88e1fa0c8da9140f36f683bcede1d0">&sect;&nbsp;</a></span>dmaRxTableEntryAlt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile tDMAControlTable* SPICC26X4DMA_HWAttrs::dmaRxTableEntryAlt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable alternate rx entry </p>

</div>
</div>
<a id="a0f175a59e8b7bb2a37b9dc486c746d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f175a59e8b7bb2a37b9dc486c746d84">&sect;&nbsp;</a></span>txPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SPICC26X4DMA_HWAttrs::txPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx PIN mux value. Can be applied to either PICO or POCI </p>

</div>
</div>
<a id="aef82e5baa3d179488cad19e3e57e0482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef82e5baa3d179488cad19e3e57e0482">&sect;&nbsp;</a></span>rxPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SPICC26X4DMA_HWAttrs::rxPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx PIN mux value. Can be applied to either PICO or POCI </p>

</div>
</div>
<a id="af0a83794e204d9a7702649201c63108f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a83794e204d9a7702649201c63108f">&sect;&nbsp;</a></span>clkPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SPICC26X4DMA_HWAttrs::clkPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK PIN mux value for flow control </p>

</div>
</div>
<a id="a5d9710a6f551ca7dc68024afdfc7b263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d9710a6f551ca7dc68024afdfc7b263">&sect;&nbsp;</a></span>csnPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SPICC26X4DMA_HWAttrs::csnPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSN PIN mux value for flow control </p>

</div>
</div>
<a id="a96de61d404be7322d0bf46d5b6f5c483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96de61d404be7322d0bf46d5b6f5c483">&sect;&nbsp;</a></span>picoPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint_least8_t SPICC26X4DMA_HWAttrs::picoPin</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI PICO pin </p>

</div>
</div>
<a id="acf4759c5e3c6ba927be44fabf6201ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf4759c5e3c6ba927be44fabf6201ae9">&sect;&nbsp;</a></span>pociPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint_least8_t SPICC26X4DMA_HWAttrs::pociPin</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI POCI pin </p>

</div>
</div>
<a id="a35b4b5d9bd8540c09f19c4af4cf5d9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b4b5d9bd8540c09f19c4af4cf5d9b3">&sect;&nbsp;</a></span>clkPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint_least8_t SPICC26X4DMA_HWAttrs::clkPin</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CLK pin </p>

</div>
</div>
<a id="a314fe376ff838535a1778d5545e584aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314fe376ff838535a1778d5545e584aa">&sect;&nbsp;</a></span>csnPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint_least8_t SPICC26X4DMA_HWAttrs::csnPin</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CSN pin </p>

</div>
</div>
<a id="aaeb17ce1599b24e199172d3b327834bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb17ce1599b24e199172d3b327834bc">&sect;&nbsp;</a></span>minDmaTransferSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPICC26X4DMA_HWAttrs::minDmaTransferSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Minimum transfer size for DMA based transfer </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_s_p_i_c_c26_x4_d_m_a_8h_source.html">SPICC26X4DMA.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
