V 53
K 424506973600 testing_sigma_delta
F Case
Y 0
D 0 0 1700 1100
Z 1
i 147
N 140
J 950 610 3
J 970 610 2
J 950 680 5
J 160 930 2
J 690 860 2
J 680 860 3
J 940 870 2
J 920 870 3
J 920 930 3
J 680 930 5
J 180 930 5
J 180 680 3
J 1260 630 2
J 1240 630 3
J 1240 680 3
S 1 2
S 1 3
S 12 3
S 4 11
S 6 5
S 6 10
L 670 940 10 0 3 0 1 0 CLK
S 8 7
S 8 9
S 10 9
S 11 10
S 12 11
S 3 15
S 14 13
S 14 15
N 145
J 700 600 2
J 730 600 2
S 1 2
N 100
J 640 540 2
J 640 490 5
J 310 540 2
J 310 490 3
J 1000 490 2
S 2 1
S 4 2
L 490 490 10 0 3 0 1 0 OUT2_A
S 4 3
S 2 5
N 142
J 540 600 2
J 580 600 2
S 1 2
N 135
J 970 600 2
J 890 600 2
S 2 1
N 117
J 110 450 2
J 110 470 2
S 1 2
N 104
J 380 600 2
J 370 600 2
S 2 1
L 350 630 10 0 3 0 1 0 SUM2_A
N 108
J 1420 630 2
J 1560 630 1
S 1 2
L 1470 630 10 0 3 0 1 0 DECIM2_A
N 90
J 690 760 2
J 450 760 3
J 450 790 2
S 2 1
L 550 760 10 0 3 0 1 0 OUT_A
S 2 3
N 73
J 510 850 2
J 520 850 2
S 1 2
L 490 820 10 0 3 0 1 0 SUM_A
N 77
J 690 850 2
J 680 850 2
S 2 1
L 660 810 10 0 3 0 1 0 INT_SUM
I 71 Electrical:SUMMINGAMP 1 390 790 0 1 '
|R 14:37_3-27-11
L 390 900 10 0 3 0 1 0 SUMMINGAMP4
A 390 740 10 0 3 3 REFDES=SUMMINGAMP?
C 82 5 5 0
C 90 3 6 0
C 73 1 4 0
N 94
J 1240 870 1
J 1100 870 2
S 2 1
L 1150 870 10 0 3 0 1 0 DECIM_A
N 88
J 850 760 2
J 870 760 3
J 870 860 5
J 850 860 2
J 940 860 2
S 1 2
S 2 3
S 4 3
S 3 5
L 880 860 10 0 3 0 1 0 OUT_D
I 92 DECIM 1 940 830 0 1 '
|R 13:48_4-26-18
A 940 820 10 0 3 0 VHDL_GENERIC_OSR=INTEGER:=32
A 940 820 10 0 3 0 VHDL=WORK.DECIM(DEFAULT)
C 140 7 1 0
C 88 5 2 0
C 94 2 3 0
I 80 Electrical:ELECTRICAL_REF 1 110 450 0 1 '
|R 18:15_4-18-03
C 117 1 1 0
N 82
J 250 600 2
J 110 600 5
J 110 570 2
J 110 850 3
J 390 850 2
S 2 1
S 3 2
S 2 4
S 4 5
L 120 610 10 0 3 0 1 0 IN_A
I 72 ANALOG_INT 1 520 820 0 1 '
|R 14:56_4-19-18
C 73 2 1 0
C 77 2 2 0
I 76 DAC_1B 1 850 730 4 1 '
|R 15:33_4-19-18
A 690 720 10 4 3 0 VHDL_GENERIC_VMIN=REAL:=1.0
A 690 720 10 4 3 0 VHDL_GENERIC_VMAX=REAL:=-1.0
A 690 720 10 4 3 0 VHDL=WORK.DAC_1B(DEFAULT)
C 88 1 1 0
C 90 1 2 0
I 79 Electrical:V_SINE 1 110 570 0 1 '
|R 14:46_4-22-03
A 85 460 8 0 1 0 VHDL=EDULIB.V_SINE(IDEAL)
A 85 460 10 0 3 0 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0
A 85 460 10 0 3 0 VHDL_GENERIC_FREQ=REAL:=2.0
L 30 560 10 0 3 0 1 0 V_SINE3
A 110 530 10 0 3 3 REFDES=V_SINE?
C 117 2 2 0
C 82 3 1 0
I 78 Digital:CLOCK 1 70 910 0 1 '
|R 14:51_9-11-03
A 70 900 10 0 3 0 PINORDER=CLK_OUT
A 70 900 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=1 MS
A 70 900 8 0 4 0 VHDL=EDULIB.CLOCK(IDEAL)
L 70 950 10 0 3 0 1 0 CLOCK3
A 70 870 10 0 3 3 REFDES=CLOCK?
C 140 4 1 0
I 112 DAC_1B 1 1160 460 4 1 '
|R 15:58_4-19-18
A 1000 450 10 4 3 0 VHDL_GENERIC_VMIN=REAL:=1.0
A 1000 450 10 4 3 0 VHDL_GENERIC_VMAX=REAL:=-1.0
A 1000 450 10 4 3 0 VHDL=WORK.DAC_1B(DEFAULT)
C 110 6 1 0
C 100 5 2 0
I 106 Electrical:SUMMINGAMP 1 250 540 0 1 '
|R 14:37_3-27-11
L 250 650 10 0 3 0 1 0 SUMMINGAMP5
A 250 490 10 0 3 3 REFDES=SUMMINGAMP?
C 82 1 5 0
C 100 3 6 0
C 104 2 4 0
I 75 ADC_1B 1 690 820 0 1 '
|R 15:33_4-19-18
C 140 5 1 0
C 77 1 2 0
C 88 4 3 0
I 113 DECIM 1 1260 590 0 1 '
|R 13:48_4-26-18
A 1260 580 10 0 3 0 VHDL_GENERIC_OSR=INTEGER:=32
A 1260 580 10 0 3 0 VHDL=WORK.DECIM(DEFAULT)
C 140 13 1 0
C 110 4 2 0
C 108 1 3 0
I 107 ANALOG_INT 1 380 570 0 1 '
|R 14:56_4-19-18
C 104 1 1 0
C 142 1 2 0
I 120 Electrical:SUMMINGAMP 1 580 540 0 1 '
|R 14:37_3-27-11
L 580 650 10 0 3 0 1 0 SUMMINGAMP6
A 580 490 10 0 3 3 REFDES=SUMMINGAMP?
C 142 2 5 0
C 100 1 6 0
C 145 1 4 0
I 132 ANALOG_INT 1 730 570 0 1 '
|R 14:56_4-19-18
C 145 2 1 0
C 135 2 2 0
I 133 ADC_1B 1 970 570 0 1 '
|R 14:17_4-26-18
C 140 2 1 0
C 135 1 2 0
C 110 3 3 0
N 110
J 1150 610 3
J 1150 620 3
J 1130 610 2
J 1260 620 2
J 1200 620 5
J 1160 490 2
J 1200 490 3
S 3 1
S 1 2
S 7 5
S 6 7
S 5 4
L 1180 630 10 0 3 0 1 0 OUT2_D
S 2 5
T 620 410 10 0 3 PAWEL: POMNOZYC TA CALKE DRUGA
E
