Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Feb 21 18:45:55 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     56.523        0.000                      0                 3919        0.047        0.000                      0                 3919        2.000        0.000                       0                  1937  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       56.523        0.000                      0                 3919        0.047        0.000                      0                 3919       31.572        0.000                       0                  1932  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.523ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.761ns (44.236%)  route 4.741ns (55.764%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.530 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_6
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 56.523    

Slack (MET) :             56.531ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 3.753ns (44.183%)  route 4.741ns (55.817%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.522 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     7.522    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_4
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 56.531    

Slack (MET) :             56.607ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 3.677ns (43.679%)  route 4.741ns (56.321%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     7.446    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_5
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 56.607    

Slack (MET) :             56.627ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.657ns (43.545%)  route 4.741ns (56.455%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.207    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     7.426    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_7
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y60         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 56.627    

Slack (MET) :             56.640ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 3.644ns (43.457%)  route 4.741ns (56.543%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.413 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_6
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 56.640    

Slack (MET) :             56.648ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.636ns (43.403%)  route 4.741ns (56.597%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.405 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     7.405    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_4
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                 56.648    

Slack (MET) :             56.724ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 3.560ns (42.885%)  route 4.741ns (57.115%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.329 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     7.329    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_5
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                 56.724    

Slack (MET) :             56.744ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 3.540ns (42.747%)  route 4.741ns (57.253%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 63.498 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.090 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.309 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     7.309    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_7
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.539    63.498    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y59         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/C
                         clock pessimism              0.567    64.065    
                         clock uncertainty           -0.121    63.944    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.109    64.053    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         64.053    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 56.744    

Slack (MET) :             57.085ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 3.200ns (40.296%)  route 4.741ns (59.704%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 63.499 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.305     4.561    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.265 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.599 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.812     6.411    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.303     6.714 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.714    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__0_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.969 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     6.969    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_4
    SLICE_X66Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.540    63.499    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/C
                         clock pessimism              0.567    64.066    
                         clock uncertainty           -0.121    63.945    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.109    64.054    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         64.054    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 57.085    

Slack (MET) :             57.266ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 3.418ns (44.042%)  route 4.343ns (55.958%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 63.499 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.720    -0.972    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X82Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.813     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X84Y58         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.881     1.364    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X82Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.488 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           0.930     2.418    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X83Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.542 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.542    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.277 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           1.062     4.339    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X67Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     5.248 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.656     5.905    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_4
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.306     6.211 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.211    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_7_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.789 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     6.789    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_5
    SLICE_X66Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        1.540    63.499    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X66Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][6]/C
                         clock pessimism              0.567    64.066    
                         clock uncertainty           -0.121    63.945    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.109    64.054    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         64.054    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 57.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.460%)  route 0.235ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X85Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][7]/Q
                         net (fo=7, routed)           0.235    -0.241    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][7]
    SLICE_X85Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.853    -0.862    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X85Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][7]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X85Y52         FDRE (Hold_fdre_C_D)         0.066    -0.288    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/say_st3_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.333ns (75.045%)  route 0.111ns (24.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.614    -0.594    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X97Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st3_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st3_reg[0][42]/Q
                         net (fo=2, routed)           0.110    -0.343    design_1_i/top_0/inst/inst_pipe/inst_wah/say_st3_reg[0][42]
    SLICE_X94Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.224 r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.223    design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[43]_i_1_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.150 r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.150    design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]_i_1_n_3
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.878    -0.837    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]/C
                         clock pessimism              0.508    -0.329    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.129    -0.200    design_1_i/top_0/inst/inst_pipe/inst_wah/say_st4_reg[44]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.283%)  route 0.211ns (45.717%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X95Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][2]/Q
                         net (fo=1, routed)           0.211    -0.247    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][2]
    SLICE_X92Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.202    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[3]_i_3_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.137 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[3]_i_1_n_5
    SLICE_X92Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.883    -0.832    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X92Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[2]/C
                         clock pessimism              0.508    -0.324    
    SLICE_X92Y48         FDRE (Hold_fdre_C_D)         0.134    -0.190    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.283%)  route 0.211ns (45.717%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X95Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][6]/Q
                         net (fo=1, routed)           0.211    -0.247    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][6]
    SLICE_X92Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.202    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[7]_i_3_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.137 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.137    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[7]_i_1_n_5
    SLICE_X92Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.883    -0.832    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X92Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[6]/C
                         clock pessimism              0.508    -0.324    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.134    -0.190    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.720%)  route 0.254ns (64.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.553    -0.655    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X53Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[4]/Q
                         net (fo=9, routed)           0.254    -0.260    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[4]
    SLICE_X52Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.826    -0.889    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X52Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[4]/C
                         clock pessimism              0.508    -0.381    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.066    -0.315    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.807%)  route 0.242ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X103Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[8]/Q
                         net (fo=2, routed)           0.242    -0.215    design_1_i/top_0/inst/inst_pipe/inst_wah/y_new[8]
    SLICE_X103Y47        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.885    -0.830    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X103Y47        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][8]/C
                         clock pessimism              0.508    -0.322    
    SLICE_X103Y47        FDRE (Hold_fdre_C_D)         0.047    -0.275    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.351%)  route 0.269ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.553    -0.655    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X53Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[2]/Q
                         net (fo=9, routed)           0.269    -0.244    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_reg[2]
    SLICE_X52Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.826    -0.889    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X52Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[2]/C
                         clock pessimism              0.508    -0.381    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.070    -0.311    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.742%)  route 0.259ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.575    -0.633    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X54Y58         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[14]/Q
                         net (fo=4, routed)           0.259    -0.209    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.887    -0.828    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.573    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.277    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.146%)  route 0.235ns (58.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X102Y51        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_new_reg[14]/Q
                         net (fo=2, routed)           0.235    -0.200    design_1_i/top_0/inst/inst_pipe/inst_wah/y_new[14]
    SLICE_X103Y48        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.885    -0.830    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X103Y48        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][14]/C
                         clock pessimism              0.508    -0.322    
    SLICE_X103Y48        FDRE (Hold_fdre_C_D)         0.047    -0.275    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.494%)  route 0.251ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.591    -0.617    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X86Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][3]/Q
                         net (fo=7, routed)           0.251    -0.201    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[0][3]
    SLICE_X87Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1931, routed)        0.853    -0.862    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X87Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][3]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.070    -0.284    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y23      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y23      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y21      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y24      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y17      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X4Y18      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y16      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y19      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X2Y19      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[1]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y26      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[5]__0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[70]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[71]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X66Y61     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[72]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X66Y61     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[73]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X82Y66     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_vld_d_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X62Y60     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



