<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a>
<a href="#l-88">88</a>
<a href="#l-89">89</a>
<a href="#l-90">90</a>
<a href="#l-91">91</a>
<a href="#l-92">92</a>
<a href="#l-93">93</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Generic, technology independent pad wrapper. This is NOT synthesizable!</span>
<a name="l-6"></a>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="k">module</span> <span class="n">prim_generic_pad_wrapper</span> <span class="p">#(</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">Variant</span>  <span class="o">=</span>  <span class="mi">0</span><span class="p">,</span> <span class="c1">// currently ignored</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">AttrDw</span>   <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">bit</span> <span class="n">WarlOnly</span> <span class="o">=</span>  <span class="mi">0</span>  <span class="c1">// If set to 1, no pad is instantiated and only warl_o is driven</span>
<a name="l-14"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-15"></a>  <span class="k">inout</span> <span class="kt">wire</span>         <span class="n">inout_io</span><span class="p">,</span> <span class="c1">// bidirectional pad</span>
<a name="l-16"></a>  <span class="k">output</span> <span class="kt">logic</span>       <span class="n">in_o</span><span class="p">,</span>     <span class="c1">// input data</span>
<a name="l-17"></a>  <span class="k">input</span>              <span class="n">ie_i</span><span class="p">,</span>     <span class="c1">// input enable</span>
<a name="l-18"></a>  <span class="k">input</span>              <span class="n">out_i</span><span class="p">,</span>    <span class="c1">// output data</span>
<a name="l-19"></a>  <span class="k">input</span>              <span class="n">oe_i</span><span class="p">,</span>     <span class="c1">// output enable</span>
<a name="l-20"></a>  <span class="c1">// additional attributes</span>
<a name="l-21"></a>  <span class="k">input</span>        <span class="p">[</span><span class="n">AttrDw</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">attr_i</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AttrDw</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">warl_o</span>
<a name="l-23"></a><span class="p">);</span>
<a name="l-24"></a>
<a name="l-25"></a>  <span class="c1">// Supported attributes:</span>
<a name="l-26"></a>  <span class="c1">// [x] Bit   0: input/output inversion,</span>
<a name="l-27"></a>  <span class="c1">// [x] Bit   1: Virtual open drain enable.</span>
<a name="l-28"></a>  <span class="c1">// [x] Bit   2: Pull enable.</span>
<a name="l-29"></a>  <span class="c1">// [x] Bit   3: Pull select (0: pull down, 1: pull up).</span>
<a name="l-30"></a>  <span class="c1">// [x] Bit   4: Keeper enable.</span>
<a name="l-31"></a>  <span class="c1">// [ ] Bit   5: Schmitt trigger enable.</span>
<a name="l-32"></a>  <span class="c1">// [ ] Bit   6: Slew rate (0: slow, 1: fast).</span>
<a name="l-33"></a>  <span class="c1">// [x] Bit 7/8: Drive strength (00: weakest, 11: strongest).</span>
<a name="l-34"></a>  <span class="c1">// [ ] Bit   9: Reserved.</span>
<a name="l-35"></a>  <span class="k">assign</span> <span class="n">warl_o</span> <span class="o">=</span> <span class="n">AttrDw</span><span class="p">&#39;(</span><span class="mh">10&#39;h19F</span><span class="p">);</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">WarlOnly</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_warl</span>
<a name="l-38"></a>    <span class="k">assign</span> <span class="n">inout_io</span> <span class="o">=</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-39"></a>    <span class="k">assign</span> <span class="n">in_o</span>     <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="n">AttrDw</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_attr</span><span class="p">;</span>
<a name="l-42"></a>    <span class="kt">logic</span>  <span class="n">unused_ie</span><span class="p">,</span> <span class="n">unused_oe</span><span class="p">,</span> <span class="n">unused_out</span><span class="p">,</span> <span class="n">unused_inout</span><span class="p">;</span>
<a name="l-43"></a>    <span class="k">assign</span> <span class="n">unused_ie</span>   <span class="o">=</span> <span class="n">ie_i</span><span class="p">;</span>
<a name="l-44"></a>    <span class="k">assign</span> <span class="n">unused_oe</span>   <span class="o">=</span> <span class="n">oe_i</span><span class="p">;</span>
<a name="l-45"></a>    <span class="k">assign</span> <span class="n">unused_out</span>  <span class="o">=</span> <span class="n">out_i</span><span class="p">;</span>
<a name="l-46"></a>    <span class="k">assign</span> <span class="n">unused_attr</span> <span class="o">=</span> <span class="n">attr_i</span><span class="p">;</span>
<a name="l-47"></a>    <span class="k">assign</span> <span class="n">unused_inout</span> <span class="o">=</span> <span class="n">inout_io</span><span class="p">;</span>
<a name="l-48"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_pad</span>
<a name="l-49"></a>    <span class="c1">// get pad attributes</span>
<a name="l-50"></a>    <span class="kt">logic</span> <span class="n">unused_sm</span><span class="p">,</span> <span class="n">kp</span><span class="p">,</span> <span class="n">unused_sr</span><span class="p">,</span> <span class="n">ps</span><span class="p">,</span> <span class="n">pe</span><span class="p">,</span> <span class="n">od</span><span class="p">,</span> <span class="n">inv</span><span class="p">;</span>
<a name="l-51"></a>    <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span><span class="n">DRIVE_00</span>  <span class="o">=</span> <span class="mb">2&#39;b00</span><span class="p">,</span>
<a name="l-52"></a>                              <span class="n">DRIVE_01</span>  <span class="o">=</span> <span class="mb">2&#39;b01</span><span class="p">,</span>
<a name="l-53"></a>                              <span class="n">DRIVE_10</span>  <span class="o">=</span> <span class="mb">2&#39;b10</span><span class="p">,</span>
<a name="l-54"></a>                              <span class="n">DRIVE_11</span>  <span class="o">=</span> <span class="mb">2&#39;b11</span><span class="p">}</span> <span class="n">drv_e</span><span class="p">;</span>
<a name="l-55"></a>    <span class="n">drv_e</span> <span class="n">drv</span><span class="p">;</span>
<a name="l-56"></a>    <span class="k">assign</span> <span class="p">{</span><span class="n">drv</span><span class="p">,</span> <span class="n">unused_sr</span><span class="p">,</span> <span class="n">unused_sm</span><span class="p">,</span> <span class="n">kp</span><span class="p">,</span> <span class="n">ps</span><span class="p">,</span> <span class="n">pe</span><span class="p">,</span> <span class="n">od</span><span class="p">,</span> <span class="n">inv</span><span class="p">}</span> <span class="o">=</span> <span class="n">attr_i</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-57"></a>
<a name="l-58"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">AttrDw</span> <span class="o">&gt;</span> <span class="mi">9</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_unused_attr</span>
<a name="l-59"></a>      <span class="kt">logic</span> <span class="p">[</span><span class="n">AttrDw</span><span class="o">-</span><span class="mi">9</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_attr</span><span class="p">;</span>
<a name="l-60"></a>      <span class="k">assign</span> <span class="n">unused_attr</span> <span class="o">=</span> <span class="n">attr_i</span><span class="p">[</span><span class="n">AttrDw</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">9</span><span class="p">];</span>
<a name="l-61"></a>    <span class="k">end</span>
<a name="l-62"></a>
<a name="l-63"></a>    <span class="c1">// input inversion</span>
<a name="l-64"></a>    <span class="kt">logic</span> <span class="n">in</span><span class="p">;</span>
<a name="l-65"></a>    <span class="k">assign</span> <span class="n">in</span>     <span class="o">=</span> <span class="n">inv</span> <span class="o">^</span> <span class="n">inout_io</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>    <span class="c1">// virtual open drain emulation</span>
<a name="l-68"></a>    <span class="kt">logic</span> <span class="n">oe</span><span class="p">,</span> <span class="n">out</span><span class="p">;</span>
<a name="l-69"></a>    <span class="k">assign</span> <span class="n">out</span>      <span class="o">=</span> <span class="n">out_i</span> <span class="o">^</span> <span class="n">inv</span><span class="p">;</span>
<a name="l-70"></a>    <span class="k">assign</span> <span class="n">oe</span>       <span class="o">=</span> <span class="n">oe_i</span> <span class="o">&amp;</span> <span class="p">((</span><span class="n">od</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">out</span><span class="p">)</span> <span class="o">|</span> <span class="o">~</span><span class="n">od</span><span class="p">);</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="c1">// driving strength attributes are not supported by verilator</span>
<a name="l-73"></a><span class="no">`ifdef</span> <span class="n">VERILATOR</span>
<a name="l-74"></a>    <span class="k">assign</span> <span class="n">inout_io</span> <span class="o">=</span> <span class="p">(</span><span class="n">oe</span><span class="p">)</span>   <span class="o">?</span> <span class="n">out</span> <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-75"></a>    <span class="c1">// received data driver</span>
<a name="l-76"></a>    <span class="k">assign</span> <span class="n">in_o</span>     <span class="o">=</span> <span class="p">(</span><span class="n">ie_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">in</span>  <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-77"></a><span class="no">`else</span>
<a name="l-78"></a>    <span class="c1">// different driver types</span>
<a name="l-79"></a>    <span class="k">assign</span> <span class="p">(</span><span class="k">strong0</span><span class="p">,</span> <span class="k">strong1</span><span class="p">)</span> <span class="n">inout_io</span> <span class="o">=</span> <span class="p">(</span><span class="n">oe</span> <span class="o">&amp;&amp;</span> <span class="n">drv</span> <span class="o">!=</span> <span class="n">DRIVE_00</span><span class="p">)</span> <span class="o">?</span> <span class="n">out</span> <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-80"></a>    <span class="k">assign</span> <span class="p">(</span><span class="k">pull0</span><span class="p">,</span> <span class="k">pull1</span><span class="p">)</span>     <span class="n">inout_io</span> <span class="o">=</span> <span class="p">(</span><span class="n">oe</span> <span class="o">&amp;&amp;</span> <span class="n">drv</span> <span class="o">==</span> <span class="n">DRIVE_00</span><span class="p">)</span> <span class="o">?</span> <span class="n">out</span> <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-81"></a>    <span class="c1">// pullup / pulldown termination</span>
<a name="l-82"></a>    <span class="k">assign</span> <span class="p">(</span><span class="k">weak0</span><span class="p">,</span> <span class="k">weak1</span><span class="p">)</span>     <span class="n">inout_io</span> <span class="o">=</span> <span class="n">pe</span> <span class="o">?</span> <span class="n">ps</span> <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-83"></a>    <span class="c1">// fake trireg emulation</span>
<a name="l-84"></a>    <span class="k">assign</span> <span class="p">(</span><span class="k">weak0</span><span class="p">,</span> <span class="k">weak1</span><span class="p">)</span>     <span class="n">inout_io</span> <span class="o">=</span> <span class="p">(</span><span class="n">kp</span><span class="p">)</span> <span class="o">?</span> <span class="n">inout_io</span> <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-85"></a>    <span class="c1">// received data driver</span>
<a name="l-86"></a>    <span class="k">assign</span> <span class="n">in_o</span>     <span class="o">=</span> <span class="p">(</span><span class="n">ie_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">in</span>  <span class="o">:</span> <span class="mb">1&#39;bz</span><span class="p">;</span>
<a name="l-87"></a><span class="no">`endif</span>
<a name="l-88"></a>  <span class="k">end</span>
<a name="l-89"></a>
<a name="l-90"></a>  <span class="c1">// assertions</span>
<a name="l-91"></a>  <span class="no">`ASSERT_INIT</span><span class="p">(</span><span class="n">AttrDwCheck_A</span><span class="p">,</span> <span class="n">AttrDw</span> <span class="o">&gt;=</span> <span class="mi">9</span><span class="p">)</span>
<a name="l-92"></a>
<a name="l-93"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">prim_generic_pad_wrapper</span>
</pre></div>
</td></tr></table>
  </body>
</html>