#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed May 31 18:02:02 2017
# Process ID: 20427
# Current directory: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1
# Command line: vivado -log design_1_curve25519_donna_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_curve25519_donna_0_0.tcl
# Log file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/design_1_curve25519_donna_0_0.vds
# Journal file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_curve25519_donna_0_0.tcl -notrace
Command: synth_design -top design_1_curve25519_donna_0_0 -part xczu9eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20438 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 6196 ; free virtual = 21687
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_curve25519_donna_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_curve25519_donna_0_0/synth/design_1_curve25519_donna_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna.v:12]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna.v:83]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_AXILiteS_s_axi' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_AP_RETURN_0 bound to: 8'b00010000 
	Parameter ADDR_MYPUBLIC_IN_BASE bound to: 8'b00100000 
	Parameter ADDR_MYPUBLIC_IN_HIGH bound to: 8'b00111111 
	Parameter ADDR_SECRET_IN_BASE bound to: 8'b01000000 
	Parameter ADDR_SECRET_IN_HIGH bound to: 8'b01011111 
	Parameter ADDR_BASEPOINT_IN_BASE bound to: 8'b01100000 
	Parameter ADDR_BASEPOINT_IN_HIGH bound to: 8'b01111111 
	Parameter ADDR_MYPUBLIC_OUT_BASE bound to: 8'b10000000 
	Parameter ADDR_MYPUBLIC_OUT_HIGH bound to: 8'b10011111 
	Parameter ADDR_SECRET_OUT_BASE bound to: 8'b10100000 
	Parameter ADDR_SECRET_OUT_HIGH bound to: 8'b10111111 
	Parameter ADDR_BASEPOINT_OUT_BASE bound to: 8'b11000000 
	Parameter ADDR_BASEPOINT_OUT_HIGH bound to: 8'b11011111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_AXILiteS_s_axi_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:880]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_AXILiteS_s_axi_ram' (1#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:880]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:474]
WARNING: [Synth 8-6014] Unused sequential element int_mypublic_out_shift_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:806]
WARNING: [Synth 8-6014] Unused sequential element int_secret_out_shift_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:838]
WARNING: [Synth 8-6014] Unused sequential element int_basepoint_out_shift_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:870]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:592]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_AXILiteS_s_axi' (2#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_bp' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bp.v:46]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_bp_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bp.v:9]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bp.v:22]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_bp_ram' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bp.v:9]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_bp' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bp.v:46]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_x' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_x.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_x_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_x.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_x.v:22]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_x_ram' (5#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_x.v:9]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_x' (6#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_x.v:46]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_z' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_z.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_z_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_z.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_z.v:22]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_z_ram' (7#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_z.v:9]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_z' (8#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_z.v:46]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_e' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_e_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:27]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_e_ram' (9#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:9]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_e' (10#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:66]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_dEe' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_dEe.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_dEe_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_dEe_ram' (11#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_dEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_dEe' (12#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_dEe.v:46]
INFO: [Synth 8-638] synthesizing module 'cmult' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:10]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 50'b10000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:116]
INFO: [Synth 8-638] synthesizing module 'fsquare_t' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_t.v:66]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 19 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fsquare_t_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_t.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 19 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_t.v:27]
INFO: [Synth 8-256] done synthesizing module 'fsquare_t_ram' (13#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_t.v:9]
INFO: [Synth 8-256] done synthesizing module 'fsquare_t' (14#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_t.v:66]
INFO: [Synth 8-638] synthesizing module 'fmonty_xx' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_xx.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 19 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmonty_xx_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_xx.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 19 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_xx.v:25]
INFO: [Synth 8-256] done synthesizing module 'fmonty_xx_ram' (15#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_xx.v:9]
INFO: [Synth 8-256] done synthesizing module 'fmonty_xx' (16#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_xx.v:58]
INFO: [Synth 8-638] synthesizing module 'fmonty_zz' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_zz.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 19 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmonty_zz_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_zz.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 19 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_zz.v:22]
INFO: [Synth 8-256] done synthesizing module 'fmonty_zz_ram' (17#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_zz.v:9]
INFO: [Synth 8-256] done synthesizing module 'fmonty_zz' (18#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_zz.v:46]
INFO: [Synth 8-638] synthesizing module 'fmonty' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:10]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b10000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:256]
INFO: [Synth 8-638] synthesizing module 'fmonty_origx' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_origx.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fmonty_origx_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_origx.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_origx.v:22]
INFO: [Synth 8-256] done synthesizing module 'fmonty_origx_ram' (19#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_origx.v:9]
INFO: [Synth 8-256] done synthesizing module 'fmonty_origx' (20#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty_origx.v:46]
INFO: [Synth 8-638] synthesizing module 'fsquare' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:89]
INFO: [Synth 8-638] synthesizing module 'fsquare_inner_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:107]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:841]
INFO: [Synth 8-256] done synthesizing module 'fsquare_inner_2' (21#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1083]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:553]
WARNING: [Synth 8-6014] Unused sequential element t_addr_58_reg_912_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:366]
WARNING: [Synth 8-6014] Unused sequential element t_addr_60_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:373]
WARNING: [Synth 8-6014] Unused sequential element tmp_i3_reg_936_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:397]
WARNING: [Synth 8-6014] Unused sequential element t_addr_58_reg_912_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1086]
WARNING: [Synth 8-6014] Unused sequential element t_addr_60_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1089]
WARNING: [Synth 8-6014] Unused sequential element tmp_i3_reg_936_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:975]
INFO: [Synth 8-256] done synthesizing module 'fsquare' (22#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:10]
INFO: [Synth 8-638] synthesizing module 'fproduct' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:10]
	Parameter ap_ST_fsm_state1 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 101'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 101'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 101'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 101'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 101'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 101'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 101'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 101'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 101'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 101'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 101'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 101'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 101'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 101'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 101'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 101'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 101'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 101'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 101'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 101'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 101'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 101'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 101'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 101'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 101'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 101'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 101'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 101'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 101'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 101'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 101'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 101'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 101'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 101'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 101'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 101'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 101'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 101'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 101'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 101'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 101'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 101'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 101'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 101'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 101'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 101'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 101'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 101'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 101'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 101'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 101'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 101'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 101'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 101'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 101'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 101'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 101'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 101'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 101'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 101'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 101'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 101'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:160]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:963]
INFO: [Synth 8-256] done synthesizing module 'fproduct' (23#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:10]
INFO: [Synth 8-638] synthesizing module 'fproduct_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 101'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 101'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 101'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 101'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 101'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 101'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 101'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 101'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 101'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 101'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 101'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 101'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 101'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 101'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 101'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 101'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 101'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 101'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 101'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 101'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 101'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 101'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 101'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 101'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 101'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 101'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 101'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 101'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 101'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 101'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 101'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 101'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 101'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 101'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 101'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 101'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 101'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 101'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 101'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 101'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 101'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 101'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 101'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 101'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 101'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 101'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 101'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 101'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 101'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 101'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 101'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 101'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 101'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 101'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 101'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 101'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 101'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 101'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 101'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 101'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 101'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 101'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:160]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:956]
WARNING: [Synth 8-6014] Unused sequential element tmp_384_reg_5523_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:463]
WARNING: [Synth 8-6014] Unused sequential element tmp_389_reg_5538_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:470]
WARNING: [Synth 8-6014] Unused sequential element tmp_406_reg_5559_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:483]
WARNING: [Synth 8-6014] Unused sequential element tmp_428_reg_5579_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:495]
WARNING: [Synth 8-6014] Unused sequential element tmp_458_reg_5599_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:507]
WARNING: [Synth 8-6014] Unused sequential element tmp_491_reg_5619_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:519]
WARNING: [Synth 8-6014] Unused sequential element tmp_534_reg_5639_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:531]
WARNING: [Synth 8-6014] Unused sequential element tmp_578_reg_5659_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:543]
WARNING: [Synth 8-6014] Unused sequential element tmp_603_reg_5689_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:561]
WARNING: [Synth 8-6014] Unused sequential element tmp_616_reg_5709_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:573]
WARNING: [Synth 8-6014] Unused sequential element tmp_384_reg_5523_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1588]
WARNING: [Synth 8-6014] Unused sequential element tmp_389_reg_5538_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1589]
WARNING: [Synth 8-6014] Unused sequential element tmp_406_reg_5559_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1590]
WARNING: [Synth 8-6014] Unused sequential element tmp_428_reg_5579_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1591]
WARNING: [Synth 8-6014] Unused sequential element tmp_458_reg_5599_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1592]
WARNING: [Synth 8-6014] Unused sequential element tmp_491_reg_5619_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1593]
WARNING: [Synth 8-6014] Unused sequential element tmp_534_reg_5639_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1594]
WARNING: [Synth 8-6014] Unused sequential element tmp_578_reg_5659_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1595]
WARNING: [Synth 8-6014] Unused sequential element tmp_603_reg_5689_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1596]
WARNING: [Synth 8-6014] Unused sequential element tmp_616_reg_5709_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1597]
INFO: [Synth 8-256] done synthesizing module 'fproduct_1' (24#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:10]
INFO: [Synth 8-638] synthesizing module 'freduce_degree' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_degree.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_degree.v:73]
INFO: [Synth 8-256] done synthesizing module 'freduce_degree' (25#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_degree.v:10]
INFO: [Synth 8-638] synthesizing module 'freduce_coefficients' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:391]
WARNING: [Synth 8-6014] Unused sequential element output_addr_74_reg_388_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:143]
WARNING: [Synth 8-6014] Unused sequential element output_addr_72_reg_362_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:151]
WARNING: [Synth 8-6014] Unused sequential element output_addr_72_reg_362_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:400]
WARNING: [Synth 8-6014] Unused sequential element output_addr_74_reg_388_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:403]
INFO: [Synth 8-256] done synthesizing module 'freduce_coefficients' (26#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:10]
INFO: [Synth 8-638] synthesizing module 'fsum' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:74]
WARNING: [Synth 8-6014] Unused sequential element in_r_ce1_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:152]
WARNING: [Synth 8-6014] Unused sequential element output_r_ce1_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:188]
WARNING: [Synth 8-6014] Unused sequential element output_r_we1_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:204]
WARNING: [Synth 8-6014] Unused sequential element output_addr_reg_122_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:114]
WARNING: [Synth 8-6014] Unused sequential element output_addr_reg_122_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:260]
INFO: [Synth 8-256] done synthesizing module 'fsum' (27#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsum.v:10]
INFO: [Synth 8-638] synthesizing module 'fdifference_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fdifference_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fdifference_1.v:54]
WARNING: [Synth 8-6014] Unused sequential element output_addr_reg_89_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fdifference_1.v:95]
WARNING: [Synth 8-6014] Unused sequential element output_addr_reg_89_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fdifference_1.v:199]
INFO: [Synth 8-256] done synthesizing module 'fdifference_1' (28#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fdifference_1.v:10]
INFO: [Synth 8-638] synthesizing module 'p_memcpy' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:51]
WARNING: [Synth 8-6014] Unused sequential element dst_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:130]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_77_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:92]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_77_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:175]
INFO: [Synth 8-256] done synthesizing module 'p_memcpy' (29#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy.v:10]
WARNING: [Synth 8-6014] Unused sequential element x3_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1442]
WARNING: [Synth 8-6014] Unused sequential element z3_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1830]
WARNING: [Synth 8-6014] Unused sequential element tmp_i2_reg_491_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1018]
WARNING: [Synth 8-6014] Unused sequential element tmp_i3_26_reg_520_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1024]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_reg_478_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1030]
WARNING: [Synth 8-6014] Unused sequential element zz_addr_reg_509_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:1036]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_reg_478_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2683]
WARNING: [Synth 8-6014] Unused sequential element tmp_i2_reg_491_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2699]
WARNING: [Synth 8-6014] Unused sequential element zz_addr_reg_509_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2714]
WARNING: [Synth 8-6014] Unused sequential element tmp_i3_26_reg_520_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2715]
INFO: [Synth 8-256] done synthesizing module 'fmonty' (30#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:10]
INFO: [Synth 8-638] synthesizing module 'swap_conditional' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:236]
WARNING: [Synth 8-6014] Unused sequential element b_ce0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:185]
WARNING: [Synth 8-6014] Unused sequential element b_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:193]
WARNING: [Synth 8-6014] Unused sequential element a_addr_reg_145_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:106]
WARNING: [Synth 8-6014] Unused sequential element b_addr_reg_150_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:107]
WARNING: [Synth 8-6014] Unused sequential element a_addr_reg_145_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:255]
WARNING: [Synth 8-6014] Unused sequential element b_addr_reg_150_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:256]
INFO: [Synth 8-256] done synthesizing module 'swap_conditional' (31#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:10]
INFO: [Synth 8-638] synthesizing module 'p_memcpy_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:51]
WARNING: [Synth 8-6014] Unused sequential element dst_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:130]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_77_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:92]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_77_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:175]
INFO: [Synth 8-256] done synthesizing module 'p_memcpy_1' (32#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_1.v:10]
WARNING: [Synth 8-6014] Unused sequential element resultx_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:1625]
WARNING: [Synth 8-6014] Unused sequential element resultz_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:1641]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state26_on_subcall_done_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2074]
WARNING: [Synth 8-6014] Unused sequential element byte_1_reg_1168_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:862]
WARNING: [Synth 8-6014] Unused sequential element tmp_i6_reg_1189_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:869]
WARNING: [Synth 8-6014] Unused sequential element tmp_i7_reg_1176_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:875]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_reg_1136_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:881]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_reg_1136_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2162]
WARNING: [Synth 8-6014] Unused sequential element byte_1_reg_1168_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2163]
WARNING: [Synth 8-6014] Unused sequential element tmp_i7_reg_1176_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2099]
WARNING: [Synth 8-6014] Unused sequential element tmp_i6_reg_1189_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2103]
INFO: [Synth 8-256] done synthesizing module 'cmult' (33#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:10]
INFO: [Synth 8-638] synthesizing module 'crecip' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip.v:10]
	Parameter ap_ST_fsm_state1 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 92'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 92'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 92'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 92'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 92'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 92'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 92'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 92'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 92'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 92'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 92'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 92'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 92'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 92'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 92'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 92'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 92'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 92'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 92'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 92'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 92'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 92'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 92'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 92'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 92'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 92'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 92'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 92'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 92'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 92'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 92'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 92'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 92'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 92'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 92'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 92'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 92'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 92'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 92'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 92'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 92'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 92'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 92'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 92'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 92'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 92'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 92'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 92'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 92'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 92'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 92'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 92'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 92'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 92'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 92'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 92'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 92'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 92'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 92'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 92'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 92'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 92'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 92'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip.v:141]
INFO: [Synth 8-638] synthesizing module 'crecip_z2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip_z2.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crecip_z2_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip_z2.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip_z2.v:22]
INFO: [Synth 8-256] done synthesizing module 'crecip_z2_ram' (34#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip_z2.v:9]
INFO: [Synth 8-256] done synthesizing module 'crecip_z2' (35#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip_z2.v:46]
INFO: [Synth 8-638] synthesizing module 'fmul_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:76]
INFO: [Synth 8-638] synthesizing module 'fproduct_3' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 101'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 101'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 101'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 101'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 101'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 101'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 101'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 101'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 101'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 101'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 101'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 101'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 101'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 101'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 101'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 101'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 101'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 101'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 101'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 101'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 101'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 101'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 101'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 101'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 101'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 101'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 101'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 101'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 101'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 101'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 101'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 101'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 101'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 101'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 101'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 101'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 101'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 101'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 101'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 101'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 101'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 101'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 101'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 101'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 101'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 101'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 101'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 101'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 101'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 101'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 101'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 101'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 101'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 101'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 101'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 101'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 101'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 101'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 101'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 101'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 101'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 101'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:160]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:963]
INFO: [Synth 8-256] done synthesizing module 'fproduct_3' (36#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:912]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:429]
WARNING: [Synth 8-6014] Unused sequential element t_addr_100_reg_949_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:315]
WARNING: [Synth 8-6014] Unused sequential element t_addr_98_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:323]
WARNING: [Synth 8-6014] Unused sequential element tmp_i4_reg_973_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:391]
WARNING: [Synth 8-6014] Unused sequential element t_addr_98_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:919]
WARNING: [Synth 8-6014] Unused sequential element t_addr_100_reg_949_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:922]
WARNING: [Synth 8-6014] Unused sequential element tmp_i4_reg_973_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:762]
INFO: [Synth 8-256] done synthesizing module 'fmul_1' (37#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:10]
INFO: [Synth 8-638] synthesizing module 'fmul' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:76]
INFO: [Synth 8-638] synthesizing module 'fproduct_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 101'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 101'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 101'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 101'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 101'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 101'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 101'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 101'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 101'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 101'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 101'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 101'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 101'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 101'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 101'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 101'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 101'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 101'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 101'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 101'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 101'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 101'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 101'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 101'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 101'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 101'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 101'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 101'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 101'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 101'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 101'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 101'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 101'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 101'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 101'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 101'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 101'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 101'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 101'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 101'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 101'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 101'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 101'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 101'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 101'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 101'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 101'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 101'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 101'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 101'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 101'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 101'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 101'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 101'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 101'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 101'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 101'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 101'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 101'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 101'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 101'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 101'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 101'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:160]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:963]
INFO: [Synth 8-256] done synthesizing module 'fproduct_2' (38#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:912]
WARNING: [Synth 8-6014] Unused sequential element output_r_we0_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:429]
WARNING: [Synth 8-6014] Unused sequential element t_addr_120_reg_949_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:315]
WARNING: [Synth 8-6014] Unused sequential element t_addr_118_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:323]
WARNING: [Synth 8-6014] Unused sequential element tmp_i4_reg_973_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:391]
WARNING: [Synth 8-6014] Unused sequential element t_addr_118_reg_923_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:919]
WARNING: [Synth 8-6014] Unused sequential element t_addr_120_reg_949_reg was removed.  [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:922]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'fmul' (39#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:10]
INFO: [Synth 8-638] synthesizing module 'fsquare_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:89]
INFO: [Synth 8-638] synthesizing module 'fsquare_inner' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:107]
INFO: [Synth 8-256] done synthesizing module 'fsquare_inner' (40#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:1069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:1083]
INFO: [Synth 8-256] done synthesizing module 'fsquare_2' (41#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:10]
INFO: [Synth 8-638] synthesizing module 'fsquare_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:89]
INFO: [Synth 8-638] synthesizing module 'fsquare_inner_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:107]
INFO: [Synth 8-256] done synthesizing module 'fsquare_inner_1' (42#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:1069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:1083]
INFO: [Synth 8-256] done synthesizing module 'fsquare_1' (43#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'crecip' (44#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/crecip.v:10]
INFO: [Synth 8-638] synthesizing module 'fmul_2' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:76]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:912]
INFO: [Synth 8-256] done synthesizing module 'fmul_2' (45#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:10]
INFO: [Synth 8-638] synthesizing module 'fcontract' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:10]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 50'b10000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:100]
INFO: [Synth 8-638] synthesizing module 'fcontract_input' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract_input.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fcontract_input_ram' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract_input.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract_input.v:27]
INFO: [Synth 8-256] done synthesizing module 'fcontract_input_ram' (46#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract_input.v:9]
INFO: [Synth 8-256] done synthesizing module 'fcontract_input' (47#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract_input.v:66]
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_bkb' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'curve25519_donna_bkb_DSP48_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_bkb_DSP48_0' (48#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna_bkb' (49#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_bkb.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1462]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:1476]
INFO: [Synth 8-256] done synthesizing module 'fcontract' (50#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:10]
INFO: [Synth 8-638] synthesizing module 'fexpand' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fexpand.v:10]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 33'b100000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fexpand.v:84]
INFO: [Synth 8-256] done synthesizing module 'fexpand' (51#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fexpand.v:10]
INFO: [Synth 8-638] synthesizing module 'p_memcpy_char' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_char.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_char.v:51]
INFO: [Synth 8-256] done synthesizing module 'p_memcpy_char' (52#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_char.v:10]
INFO: [Synth 8-256] done synthesizing module 'curve25519_donna' (53#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_curve25519_donna_0_0' (54#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_curve25519_donna_0_0/synth/design_1_curve25519_donna_0_0.v:57]
WARNING: [Synth 8-3331] design fcontract_input has unconnected port reset
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[63]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[62]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[61]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[60]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[59]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[58]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[57]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[56]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[55]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[54]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[53]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[52]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[51]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[50]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[49]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[48]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[47]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[46]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[45]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[44]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[43]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[42]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[41]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[40]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[39]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[38]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[37]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[36]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[35]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[34]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[33]
WARNING: [Synth 8-3331] design fcontract has unconnected port input_limbs_q0[32]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[63]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[62]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[61]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[60]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[59]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[58]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[57]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[56]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[55]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[54]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[53]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[52]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[51]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[50]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[49]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[48]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[47]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[46]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[45]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[44]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[43]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[42]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[41]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[40]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[39]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[38]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[37]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[36]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[35]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[34]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[33]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in2_q0[32]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[63]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[62]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[61]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[60]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[59]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[58]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[57]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[56]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[55]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[54]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[53]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[52]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[51]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[50]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[49]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[48]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[47]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[46]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[45]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[44]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[43]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[42]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[41]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[40]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[39]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[38]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[37]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[36]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[35]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[34]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[33]
WARNING: [Synth 8-3331] design fproduct_2 has unconnected port in_r_q0[32]
WARNING: [Synth 8-3331] design fsquare_t has unconnected port reset
WARNING: [Synth 8-3331] design fsquare_inner_1 has unconnected port in_r_q0[63]
WARNING: [Synth 8-3331] design fsquare_inner_1 has unconnected port in_r_q0[62]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 6092 ; free virtual = 21589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 6116 ; free virtual = 21613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_curve25519_donna_0_0/constraints/curve25519_donna_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_curve25519_donna_0_0/constraints/curve25519_donna_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2290.859 ; gain = 15.000 ; free physical = 5281 ; free virtual = 20778
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2290.859 ; gain = 788.953 ; free physical = 5487 ; free virtual = 20984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2290.859 ; gain = 788.953 ; free physical = 5487 ; free virtual = 20984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2290.859 ; gain = 788.953 ; free physical = 5489 ; free virtual = 20986
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:1141]
INFO: [Synth 8-4471] merging register 'tmp_33_reg_3127_reg[31:0]' into 'tmp_32_reg_3122_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:422]
INFO: [Synth 8-4471] merging register 'tmp_52_reg_3164_reg[31:0]' into 'tmp_53_reg_3169_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:442]
INFO: [Synth 8-4471] merging register 'tmp_61_reg_3185_reg[31:0]' into 'tmp_62_reg_3190_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:456]
INFO: [Synth 8-4471] merging register 'tmp_79_reg_3222_reg[31:0]' into 'tmp_78_reg_3216_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:477]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_3037_reg[31:0]' into 'tmp_reg_3032_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:515]
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 't_addr_60_reg_923_reg[4:4]' into 't_addr_58_reg_912_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare.v:1089]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_789_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_789_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i10_i_cast_cast_fu_700_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i13_i_cast_cast_fu_760_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_i_cast_cast_fu_658_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:1488]
INFO: [Synth 8-4471] merging register 'tmp_770_reg_5572_reg[31:0]' into 'tmp_389_reg_5577_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:476]
INFO: [Synth 8-4471] merging register 'tmp_796_reg_5748_reg[31:0]' into 'tmp_685_reg_5753_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:580]
INFO: [Synth 8-4471] merging register 'tmp_797_reg_5763_reg[31:0]' into 'tmp_687_reg_5768_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:587]
INFO: [Synth 8-5544] ROM "in2_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_389_reg_5538_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1589]
INFO: [Synth 8-4471] merging register 'tmp_406_reg_5559_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1590]
INFO: [Synth 8-4471] merging register 'tmp_428_reg_5579_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1591]
INFO: [Synth 8-4471] merging register 'tmp_458_reg_5599_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1592]
INFO: [Synth 8-4471] merging register 'tmp_491_reg_5619_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1593]
INFO: [Synth 8-4471] merging register 'tmp_534_reg_5639_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1594]
INFO: [Synth 8-4471] merging register 'tmp_578_reg_5659_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1595]
INFO: [Synth 8-4471] merging register 'tmp_603_reg_5689_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1596]
INFO: [Synth 8-4471] merging register 'tmp_616_reg_5709_reg[63:26]' into 'tmp_384_reg_5523_reg[63:26]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1597]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:1481]
INFO: [Synth 8-4471] merging register 'tmp_724_reg_5719_reg[31:0]' into 'tmp_618_reg_5724_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_1.v:580]
INFO: [Synth 8-5544] ROM "in2_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'output_addr_74_reg_388_reg[4:4]' into 'output_addr_72_reg_362_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:403]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/freduce_coefficients.v:256]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i1_cast_cast_fu_213_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i_cast_cast_fu_147_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i2_cast_cast_fu_301_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_51_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_52_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_i2_reg_491_reg[63:4]' into 'tmp_i_reg_478_reg[63:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2699]
INFO: [Synth 8-4471] merging register 'tmp_i3_26_reg_520_reg[63:4]' into 'tmp_i_reg_478_reg[63:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmonty.v:2715]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_407_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_418_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i3_fu_429_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_448_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i5_fu_464_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_407_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_418_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i3_fu_429_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_448_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i5_fu_464_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_254_p1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'b_addr_reg_150_reg[3:0]' into 'a_addr_reg_145_reg[3:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:107]
INFO: [Synth 8-4471] merging register 'b_addr_reg_150_reg[4:4]' into 'a_addr_reg_145_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/swap_conditional.v:256]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_fu_73_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_i7_reg_1176_reg[63:4]' into 'tmp_i_reg_1136_reg[63:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2099]
INFO: [Synth 8-4471] merging register 'tmp_i6_reg_1189_reg[63:4]' into 'tmp_i_reg_1136_reg[63:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/cmult.v:2103]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i3_fu_1095_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_833_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_835_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_837_fu_968_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_839_fu_979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_841_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_843_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_845_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_847_fu_1023_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1029_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_848_fu_1045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_851_fu_1062_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i6_fu_1084_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i3_fu_1095_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_833_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_835_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_837_fu_968_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_839_fu_979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_841_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_843_fu_1001_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_845_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_847_fu_1023_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1029_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_848_fu_1045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_851_fu_1062_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i6_fu_1084_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:1488]
INFO: [Synth 8-4471] merging register 'tmp_409_reg_5572_reg[31:0]' into 'tmp_312_reg_5577_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:476]
INFO: [Synth 8-4471] merging register 'tmp_519_reg_5748_reg[31:0]' into 'tmp_397_reg_5753_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:580]
INFO: [Synth 8-4471] merging register 'tmp_520_reg_5763_reg[31:0]' into 'tmp_399_reg_5768_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:587]
INFO: [Synth 8-4471] merging register 't_addr_100_reg_949_reg[4:4]' into 't_addr_98_reg_923_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_1.v:922]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:1488]
INFO: [Synth 8-4471] merging register 'tmp_531_reg_5572_reg[31:0]' into 'tmp_389_reg_5577_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:476]
INFO: [Synth 8-4471] merging register 'tmp_641_reg_5748_reg[31:0]' into 'tmp_522_reg_5753_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:580]
INFO: [Synth 8-4471] merging register 'tmp_642_reg_5763_reg[31:0]' into 'tmp_524_reg_5768_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:587]
INFO: [Synth 8-4471] merging register 't_addr_120_reg_949_reg[4:4]' into 't_addr_118_reg_923_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul.v:922]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:1141]
INFO: [Synth 8-4471] merging register 'tmp_292_reg_3164_reg[31:0]' into 'tmp_114_reg_3169_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:354]
INFO: [Synth 8-4471] merging register 'tmp_295_reg_3185_reg[31:0]' into 'tmp_131_reg_3190_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:362]
INFO: [Synth 8-4471] merging register 'tmp_172_reg_3222_reg[31:0]' into 'tmp_298_reg_3216_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:376]
INFO: [Synth 8-4471] merging register 'tmp_68_reg_3127_reg[31:0]' into 'tmp_273_reg_3122_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:442]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_3037_reg[31:0]' into 'tmp_reg_3032_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:515]
INFO: [Synth 8-4471] merging register 't_addr_20_reg_923_reg[4:4]' into 't_addr_18_reg_912_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_2.v:1089]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:1141]
INFO: [Synth 8-4471] merging register 'tmp_164_reg_3164_reg[31:0]' into 'tmp_114_reg_3169_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:354]
INFO: [Synth 8-4471] merging register 'tmp_182_reg_3185_reg[31:0]' into 'tmp_131_reg_3190_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:362]
INFO: [Synth 8-4471] merging register 'tmp_68_reg_3127_reg[31:0]' into 'tmp_140_reg_3122_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:396]
INFO: [Synth 8-4471] merging register 'tmp_170_reg_3222_reg[31:0]' into 'tmp_199_reg_3216_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:429]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_3037_reg[31:0]' into 'tmp_reg_3032_reg[31:0]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:515]
INFO: [Synth 8-4471] merging register 't_addr_40_reg_923_reg[4:4]' into 't_addr_38_reg_912_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_1.v:1089]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 't_addr_80_reg_949_reg[4:4]' into 't_addr_78_reg_923_reg[4:4]' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fmul_2.v:922]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_87_reg' and it is trimmed from '6' to '5' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/p_memcpy_char.v:92]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_62_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_827_reg_383_reg' and it is trimmed from '6' to '5' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna.v:719]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.859 ; gain = 788.953 ; free physical = 5439 ; free virtual = 20936
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fsquare               |           2|     34259|
|2     |fmonty__GCB0          |           1|     39275|
|3     |fmonty__GCB1          |           1|     21079|
|4     |cmult__GC0            |           1|     10071|
|5     |fproduct_2            |           2|     21011|
|6     |fmul__GC0             |           1|      9276|
|7     |crecip__GCB0          |           1|     37763|
|8     |crecip__GCB1          |           1|     34208|
|9     |crecip__GCB2          |           1|     34203|
|10    |fmul_2__GC0           |           1|      9276|
|11    |curve25519_donna__GC0 |           1|     14344|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 47    
	   3 Input     64 Bit       Adders := 25    
	   4 Input     64 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 223   
	               63 Bit    Registers := 84    
	               62 Bit    Registers := 16    
	               60 Bit    Registers := 4     
	               56 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               42 Bit    Registers := 4     
	               39 Bit    Registers := 4     
	               38 Bit    Registers := 12    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 196   
	               26 Bit    Registers := 13    
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 88    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 67    
+---Multipliers : 
	                18x64  Multipliers := 1     
	                32x32  Multipliers := 4     
+---RAMs : 
	               1K Bit         RAMs := 23    
	              320 Bit         RAMs := 1     
	              256 Bit         RAMs := 10    
+---Muxes : 
	 102 Input    101 Bit        Muxes := 5     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 321   
	  16 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 2     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 2     
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 6     
	  43 Input     42 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	  34 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 83    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 6     
	  24 Input     23 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      7 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 9     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 46    
	  32 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 33    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 264   
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsquare_t_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_inner_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 11    
	               62 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	  16 Input     64 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fsquare 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 11    
	               60 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 49    
	   2 Input     42 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fmonty_origx_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fmonty_origx_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fsquare_t_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_xx_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_t_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_t_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fproduct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 8     
	               32 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module freduce_degree 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module freduce_coefficients 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   4 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fsum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fdifference_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p_memcpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fproduct_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 8     
	               32 Bit    Registers := 11    
	               26 Bit    Registers := 11    
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fmonty 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                18x64  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 48    
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
Module fsquare_t_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_xx_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_t_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_xx_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmonty_zz_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_t_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_t_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module swap_conditional__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module swap_conditional 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p_memcpy_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
Module fproduct_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 8     
	               32 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fsquare_t_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               38 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crecip_z2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module crecip_z2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fsquare_t_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fproduct_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 8     
	               32 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fmul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               38 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fsquare_t_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_inner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 11    
	               62 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	  16 Input     64 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fsquare_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 11    
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 49    
	   2 Input     42 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fsquare_t_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fsquare_inner_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 11    
	               62 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	  16 Input     64 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fsquare_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 11    
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 49    
	   2 Input     42 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module crecip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module fsquare_t_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fmul_2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 11    
	               38 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module curve25519_donna_AXILiteS_s_axi_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module curve25519_donna_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
Module curve25519_donna_bp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module curve25519_donna_x_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module curve25519_donna_z_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module curve25519_donna_x_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module curve25519_donna_e_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module curve25519_donna_dEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module curve25519_donna_dEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module curve25519_donna_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fcontract_input_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module fcontract 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fexpand 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  34 Input     33 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module p_memcpy_char__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p_memcpy_char__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p_memcpy_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module curve25519_donna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/i_reg_944_reg[0]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_120_reg_949_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/i_reg_944_reg[3]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_120_reg_949_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/i_reg_944_reg[2]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_120_reg_949_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/i_reg_944_reg[1]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_120_reg_949_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fmul_fu_255i_30_3/\t_addr_119_reg_928_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/t_addr_118_reg_923_reg[1]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_119_reg_928_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/t_addr_118_reg_923_reg[2]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_119_reg_928_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_fu_255i_30_3/t_addr_118_reg_923_reg[3]' (FDE) to 'inst/grp_fmul_fu_255i_30_3/t_addr_119_reg_928_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fmul_fu_255i_30_3/\t_addr_118_reg_923_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fmul_fu_255i_30_3/\t_addr_119_reg_928_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/i_reg_944_reg[0]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_80_reg_949_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/i_reg_944_reg[3]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_80_reg_949_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/i_reg_944_reg[2]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_80_reg_949_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/i_reg_944_reg[1]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_80_reg_949_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fmul_2_fu_249i_30_7/\t_addr_79_reg_928_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/t_addr_78_reg_923_reg[1]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_79_reg_928_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/t_addr_78_reg_923_reg[2]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_79_reg_928_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fmul_2_fu_249i_30_7/t_addr_78_reg_923_reg[3]' (FDE) to 'inst/grp_fmul_2_fu_249i_30_7/t_addr_79_reg_928_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fmul_2_fu_249i_30_7/\t_addr_78_reg_923_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fmul_2_fu_249i_30_7/\t_addr_79_reg_928_reg[4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_380_reg' and it is trimmed from '64' to '63' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_2.v:340]
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\t_addr_59_reg_917_reg[0] )
INFO: [Synth 8-3886] merging instance 't_addr_58_reg_912_reg[1]' (FDE) to 't_addr_59_reg_917_reg[1]'
INFO: [Synth 8-3886] merging instance 't_addr_58_reg_912_reg[2]' (FDE) to 't_addr_59_reg_917_reg[2]'
INFO: [Synth 8-3886] merging instance 't_addr_58_reg_912_reg[3]' (FDE) to 't_addr_59_reg_917_reg[3]'
INFO: [Synth 8-3886] merging instance 't_addr_58_reg_912_reg[4]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[5]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[6]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[7]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[8]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[9]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[10]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[11]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[12]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[13]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[14]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[15]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[16]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[17]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[18]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[19]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[20]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[21]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[22]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[23]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[24]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[25]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[26]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[27]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[28]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[29]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[30]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[31]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[32]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[33]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[34]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[35]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[36]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[37]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[38]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[39]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[40]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[41]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[42]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[43]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[44]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[45]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[46]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[47]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[48]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[49]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[50]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[51]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[52]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[53]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[54]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[55]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[56]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[57]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[58]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[59]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[60]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[61]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[62]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i3_reg_936_reg[63]' (FD) to 'tmp_i3_reg_936_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t_addr_59_reg_917_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_i3_reg_936_reg[4] )
WARNING: [Synth 8-3332] Sequential element (t_addr_59_reg_917_reg[4]) is unused and will be removed from module fsquare.
WARNING: [Synth 8-3332] Sequential element (t_addr_59_reg_917_reg[0]) is unused and will be removed from module fsquare.
WARNING: [Synth 8-3332] Sequential element (tmp_i3_reg_936_reg[4]) is unused and will be removed from module fsquare.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct.v:1548]
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP tmp_749_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: Generating DSP tmp_749_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: Generating DSP tmp_749_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: Generating DSP tmp_749_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
DSP Report: operator tmp_749_fu_5533_p10 is absorbed into DSP tmp_749_fu_5533_p10.
INFO: [Synth 8-3971] The signal zzz_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal xxprime_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal zzprime_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[63]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[62]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[61]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[60]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[59]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[58]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[57]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[56]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[55]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[54]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[53]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[52]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[51]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[50]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[49]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[48]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[47]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[46]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[45]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[44]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[43]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[42]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_i_reg_478_reg[41]' (FD) to 'zz_addr_reg_509_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fdifference_1_fu_390/\output_addr_reg_89_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsum_fu_380/\output_addr_reg_122_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_i_reg_478_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_freduce_coefficients_fu_373/\output_addr_73_reg_368_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_freduce_coefficients_fu_373/\output_addr_73_reg_368_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_freduce_coefficients_fu_373/\output_addr_72_reg_362_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fsum_fu_380/\output_addr_1_reg_132_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsum_fu_380/\output_addr_1_reg_132_reg[4] )
WARNING: [Synth 8-3332] Sequential element (output_addr_73_reg_368_reg[4]) is unused and will be removed from module freduce_coefficients.
WARNING: [Synth 8-3332] Sequential element (output_addr_73_reg_368_reg[0]) is unused and will be removed from module freduce_coefficients.
WARNING: [Synth 8-3332] Sequential element (output_addr_72_reg_362_reg[4]) is unused and will be removed from module freduce_coefficients.
WARNING: [Synth 8-3332] Sequential element (output_addr_1_reg_132_reg[4]) is unused and will be removed from module fsum.
WARNING: [Synth 8-3332] Sequential element (output_addr_1_reg_132_reg[0]) is unused and will be removed from module fsum.
WARNING: [Synth 8-3332] Sequential element (output_addr_reg_122_reg[4]) is unused and will be removed from module fsum.
WARNING: [Synth 8-3332] Sequential element (output_addr_reg_89_reg[4]) is unused and will be removed from module fdifference_1.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal nqpqx_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal nqx_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal nqx2_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal nqz2_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_swap_conditional_fu_917/\a_addr_reg_145_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_swap_conditional_fu_910/\a_addr_reg_145_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_i_reg_1136_reg[4] )
WARNING: [Synth 8-3332] Sequential element (a_addr_reg_145_reg[4]) is unused and will be removed from module swap_conditional__1.
WARNING: [Synth 8-3332] Sequential element (a_addr_reg_145_reg[4]) is unused and will be removed from module swap_conditional.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_2.v:1560]
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP tmp_592_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: Generating DSP tmp_592_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: Generating DSP tmp_592_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: Generating DSP tmp_592_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
DSP Report: operator tmp_592_fu_5533_p10 is absorbed into DSP tmp_592_fu_5533_p10.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fproduct_3.v:1560]
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP grp_fu_774_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: operator grp_fu_774_p2 is absorbed into DSP grp_fu_774_p2.
DSP Report: Generating DSP tmp_467_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: Generating DSP tmp_467_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: Generating DSP tmp_467_fu_5533_p10, operation Mode is: A*B.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: Generating DSP tmp_467_fu_5533_p10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
DSP Report: operator tmp_467_fu_5533_p10 is absorbed into DSP tmp_467_fu_5533_p10.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fmul_1_fu_247/\t_addr_99_reg_928_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fmul_1_fu_247/\t_addr_98_reg_923_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fmul_1_fu_247/\t_addr_99_reg_928_reg[4] )
WARNING: [Synth 8-3332] Sequential element (t_addr_99_reg_928_reg[4]) is unused and will be removed from module fmul_1.
WARNING: [Synth 8-3332] Sequential element (t_addr_99_reg_928_reg[0]) is unused and will be removed from module fmul_1.
WARNING: [Synth 8-3332] Sequential element (t_addr_98_reg_923_reg[4]) is unused and will be removed from module fmul_1.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_380_reg' and it is trimmed from '64' to '63' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner.v:340]
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fsquare_2_fu_263/\t_addr_19_reg_917_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsquare_2_fu_263/\t_addr_18_reg_912_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsquare_2_fu_263/\t_addr_19_reg_917_reg[4] )
WARNING: [Synth 8-3332] Sequential element (t_addr_19_reg_917_reg[4]) is unused and will be removed from module fsquare_2.
WARNING: [Synth 8-3332] Sequential element (t_addr_19_reg_917_reg[0]) is unused and will be removed from module fsquare_2.
WARNING: [Synth 8-3332] Sequential element (t_addr_18_reg_912_reg[4]) is unused and will be removed from module fsquare_2.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_380_reg' and it is trimmed from '64' to '63' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fsquare_inner_1.v:340]
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: Generating DSP grp_fu_522_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
DSP Report: operator grp_fu_522_p2 is absorbed into DSP grp_fu_522_p2.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_fsquare_1_fu_271/\t_addr_39_reg_917_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsquare_1_fu_271/\t_addr_38_reg_912_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fsquare_1_fu_271/\t_addr_39_reg_917_reg[4] )
WARNING: [Synth 8-3332] Sequential element (t_addr_39_reg_917_reg[4]) is unused and will be removed from module fsquare_1.
WARNING: [Synth 8-3332] Sequential element (t_addr_39_reg_917_reg[0]) is unused and will be removed from module fsquare_1.
WARNING: [Synth 8-3332] Sequential element (t_addr_38_reg_912_reg[4]) is unused and will be removed from module fsquare_1.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_844_reg' and it is trimmed from '32' to '31' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:515]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_840_reg' and it is trimmed from '32' to '29' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:630]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_836_reg' and it is trimmed from '32' to '30' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_load_50_reg_2241_reg' and it is trimmed from '32' to '28' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:602]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_load_45_reg_2195_reg' and it is trimmed from '32' to '29' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/fcontract.v:589]
DSP Report: Generating DSP curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p, operation Mode is: C+A*(B:0x13).
DSP Report: operator curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p is absorbed into DSP curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p.
DSP Report: operator curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/m is absorbed into DSP curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p.
DSP Report: Generating DSP curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p, operation Mode is: C+A*(B:0x13).
DSP Report: operator curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p is absorbed into DSP curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p.
DSP Report: operator curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/m is absorbed into DSP curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p.
INFO: [Synth 8-3971] The signal int_mypublic_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_secret_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_basepoint_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_mypublic_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_secret_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_basepoint_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'e_U/curve25519_donna_e_ram_U/q1_reg' and it is trimmed from '8' to '6' bits. [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ipshared/5501/hdl/verilog/curve25519_donna_e.v:54]
INFO: [Synth 8-3971] The signal e_U/curve25519_donna_e_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal input_U/fcontract_input_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (curve25519_donna_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
WARNING: [Synth 8-3332] Sequential element (i_28_0) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_2) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_4) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_6) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_8) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_10) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_12) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_14) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_16) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_18) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_20) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_22) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_24) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_26) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_28) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_30) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_32) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_34) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_36) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_38) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_40) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_42) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_44) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_46) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_48) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_50) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_52) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_54) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_56) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_58) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_60) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_62) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_64) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_0) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_2) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_4) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_6) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_8) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_10) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_12) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_14) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_16) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_18) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_20) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_22) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_24) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_26) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_28) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_30) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_32) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_34) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_36) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_38) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_40) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_42) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_44) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_46) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_48) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_50) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_52) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_54) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_56) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_58) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_60) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_62) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_64) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_0) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_2) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_4) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_6) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_8) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_10) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_12) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_14) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_16) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_18) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_20) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_22) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28_24) is unused and will be removed from module curve25519_donna_AXILiteS_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 2330.844 ; gain = 828.938 ; free physical = 1328 ; free virtual = 16829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fmonty_xx_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fmonty_xx_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fmonty_xx_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fmonty_zz_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|fsquare_t_ram:                       | ram_reg              | 32 x 64(WRITE_FIRST)   | W | R | 32 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|curve25519_donna_e_ram:              | ram_reg              | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|fcontract_input_ram:                 | ram_reg              | 16 x 32(WRITE_FIRST)   | W | R | 16 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                       | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------+------------------------------------------------+----------------+----------------------+-----------------+
|\origx_U/fmonty_origx_ram_U       | ram_reg                                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|\origxprime_U/fmonty_origx_ram_U  | ram_reg                                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_U                              | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z9_U                              | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z11_U                             | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_5_0_U                          | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_10_0_U                         | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_20_0_U                         | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_50_0_U                         | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|z2_100_0_U                        | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|t0_U                              | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|t1_U                              | crecip_z2_ram_U/ram_reg                        | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|curve25519_donna__GC0             | mypublic_U/curve25519_donna_dEe_ram_U/ram_reg  | Implied        | 32 x 8               | RAM32X1S x 8    | 
|curve25519_donna__GC0             | secret_U/curve25519_donna_dEe_ram_U/ram_reg    | Implied        | 32 x 8               | RAM32X1S x 8    | 
|curve25519_donna__GC0             | basepoint_U/curve25519_donna_dEe_ram_U/ram_reg | Implied        | 32 x 8               | RAM32X1S x 8    | 
|curve25519_donna__GC0             | bp_U/curve25519_donna_bp_ram_U/ram_reg         | User Attribute | 16 x 26              | RAM16X1S x 26   | 
|curve25519_donna__GC0             | x_U/curve25519_donna_x_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|curve25519_donna__GC0             | z_U/curve25519_donna_z_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1S x 64   | 
|curve25519_donna__GC0             | zmone_U/curve25519_donna_x_ram_U/ram_reg       | User Attribute | 16 x 64              | RAM16X1S x 64   | 
+----------------------------------+------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fsquare_inner_2              | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_2              | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_2              | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_2              | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct                     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_1                   | A*B            | 27     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_1                   | (PCIN>>17)+A*B | 27     | 15     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_2                   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fproduct_3                   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner                | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner                | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner                | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_1              | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_1              | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_1              | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fsquare_inner_1              | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|curve25519_donna_bkb_DSP48_0 | C+A*(B:0x13)   | 7      | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|curve25519_donna_bkb_DSP48_0 | C+A*(B:0x13)   | 7      | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fsquare               |           2|     28109|
|2     |fmonty__GCB0          |           1|     37231|
|3     |fmonty__GCB1          |           1|     20500|
|4     |cmult__GC0            |           1|      9199|
|5     |fproduct_2            |           2|     21144|
|6     |fmul__GC0             |           1|      8093|
|7     |crecip__GCB0          |           1|     38652|
|8     |crecip__GCB1          |           1|     28117|
|9     |crecip__GCB2          |           1|     28113|
|10    |fmul_2__GC0           |           1|      8093|
|11    |curve25519_donna__GC0 |           1|      8241|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3125.789 ; gain = 1623.883 ; free physical = 535 ; free virtual = 16036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM t_U/fsquare_t_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal t_U/fsquare_t_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:37 . Memory (MB): peak = 3375.180 ; gain = 1873.273 ; free physical = 521 ; free virtual = 16022
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fsquare               |           2|     28135|
|2     |fmonty__GCB1          |           1|     20514|
|3     |fproduct_2            |           2|     21200|
|4     |fmul__GC0             |           1|      8092|
|5     |crecip__GCB1          |           1|     28145|
|6     |fmul_2__GC0           |           1|      8092|
|7     |curve25519_donna__GC0 |           1|      7740|
|8     |fmul_1                |           1|     29292|
|9     |curve25519_donna_GT1  |           1|     31692|
|10    |curve25519_donna_GT0  |           1|     46153|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fmul_2_fu_249/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fmul_2_fu_249/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fmul_2_fu_249/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fmul_2_fu_249/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_secret_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_secret_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_out/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_secret_out/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/e_U/curve25519_donna_e_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/e_U/curve25519_donna_e_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fcontract_fu_256/input_U/fcontract_input_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fcontract_fu_256/input_U/fcontract_input_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_5/grp_crecip_fu_234/grp_fsquare_2_fu_263/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_5/grp_crecip_fu_234/grp_fsquare_2_fu_263/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_5/grp_crecip_fu_234/grp_fsquare_2_fu_263/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_5/grp_crecip_fu_234/grp_fsquare_2_fu_263/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_1_fu_247/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_1_fu_247/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_1_fu_247/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234/grp_fmul_1_fu_247/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_2/grp_crecip_fu_234/grp_fsquare_1_fu_271/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_2/grp_crecip_fu_234/grp_fsquare_1_fu_271/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_2/grp_crecip_fu_234/grp_fsquare_1_fu_271/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_crecip_fu_234i_2/grp_crecip_fu_234/grp_fsquare_1_fu_271/t_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzz_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzz_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzz_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzz_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz2_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz2_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz2_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqz2_U/fsquare_t_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzzprime_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/grp_fmonty_fu_896/zzzprime_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216i_30_0/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:03:02 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 507 ; free virtual = 13321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |fsquare              |           2|      7149|
|2     |fmonty__GCB1         |           1|      4301|
|3     |fproduct_2           |           2|      4272|
|4     |crecip__GCB1         |           1|      7156|
|5     |fmul_1               |           1|      6582|
|6     |curve25519_donna_GT1 |           1|      9158|
|7     |curve25519_donna_GT0 |           1|     11878|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:03:08 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 552 ; free virtual = 13373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:03:08 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 552 ; free virtual = 13373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:03:16 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 539 ; free virtual = 13362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:16 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 539 ; free virtual = 13361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:18 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 540 ; free virtual = 13363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:18 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 540 ; free virtual = 13362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   731|
|2     |DSP_ALU         |    52|
|3     |DSP_A_B_DATA    |    52|
|4     |DSP_C_DATA      |    50|
|5     |DSP_C_DATA_1    |     2|
|6     |DSP_MULTIPLIER  |    52|
|7     |DSP_M_DATA      |    52|
|8     |DSP_OUTPUT      |    52|
|9     |DSP_PREADD      |    52|
|10    |DSP_PREADD_DATA |    52|
|11    |LUT1            |   450|
|12    |LUT2            |  4642|
|13    |LUT3            |  3495|
|14    |LUT4            |  3189|
|15    |LUT5            |  9250|
|16    |LUT6            | 20570|
|17    |MUXF7           |    24|
|18    |RAM16X1S        |   570|
|19    |RAM32X1S        |    24|
|20    |RAMB18E2        |    11|
|21    |RAMB18E2_1      |     1|
|22    |RAMB36E2        |    35|
|23    |RAMB36E2_1      |     6|
|24    |FDRE            | 26662|
|25    |FDSE            |    76|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                |Module                                                                |Cells |
+------+----------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                     |                                                                      | 70152|
|2     |  inst                                  |curve25519_donna                                                      | 70152|
|3     |    basepoint_U                         |curve25519_donna_dEe                                                  |    23|
|4     |      curve25519_donna_dEe_ram_U        |curve25519_donna_dEe_ram_78                                           |    23|
|5     |    bp_U                                |curve25519_donna_bp                                                   |    52|
|6     |      curve25519_donna_bp_ram_U         |curve25519_donna_bp_ram                                               |    52|
|7     |    curve25519_donna_AXILiteS_s_axi_U   |curve25519_donna_AXILiteS_s_axi                                       |   444|
|8     |      int_basepoint_in                  |curve25519_donna_AXILiteS_s_axi_ram                                   |    50|
|9     |      int_basepoint_out                 |curve25519_donna_AXILiteS_s_axi_ram_73                                |    77|
|10    |      int_mypublic_in                   |curve25519_donna_AXILiteS_s_axi_ram_74                                |    45|
|11    |      int_mypublic_out                  |curve25519_donna_AXILiteS_s_axi_ram_75                                |    37|
|12    |      int_secret_in                     |curve25519_donna_AXILiteS_s_axi_ram_76                                |    40|
|13    |      int_secret_out                    |curve25519_donna_AXILiteS_s_axi_ram_77                                |     5|
|14    |    e_U                                 |curve25519_donna_e                                                    |    17|
|15    |      curve25519_donna_e_ram_U          |curve25519_donna_e_ram                                                |    17|
|16    |    grp_cmult_fu_216                    |cmult                                                                 | 30615|
|17    |      grp_fmonty_fu_896                 |fmonty                                                                | 29163|
|18    |        grp_fdifference_1_fu_390        |fdifference_1                                                         |    48|
|19    |        grp_fproduct_1_fu_358           |fproduct_1                                                            |  4443|
|20    |          grp_fu_774_p2                 |grp_fu_774_p2_funnel__8                                               |     8|
|21    |          grp_fu_774_p2__0              |grp_fu_774_p2_funnel__9                                               |     8|
|22    |        grp_fproduct_fu_345             |fproduct                                                              |  4399|
|23    |          grp_fu_774_p2                 |grp_fu_774_p2_funnel                                                  |     8|
|24    |          grp_fu_774_p2__0              |grp_fu_774_p2_funnel__1                                               |     8|
|25    |          grp_fu_774_p2__1              |grp_fu_774_p2_funnel__2                                               |     8|
|26    |          grp_fu_774_p2__2              |grp_fu_774_p2_funnel__3                                               |     8|
|27    |          tmp_749_fu_5533_p10           |grp_fu_774_p2_funnel__4                                               |     8|
|28    |          tmp_749_fu_5533_p10__0        |grp_fu_774_p2_funnel__5                                               |     8|
|29    |          tmp_749_fu_5533_p10__1        |grp_fu_774_p2_funnel__6                                               |     8|
|30    |          tmp_749_fu_5533_p10__2        |grp_fu_774_p2_funnel__7                                               |     8|
|31    |        grp_freduce_coefficients_fu_373 |freduce_coefficients                                                  |  1365|
|32    |        grp_freduce_degree_fu_366       |freduce_degree                                                        |   904|
|33    |        grp_fsquare_fu_331              |fsquare                                                               |  7162|
|34    |          grp_fsquare_inner_2_fu_469    |fsquare_inner_2_70                                                    |  3993|
|35    |            grp_fu_522_p2               |grp_fu_522_p2_funnel__27                                              |     8|
|36    |            grp_fu_522_p2__0            |grp_fu_522_p2_funnel__26                                              |     8|
|37    |            grp_fu_522_p2__1            |grp_fu_522_p2_funnel__25                                              |     8|
|38    |            grp_fu_522_p2__2            |grp_fu_522_p2_funnel__24                                              |     8|
|39    |          t_U                           |fsquare_t_71                                                          |   893|
|40    |            fsquare_t_ram_U             |fsquare_t_ram_72                                                      |   893|
|41    |        grp_fsquare_fu_338              |fsquare_51                                                            |  7152|
|42    |          grp_fsquare_inner_2_fu_469    |fsquare_inner_2                                                       |  3993|
|43    |            grp_fu_522_p2               |grp_fu_522_p2_funnel                                                  |     8|
|44    |            grp_fu_522_p2__0            |grp_fu_522_p2_funnel__1                                               |     8|
|45    |            grp_fu_522_p2__1            |grp_fu_522_p2_funnel__2                                               |     8|
|46    |            grp_fu_522_p2__2            |grp_fu_522_p2_funnel__3                                               |     8|
|47    |          t_U                           |fsquare_t_68                                                          |   893|
|48    |            fsquare_t_ram_U             |fsquare_t_ram_69                                                      |   893|
|49    |        grp_fsum_fu_380                 |fsum                                                                  |   241|
|50    |        grp_p_memcpy_fu_398             |p_memcpy                                                              |   177|
|51    |        origx_U                         |fmonty_origx                                                          |   128|
|52    |          fmonty_origx_ram_U            |fmonty_origx_ram_67                                                   |   128|
|53    |        origxprime_U                    |fmonty_origx_52                                                       |   329|
|54    |          fmonty_origx_ram_U            |fmonty_origx_ram                                                      |   329|
|55    |        xx_U                            |fmonty_xx_53                                                          |   424|
|56    |          fmonty_xx_ram_U               |fmonty_xx_ram_66                                                      |   424|
|57    |        xxprime_U                       |fsquare_t_54                                                          |   195|
|58    |          fsquare_t_ram_U               |fsquare_t_ram_65                                                      |   195|
|59    |        xxxprime_U                      |fmonty_zz_55                                                          |    66|
|60    |          fmonty_zz_ram_U               |fmonty_zz_ram_64                                                      |    66|
|61    |        zz_U                            |fmonty_zz_56                                                          |    71|
|62    |          fmonty_zz_ram_U               |fmonty_zz_ram_63                                                      |    71|
|63    |        zzprime_U                       |fsquare_t_57                                                          |  1223|
|64    |          fsquare_t_ram_U               |fsquare_t_ram_62                                                      |  1223|
|65    |        zzz_U                           |fsquare_t_58                                                          |    62|
|66    |          fsquare_t_ram_U               |fsquare_t_ram_61                                                      |    62|
|67    |        zzzprime_U                      |fmonty_zz_59                                                          |     1|
|68    |          fmonty_zz_ram_U               |fmonty_zz_ram_60                                                      |     1|
|69    |      grp_p_memcpy_1_fu_924             |p_memcpy_1                                                            |   116|
|70    |      grp_swap_conditional_fu_910       |swap_conditional                                                      |    84|
|71    |      grp_swap_conditional_fu_917       |swap_conditional_36                                                   |    49|
|72    |      nqpqx2_U                          |fmonty_zz                                                             |     2|
|73    |        fmonty_zz_ram_U                 |fmonty_zz_ram_50                                                      |     2|
|74    |      nqpqx_U                           |fsquare_t_37                                                          |     7|
|75    |        fsquare_t_ram_U                 |fsquare_t_ram_49                                                      |     7|
|76    |      nqpqz2_U                          |fmonty_zz_38                                                          |   256|
|77    |        fmonty_zz_ram_U                 |fmonty_zz_ram_48                                                      |   256|
|78    |      nqpqz_U                           |fmonty_xx                                                             |   130|
|79    |        fmonty_xx_ram_U                 |fmonty_xx_ram_47                                                      |   130|
|80    |      nqx2_U                            |fsquare_t_39                                                          |    66|
|81    |        fsquare_t_ram_U                 |fsquare_t_ram_46                                                      |    66|
|82    |      nqx_U                             |fsquare_t_40                                                          |    36|
|83    |        fsquare_t_ram_U                 |fsquare_t_ram_45                                                      |    36|
|84    |      nqz2_U                            |fsquare_t_41                                                          |   418|
|85    |        fsquare_t_ram_U                 |fsquare_t_ram_44                                                      |   418|
|86    |      nqz_U                             |fmonty_xx_42                                                          |     3|
|87    |        fmonty_xx_ram_U                 |fmonty_xx_ram                                                         |     3|
|88    |      t_U                               |fmonty_zz_43                                                          |     2|
|89    |        fmonty_zz_ram_U                 |fmonty_zz_ram                                                         |     2|
|90    |    grp_crecip_fu_234                   |crecip                                                                | 29458|
|91    |      grp_fmul_1_fu_247                 |fmul_1                                                                |  6618|
|92    |        grp_fproduct_3_fu_299           |fproduct_3                                                            |  4029|
|93    |          grp_fu_774_p2                 |grp_fu_774_p2_funnel__18                                              |     8|
|94    |          grp_fu_774_p2__0              |grp_fu_774_p2_funnel__19                                              |     8|
|95    |          grp_fu_774_p2__1              |grp_fu_774_p2_funnel__20                                              |     8|
|96    |          grp_fu_774_p2__2              |grp_fu_774_p2_funnel__21                                              |     8|
|97    |          tmp_467_fu_5533_p10           |grp_fu_774_p2_funnel__22                                              |     8|
|98    |          tmp_467_fu_5533_p10__0        |grp_fu_774_p2_funnel__23                                              |     8|
|99    |          tmp_467_fu_5533_p10__1        |grp_fu_774_p2_funnel__24                                              |     8|
|100   |          tmp_467_fu_5533_p10__2        |grp_fu_774_p2_funnel__25                                              |     8|
|101   |        t_U                             |fsquare_t_34                                                          |   653|
|102   |          fsquare_t_ram_U               |fsquare_t_ram_35                                                      |   653|
|103   |      grp_fmul_fu_255                   |fmul                                                                  |  6963|
|104   |        grp_fproduct_2_fu_299           |fproduct_2_31                                                         |  4423|
|105   |          grp_fu_774_p2                 |grp_fu_774_p2_funnel__33                                              |     8|
|106   |          grp_fu_774_p2__0              |grp_fu_774_p2_funnel__32                                              |     8|
|107   |          grp_fu_774_p2__1              |grp_fu_774_p2_funnel__31                                              |     8|
|108   |          grp_fu_774_p2__2              |grp_fu_774_p2_funnel__30                                              |     8|
|109   |          tmp_592_fu_5533_p10           |grp_fu_774_p2_funnel__29                                              |     8|
|110   |          tmp_592_fu_5533_p10__0        |grp_fu_774_p2_funnel__28                                              |     8|
|111   |          tmp_592_fu_5533_p10__1        |grp_fu_774_p2_funnel__27                                              |     8|
|112   |          tmp_592_fu_5533_p10__2        |grp_fu_774_p2_funnel__26                                              |     8|
|113   |        t_U                             |fsquare_t_32                                                          |  1522|
|114   |          fsquare_t_ram_U               |fsquare_t_ram_33                                                      |  1522|
|115   |      grp_fsquare_1_fu_271              |fsquare_1                                                             |  7437|
|116   |        grp_fsquare_inner_1_fu_469      |fsquare_inner_1                                                       |  4388|
|117   |          grp_fu_522_p2                 |grp_fu_522_p2_funnel__8                                               |     8|
|118   |          grp_fu_522_p2__0              |grp_fu_522_p2_funnel__9                                               |     8|
|119   |          grp_fu_522_p2__1              |grp_fu_522_p2_funnel__10                                              |     8|
|120   |          grp_fu_522_p2__2              |grp_fu_522_p2_funnel__11                                              |     8|
|121   |        t_U                             |fsquare_t_29                                                          |  1361|
|122   |          fsquare_t_ram_U               |fsquare_t_ram_30                                                      |  1361|
|123   |      grp_fsquare_2_fu_263              |fsquare_2                                                             |  7186|
|124   |        grp_fsquare_inner_fu_469        |fsquare_inner                                                         |  4195|
|125   |          grp_fu_522_p2                 |grp_fu_522_p2_funnel__4                                               |     8|
|126   |          grp_fu_522_p2__0              |grp_fu_522_p2_funnel__5                                               |     8|
|127   |          grp_fu_522_p2__1              |grp_fu_522_p2_funnel__6                                               |     8|
|128   |          grp_fu_522_p2__2              |grp_fu_522_p2_funnel__7                                               |     8|
|129   |        t_U                             |fsquare_t_27                                                          |  1393|
|130   |          fsquare_t_ram_U               |fsquare_t_ram_28                                                      |  1393|
|131   |      t0_U                              |crecip_z2                                                             |    98|
|132   |        crecip_z2_ram_U                 |crecip_z2_ram_26                                                      |    98|
|133   |      t1_U                              |crecip_z2_9                                                           |    65|
|134   |        crecip_z2_ram_U                 |crecip_z2_ram_25                                                      |    65|
|135   |      z11_U                             |crecip_z2_10                                                          |    88|
|136   |        crecip_z2_ram_U                 |crecip_z2_ram_24                                                      |    88|
|137   |      z2_100_0_U                        |crecip_z2_11                                                          |    88|
|138   |        crecip_z2_ram_U                 |crecip_z2_ram_23                                                      |    88|
|139   |      z2_10_0_U                         |crecip_z2_12                                                          |   191|
|140   |        crecip_z2_ram_U                 |crecip_z2_ram_22                                                      |   191|
|141   |      z2_20_0_U                         |crecip_z2_13                                                          |    64|
|142   |        crecip_z2_ram_U                 |crecip_z2_ram_21                                                      |    64|
|143   |      z2_50_0_U                         |crecip_z2_14                                                          |   112|
|144   |        crecip_z2_ram_U                 |crecip_z2_ram_20                                                      |   112|
|145   |      z2_5_0_U                          |crecip_z2_15                                                          |   129|
|146   |        crecip_z2_ram_U                 |crecip_z2_ram_19                                                      |   129|
|147   |      z2_U                              |crecip_z2_16                                                          |   129|
|148   |        crecip_z2_ram_U                 |crecip_z2_ram_18                                                      |   129|
|149   |      z9_U                              |crecip_z2_17                                                          |   127|
|150   |        crecip_z2_ram_U                 |crecip_z2_ram                                                         |   127|
|151   |    grp_fcontract_fu_256                |fcontract                                                             |  1748|
|152   |      curve25519_donna_bkb_U71          |curve25519_donna_bkb                                                  |    45|
|153   |        curve25519_donna_bkb_DSP48_0_U  |curve25519_donna_bkb_DSP48_0_8                                        |    45|
|154   |          p                             |\curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p_funnel__1  |     8|
|155   |      curve25519_donna_bkb_U72          |curve25519_donna_bkb_7                                                |    83|
|156   |        curve25519_donna_bkb_DSP48_0_U  |curve25519_donna_bkb_DSP48_0                                          |    83|
|157   |          p                             |\curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p_funnel     |     8|
|158   |      input_U                           |fcontract_input                                                       |   806|
|159   |        fcontract_input_ram_U           |fcontract_input_ram                                                   |   806|
|160   |    grp_fexpand_fu_262                  |fexpand                                                               |   294|
|161   |    grp_fmul_2_fu_249                   |fmul_2                                                                |  6610|
|162   |      grp_fproduct_2_fu_299             |fproduct_2                                                            |  4378|
|163   |        grp_fu_774_p2                   |grp_fu_774_p2_funnel__10                                              |     8|
|164   |        grp_fu_774_p2__0                |grp_fu_774_p2_funnel__11                                              |     8|
|165   |        grp_fu_774_p2__1                |grp_fu_774_p2_funnel__12                                              |     8|
|166   |        grp_fu_774_p2__2                |grp_fu_774_p2_funnel__13                                              |     8|
|167   |        tmp_592_fu_5533_p10             |grp_fu_774_p2_funnel__14                                              |     8|
|168   |        tmp_592_fu_5533_p10__0          |grp_fu_774_p2_funnel__15                                              |     8|
|169   |        tmp_592_fu_5533_p10__1          |grp_fu_774_p2_funnel__16                                              |     8|
|170   |        tmp_592_fu_5533_p10__2          |grp_fu_774_p2_funnel__17                                              |     8|
|171   |      t_U                               |fsquare_t                                                             |  1234|
|172   |        fsquare_t_ram_U                 |fsquare_t_ram                                                         |  1234|
|173   |    grp_p_memcpy_char_fu_268            |p_memcpy_char                                                         |    60|
|174   |    grp_p_memcpy_char_fu_275            |p_memcpy_char_0                                                       |    40|
|175   |    grp_p_memcpy_char_fu_282            |p_memcpy_char_1                                                       |    40|
|176   |    mypublic_U                          |curve25519_donna_dEe_2                                                |    30|
|177   |      curve25519_donna_dEe_ram_U        |curve25519_donna_dEe_ram_6                                            |    30|
|178   |    secret_U                            |curve25519_donna_dEe_3                                                |    19|
|179   |      curve25519_donna_dEe_ram_U        |curve25519_donna_dEe_ram                                              |    19|
|180   |    x_U                                 |curve25519_donna_x                                                    |    64|
|181   |      curve25519_donna_x_ram_U          |curve25519_donna_x_ram_5                                              |    64|
|182   |    z_U                                 |curve25519_donna_z                                                    |    64|
|183   |      curve25519_donna_z_ram_U          |curve25519_donna_z_ram                                                |    64|
|184   |    zmone_U                             |curve25519_donna_x_4                                                  |    64|
|185   |      curve25519_donna_x_ram_U          |curve25519_donna_x_ram                                                |    64|
+------+----------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:18 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 540 ; free virtual = 13362
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 875 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:03:13 . Memory (MB): peak = 3387.105 ; gain = 1096.246 ; free physical = 7650 ; free virtual = 20478
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:22 . Memory (MB): peak = 3387.105 ; gain = 1885.199 ; free physical = 7656 ; free virtual = 20479
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_out/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_secret_in/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/curve25519_donna_AXILiteS_s_axi_U/int_secret_out/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxxprime_U/fmonty_zz_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzzprime_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/nqpqx2_U/fmonty_zz_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/nqpqz2_U/fmonty_zz_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_cmult_fu_216/t_U/fmonty_zz_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 646 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 52 instances
  RAM16X1S => RAM32X1S (RAMS32): 570 instances
  RAM32X1S => RAM32X1S (RAMS32): 24 instances

654 Infos, 341 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:03:33 . Memory (MB): peak = 3431.207 ; gain = 1994.965 ; free physical = 7640 ; free virtual = 20465
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/design_1_curve25519_donna_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3455.219 ; gain = 24.012 ; free physical = 7630 ; free virtual = 20465
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_curve25519_donna_0_0/design_1_curve25519_donna_0_0.xci
INFO: [Coretcl 2-1174] Renamed 132 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/design_1_curve25519_donna_0_0_synth_1/design_1_curve25519_donna_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3455.219 ; gain = 0.000 ; free physical = 7578 ; free virtual = 20470
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3455.219 ; gain = 0.000 ; free physical = 7576 ; free virtual = 20469
INFO: [Common 17-206] Exiting Vivado at Wed May 31 18:06:10 2017...
