<stg><name>encryfinal_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
newFuncRoot:1 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %speechSignal, i32 666, i32 17, i32 4294967295

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln40 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_4 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:1 %icmp_ln40 = icmp_eq  i5 %i_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:2 %add_ln40 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc.i.split, void %for.cond3.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.split:0 %zext_ln40 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:4 %speechSignal_addr = getelementptr i32 %speechSignal, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="speechSignal_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.split:5 %speechSignal_load = load i4 %speechSignal_addr

]]></Node>
<StgValue><ssdm name="speechSignal_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:9 %store_ln40 = store i5 %add_ln40, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.split:5 %speechSignal_load = load i4 %speechSignal_addr

]]></Node>
<StgValue><ssdm name="speechSignal_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="26" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="27" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="28" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="29" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="30" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:6 %conv_i = sitodp i32 %speechSignal_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.cond3.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:1 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="transformedSignal_addr"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.i.split:8 %store_ln41 = store i64 %conv_i, i4 %transformedSignal_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:10 %br_ln40 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="speechSignal" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="speechSignal"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="transformedSignal" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="transformedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="empty" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="speechSignal" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="empty" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln40" fromId="74" toId="14">
</dataflow>
<dataflow id="76" from="i" to="store_ln40" fromId="12" toId="14">
</dataflow>
<dataflow id="77" from="i" to="i_4" fromId="12" toId="16">
</dataflow>
<dataflow id="78" from="i_4" to="icmp_ln40" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="StgValue_79" to="icmp_ln40" fromId="79" toId="17">
</dataflow>
<dataflow id="81" from="i_4" to="add_ln40" fromId="16" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln40" fromId="82" toId="18">
</dataflow>
<dataflow id="84" from="icmp_ln40" to="br_ln40" fromId="17" toId="19">
</dataflow>
<dataflow id="85" from="i_4" to="zext_ln40" fromId="16" toId="20">
</dataflow>
<dataflow id="86" from="speechSignal" to="speechSignal_addr" fromId="61" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_87" to="speechSignal_addr" fromId="87" toId="21">
</dataflow>
<dataflow id="89" from="zext_ln40" to="speechSignal_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="90" from="speechSignal_addr" to="speechSignal_load" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="add_ln40" to="store_ln40" fromId="18" toId="23">
</dataflow>
<dataflow id="92" from="i" to="store_ln40" fromId="12" toId="23">
</dataflow>
<dataflow id="93" from="speechSignal_addr" to="speechSignal_load" fromId="21" toId="24">
</dataflow>
<dataflow id="94" from="speechSignal_load" to="conv_i" fromId="24" toId="25">
</dataflow>
<dataflow id="95" from="speechSignal_load" to="conv_i" fromId="24" toId="26">
</dataflow>
<dataflow id="96" from="speechSignal_load" to="conv_i" fromId="24" toId="27">
</dataflow>
<dataflow id="97" from="speechSignal_load" to="conv_i" fromId="24" toId="28">
</dataflow>
<dataflow id="98" from="speechSignal_load" to="conv_i" fromId="24" toId="29">
</dataflow>
<dataflow id="99" from="speechSignal_load" to="conv_i" fromId="24" toId="30">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="100" toId="31">
</dataflow>
<dataflow id="102" from="StgValue_72" to="specpipeline_ln40" fromId="72" toId="31">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="31">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="31">
</dataflow>
<dataflow id="106" from="StgValue_103" to="specpipeline_ln40" fromId="103" toId="31">
</dataflow>
<dataflow id="108" from="empty_0" to="specpipeline_ln40" fromId="107" toId="31">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="109" toId="32">
</dataflow>
<dataflow id="112" from="StgValue_111" to="speclooptripcount_ln40" fromId="111" toId="32">
</dataflow>
<dataflow id="113" from="StgValue_111" to="speclooptripcount_ln40" fromId="111" toId="32">
</dataflow>
<dataflow id="114" from="StgValue_111" to="speclooptripcount_ln40" fromId="111" toId="32">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="115" toId="33">
</dataflow>
<dataflow id="118" from="empty_10" to="specloopname_ln40" fromId="117" toId="33">
</dataflow>
<dataflow id="119" from="transformedSignal" to="transformedSignal_addr" fromId="62" toId="34">
</dataflow>
<dataflow id="120" from="StgValue_87" to="transformedSignal_addr" fromId="87" toId="34">
</dataflow>
<dataflow id="121" from="zext_ln40" to="transformedSignal_addr" fromId="20" toId="34">
</dataflow>
<dataflow id="122" from="conv_i" to="store_ln41" fromId="30" toId="35">
</dataflow>
<dataflow id="123" from="transformedSignal_addr" to="store_ln41" fromId="34" toId="35">
</dataflow>
<dataflow id="124" from="icmp_ln40" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="125" from="icmp_ln40" to="StgValue_9" fromId="17" toId="9">
</dataflow>
</dataflows>


</stg>
