IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 80.47        Core1: 113.09        
Core2: 50.50        Core3: 62.98        
Core4: 99.17        Core5: 100.31        
Core6: 28.51        Core7: 75.76        
Core8: 36.85        Core9: 36.08        
Core10: 96.43        Core11: 75.96        
Core12: 82.68        Core13: 38.54        
Core14: 103.95        Core15: 65.84        
Core16: 77.96        Core17: 41.74        
Core18: 79.81        Core19: 30.54        
Core20: 53.73        Core21: 52.23        
Core22: 75.33        Core23: 37.54        
Core24: 57.39        Core25: 31.46        
Core26: 100.39        Core27: 55.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.46
Socket1: 67.46
DDR read Latency(ns)
Socket0: 212.69
Socket1: 217.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 82.08        Core1: 113.61        
Core2: 50.65        Core3: 63.93        
Core4: 101.78        Core5: 92.50        
Core6: 44.47        Core7: 83.10        
Core8: 38.27        Core9: 38.28        
Core10: 93.31        Core11: 73.90        
Core12: 84.04        Core13: 44.25        
Core14: 99.22        Core15: 69.91        
Core16: 54.19        Core17: 46.06        
Core18: 77.55        Core19: 30.71        
Core20: 53.45        Core21: 62.60        
Core22: 70.60        Core23: 34.16        
Core24: 58.61        Core25: 16.35        
Core26: 97.49        Core27: 56.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.36
Socket1: 67.69
DDR read Latency(ns)
Socket0: 217.94
Socket1: 221.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 82.34        Core1: 116.25        
Core2: 36.66        Core3: 64.90        
Core4: 102.94        Core5: 95.96        
Core6: 44.97        Core7: 89.58        
Core8: 36.65        Core9: 31.49        
Core10: 86.51        Core11: 74.39        
Core12: 84.73        Core13: 53.02        
Core14: 97.69        Core15: 73.02        
Core16: 70.56        Core17: 46.57        
Core18: 72.89        Core19: 31.24        
Core20: 47.19        Core21: 74.63        
Core22: 67.30        Core23: 36.65        
Core24: 56.02        Core25: 18.89        
Core26: 95.57        Core27: 56.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.10
Socket1: 72.07
DDR read Latency(ns)
Socket0: 224.51
Socket1: 217.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.94        Core1: 111.16        
Core2: 47.55        Core3: 61.39        
Core4: 97.55        Core5: 99.73        
Core6: 42.07        Core7: 70.61        
Core8: 33.88        Core9: 26.87        
Core10: 104.39        Core11: 73.38        
Core12: 80.89        Core13: 40.52        
Core14: 99.40        Core15: 19.67        
Core16: 62.33        Core17: 56.58        
Core18: 81.76        Core19: 28.85        
Core20: 53.24        Core21: 56.86        
Core22: 76.03        Core23: 25.44        
Core24: 57.90        Core25: 34.83        
Core26: 101.15        Core27: 51.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.32
Socket1: 58.19
DDR read Latency(ns)
Socket0: 210.79
Socket1: 224.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.39        Core1: 112.32        
Core2: 52.76        Core3: 63.19        
Core4: 92.20        Core5: 99.90        
Core6: 54.82        Core7: 61.52        
Core8: 33.94        Core9: 39.16        
Core10: 104.68        Core11: 79.58        
Core12: 78.55        Core13: 50.63        
Core14: 123.17        Core15: 73.33        
Core16: 85.32        Core17: 44.40        
Core18: 95.59        Core19: 31.34        
Core20: 49.69        Core21: 76.02        
Core22: 89.12        Core23: 39.96        
Core24: 68.54        Core25: 36.83        
Core26: 120.31        Core27: 43.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.17
Socket1: 70.92
DDR read Latency(ns)
Socket0: 194.51
Socket1: 214.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 74.79        Core1: 102.96        
Core2: 48.84        Core3: 66.53        
Core4: 81.31        Core5: 90.00        
Core6: 49.84        Core7: 100.99        
Core8: 36.33        Core9: 53.89        
Core10: 74.92        Core11: 79.49        
Core12: 79.42        Core13: 52.77        
Core14: 111.63        Core15: 84.70        
Core16: 74.20        Core17: 48.16        
Core18: 88.11        Core19: 31.81        
Core20: 44.75        Core21: 77.91        
Core22: 79.10        Core23: 41.95        
Core24: 34.67        Core25: 33.71        
Core26: 110.17        Core27: 58.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.31
Socket1: 76.90
DDR read Latency(ns)
Socket0: 209.55
Socket1: 215.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.75        Core1: 87.22        
Core2: 30.89        Core3: 64.17        
Core4: 34.07        Core5: 65.00        
Core6: 48.98        Core7: 61.68        
Core8: 35.69        Core9: 41.27        
Core10: 29.52        Core11: 70.62        
Core12: 59.67        Core13: 29.71        
Core14: 119.10        Core15: 81.36        
Core16: 37.29        Core17: 72.03        
Core18: 120.84        Core19: 52.00        
Core20: 41.73        Core21: 25.59        
Core22: 105.14        Core23: 48.61        
Core24: 74.97        Core25: 34.18        
Core26: 94.02        Core27: 40.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.77
Socket1: 60.74
DDR read Latency(ns)
Socket0: 204.25
Socket1: 212.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.40        Core1: 80.03        
Core2: 21.14        Core3: 65.80        
Core4: 30.85        Core5: 61.50        
Core6: 51.85        Core7: 69.91        
Core8: 35.92        Core9: 41.29        
Core10: 30.65        Core11: 77.62        
Core12: 16.75        Core13: 34.16        
Core14: 131.51        Core15: 83.37        
Core16: 41.38        Core17: 61.50        
Core18: 133.91        Core19: 52.61        
Core20: 66.10        Core21: 26.45        
Core22: 117.34        Core23: 32.63        
Core24: 84.46        Core25: 36.14        
Core26: 105.59        Core27: 41.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.08
Socket1: 61.49
DDR read Latency(ns)
Socket0: 214.78
Socket1: 210.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.72        Core1: 86.44        
Core2: 21.56        Core3: 63.83        
Core4: 33.52        Core5: 55.39        
Core6: 56.37        Core7: 68.57        
Core8: 53.46        Core9: 42.15        
Core10: 31.66        Core11: 72.90        
Core12: 22.53        Core13: 31.80        
Core14: 125.87        Core15: 82.38        
Core16: 38.15        Core17: 56.42        
Core18: 127.86        Core19: 53.30        
Core20: 52.34        Core21: 26.44        
Core22: 112.73        Core23: 50.48        
Core24: 57.99        Core25: 36.38        
Core26: 102.88        Core27: 40.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.53
Socket1: 61.28
DDR read Latency(ns)
Socket0: 207.28
Socket1: 213.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 76.26        Core1: 90.97        
Core2: 27.47        Core3: 63.81        
Core4: 34.04        Core5: 60.74        
Core6: 53.00        Core7: 70.83        
Core8: 76.59        Core9: 41.86        
Core10: 28.29        Core11: 72.44        
Core12: 46.12        Core13: 33.43        
Core14: 124.14        Core15: 80.59        
Core16: 40.24        Core17: 48.51        
Core18: 126.75        Core19: 51.56        
Core20: 42.91        Core21: 26.79        
Core22: 113.39        Core23: 46.69        
Core24: 85.67        Core25: 18.42        
Core26: 103.70        Core27: 39.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.20
Socket1: 59.54
DDR read Latency(ns)
Socket0: 193.36
Socket1: 212.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.58        Core1: 95.68        
Core2: 35.47        Core3: 63.78        
Core4: 33.79        Core5: 55.25        
Core6: 58.83        Core7: 71.73        
Core8: 79.03        Core9: 52.13        
Core10: 33.82        Core11: 75.36        
Core12: 65.35        Core13: 29.97        
Core14: 127.64        Core15: 82.48        
Core16: 35.28        Core17: 56.11        
Core18: 130.70        Core19: 51.97        
Core20: 42.77        Core21: 26.61        
Core22: 115.62        Core23: 45.90        
Core24: 87.22        Core25: 24.66        
Core26: 110.84        Core27: 39.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.83
Socket1: 61.07
DDR read Latency(ns)
Socket0: 190.79
Socket1: 212.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 75.07        Core1: 92.15        
Core2: 22.30        Core3: 65.10        
Core4: 34.84        Core5: 57.29        
Core6: 49.04        Core7: 70.10        
Core8: 72.73        Core9: 42.35        
Core10: 31.82        Core11: 71.66        
Core12: 24.06        Core13: 29.58        
Core14: 120.85        Core15: 80.90        
Core16: 34.94        Core17: 40.53        
Core18: 123.79        Core19: 52.58        
Core20: 44.77        Core21: 26.65        
Core22: 109.92        Core23: 47.64        
Core24: 80.83        Core25: 35.49        
Core26: 95.47        Core27: 41.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.64
Socket1: 61.99
DDR read Latency(ns)
Socket0: 198.44
Socket1: 213.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.20        Core1: 75.41        
Core2: 51.00        Core3: 62.93        
Core4: 38.20        Core5: 68.95        
Core6: 33.64        Core7: 101.70        
Core8: 84.90        Core9: 79.60        
Core10: 68.34        Core11: 85.95        
Core12: 87.01        Core13: 90.08        
Core14: 137.17        Core15: 110.87        
Core16: 75.61        Core17: 63.27        
Core18: 129.52        Core19: 113.89        
Core20: 47.55        Core21: 105.35        
Core22: 133.83        Core23: 37.69        
Core24: 50.92        Core25: 108.82        
Core26: 125.89        Core27: 47.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.07
Socket1: 94.87
DDR read Latency(ns)
Socket0: 211.80
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 76.89        
Core2: 49.45        Core3: 66.34        
Core4: 28.10        Core5: 64.18        
Core6: 37.16        Core7: 102.17        
Core8: 82.79        Core9: 53.28        
Core10: 82.15        Core11: 87.07        
Core12: 82.46        Core13: 89.10        
Core14: 140.86        Core15: 107.67        
Core16: 74.64        Core17: 60.05        
Core18: 133.34        Core19: 112.50        
Core20: 42.51        Core21: 104.90        
Core22: 140.27        Core23: 42.51        
Core24: 51.68        Core25: 106.33        
Core26: 129.25        Core27: 52.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.80
Socket1: 93.38
DDR read Latency(ns)
Socket0: 206.41
Socket1: 231.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.77        Core1: 74.01        
Core2: 51.06        Core3: 35.81        
Core4: 36.44        Core5: 72.69        
Core6: 36.59        Core7: 101.33        
Core8: 84.52        Core9: 79.07        
Core10: 70.12        Core11: 85.26        
Core12: 87.35        Core13: 88.22        
Core14: 136.27        Core15: 110.00        
Core16: 51.33        Core17: 65.97        
Core18: 128.74        Core19: 116.51        
Core20: 46.33        Core21: 107.87        
Core22: 134.08        Core23: 34.15        
Core24: 51.09        Core25: 111.87        
Core26: 124.25        Core27: 48.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.50
Socket1: 95.66
DDR read Latency(ns)
Socket0: 215.28
Socket1: 239.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 73.77        
Core2: 54.43        Core3: 66.71        
Core4: 38.22        Core5: 70.86        
Core6: 45.36        Core7: 101.29        
Core8: 84.14        Core9: 77.08        
Core10: 72.20        Core11: 85.97        
Core12: 86.83        Core13: 53.53        
Core14: 136.62        Core15: 111.96        
Core16: 55.24        Core17: 57.90        
Core18: 130.49        Core19: 116.86        
Core20: 44.96        Core21: 107.73        
Core22: 135.27        Core23: 40.78        
Core24: 51.80        Core25: 108.96        
Core26: 125.24        Core27: 49.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.57
Socket1: 95.33
DDR read Latency(ns)
Socket0: 214.45
Socket1: 239.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 75.28        
Core2: 51.93        Core3: 62.84        
Core4: 39.79        Core5: 68.16        
Core6: 39.10        Core7: 102.47        
Core8: 83.69        Core9: 79.68        
Core10: 79.18        Core11: 85.80        
Core12: 85.97        Core13: 87.58        
Core14: 140.63        Core15: 108.89        
Core16: 61.95        Core17: 68.38        
Core18: 134.37        Core19: 113.53        
Core20: 46.08        Core21: 105.18        
Core22: 135.73        Core23: 39.72        
Core24: 53.62        Core25: 105.93        
Core26: 122.10        Core27: 47.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.86
Socket1: 94.10
DDR read Latency(ns)
Socket0: 213.38
Socket1: 233.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 73.23        
Core2: 50.19        Core3: 61.39        
Core4: 37.61        Core5: 74.26        
Core6: 32.16        Core7: 101.09        
Core8: 84.73        Core9: 51.97        
Core10: 66.20        Core11: 84.51        
Core12: 88.16        Core13: 83.64        
Core14: 135.88        Core15: 111.18        
Core16: 68.26        Core17: 61.87        
Core18: 127.04        Core19: 113.05        
Core20: 43.90        Core21: 107.71        
Core22: 131.25        Core23: 38.24        
Core24: 51.00        Core25: 111.01        
Core26: 124.67        Core27: 48.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.95
Socket1: 95.26
DDR read Latency(ns)
Socket0: 216.40
Socket1: 238.56
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 110.78        Core1: 151.97        
Core2: 63.99        Core3: 85.45        
Core4: 115.00        Core5: 154.17        
Core6: 57.58        Core7: 154.26        
Core8: 105.43        Core9: 26.92        
Core10: 56.78        Core11: 158.92        
Core12: 115.67        Core13: 38.01        
Core14: 86.91        Core15: 26.98        
Core16: 95.54        Core17: 35.45        
Core18: 74.56        Core19: 25.01        
Core20: 71.02        Core21: 41.80        
Core22: 73.53        Core23: 67.51        
Core24: 55.65        Core25: 27.05        
Core26: 74.42        Core27: 63.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.31
Socket1: 81.39
DDR read Latency(ns)
Socket0: 236.32
Socket1: 191.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 109.92        Core1: 140.35        
Core2: 64.36        Core3: 79.48        
Core4: 113.96        Core5: 149.96        
Core6: 34.14        Core7: 149.54        
Core8: 112.06        Core9: 26.37        
Core10: 63.64        Core11: 153.83        
Core12: 115.93        Core13: 40.85        
Core14: 83.19        Core15: 23.58        
Core16: 90.08        Core17: 36.47        
Core18: 70.62        Core19: 24.15        
Core20: 71.30        Core21: 28.59        
Core22: 71.48        Core23: 62.85        
Core24: 57.01        Core25: 26.77        
Core26: 71.68        Core27: 60.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.73
Socket1: 73.79
DDR read Latency(ns)
Socket0: 242.20
Socket1: 208.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 110.55        Core1: 134.45        
Core2: 65.42        Core3: 79.04        
Core4: 113.73        Core5: 156.19        
Core6: 68.53        Core7: 154.65        
Core8: 109.24        Core9: 27.10        
Core10: 61.50        Core11: 159.79        
Core12: 117.30        Core13: 45.08        
Core14: 87.88        Core15: 29.31        
Core16: 93.00        Core17: 32.86        
Core18: 71.93        Core19: 28.71        
Core20: 72.15        Core21: 23.96        
Core22: 76.66        Core23: 42.87        
Core24: 59.39        Core25: 26.13        
Core26: 77.07        Core27: 62.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.17
Socket1: 76.95
DDR read Latency(ns)
Socket0: 240.11
Socket1: 198.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 108.82        Core1: 148.62        
Core2: 64.68        Core3: 80.89        
Core4: 110.76        Core5: 151.17        
Core6: 83.78        Core7: 152.35        
Core8: 107.68        Core9: 27.05        
Core10: 54.15        Core11: 156.59        
Core12: 114.55        Core13: 43.53        
Core14: 87.18        Core15: 27.92        
Core16: 57.20        Core17: 35.18        
Core18: 74.96        Core19: 25.13        
Core20: 63.59        Core21: 41.78        
Core22: 74.23        Core23: 68.32        
Core24: 55.72        Core25: 26.91        
Core26: 74.53        Core27: 63.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.63
Socket1: 80.63
DDR read Latency(ns)
Socket0: 238.44
Socket1: 193.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 109.27        Core1: 147.32        
Core2: 63.79        Core3: 84.01        
Core4: 112.18        Core5: 154.98        
Core6: 90.84        Core7: 153.77        
Core8: 107.80        Core9: 27.10        
Core10: 64.06        Core11: 158.24        
Core12: 113.81        Core13: 43.71        
Core14: 88.25        Core15: 27.10        
Core16: 97.21        Core17: 33.17        
Core18: 72.56        Core19: 24.60        
Core20: 70.17        Core21: 38.84        
Core22: 76.10        Core23: 71.60        
Core24: 57.88        Core25: 26.50        
Core26: 76.19        Core27: 62.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.26
Socket1: 79.52
DDR read Latency(ns)
Socket0: 235.10
Socket1: 196.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 106.55        Core1: 143.50        
Core2: 47.56        Core3: 77.29        
Core4: 109.70        Core5: 147.81        
Core6: 59.50        Core7: 151.49        
Core8: 106.86        Core9: 27.25        
Core10: 60.99        Core11: 154.91        
Core12: 114.91        Core13: 42.85        
Core14: 84.82        Core15: 26.94        
Core16: 94.73        Core17: 36.95        
Core18: 73.08        Core19: 24.36        
Core20: 70.54        Core21: 35.66        
Core22: 72.47        Core23: 62.92        
Core24: 50.52        Core25: 26.47        
Core26: 72.68        Core27: 59.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.19
Socket1: 77.14
DDR read Latency(ns)
Socket0: 237.75
Socket1: 201.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.14        Core1: 86.18        
Core2: 27.61        Core3: 58.43        
Core4: 33.02        Core5: 70.77        
Core6: 25.82        Core7: 85.85        
Core8: 22.85        Core9: 31.88        
Core10: 44.42        Core11: 76.92        
Core12: 32.16        Core13: 61.30        
Core14: 125.17        Core15: 112.26        
Core16: 30.46        Core17: 72.70        
Core18: 124.44        Core19: 110.51        
Core20: 32.80        Core21: 110.23        
Core22: 128.00        Core23: 42.20        
Core24: 37.31        Core25: 110.45        
Core26: 117.04        Core27: 43.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.53
Socket1: 91.77
DDR read Latency(ns)
Socket0: 210.55
Socket1: 243.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 85.44        
Core2: 27.78        Core3: 69.57        
Core4: 32.70        Core5: 69.31        
Core6: 25.71        Core7: 84.94        
Core8: 25.19        Core9: 63.55        
Core10: 48.29        Core11: 75.96        
Core12: 26.40        Core13: 27.65        
Core14: 128.94        Core15: 112.10        
Core16: 30.70        Core17: 76.30        
Core18: 128.73        Core19: 110.19        
Core20: 31.07        Core21: 113.97        
Core22: 133.69        Core23: 41.50        
Core24: 37.28        Core25: 113.23        
Core26: 123.07        Core27: 43.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.25
Socket1: 91.95
DDR read Latency(ns)
Socket0: 208.40
Socket1: 248.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.22        Core1: 84.48        
Core2: 27.58        Core3: 71.93        
Core4: 32.28        Core5: 71.40        
Core6: 25.43        Core7: 86.62        
Core8: 25.69        Core9: 55.09        
Core10: 54.80        Core11: 77.41        
Core12: 32.09        Core13: 68.21        
Core14: 132.89        Core15: 113.62        
Core16: 31.89        Core17: 75.41        
Core18: 132.14        Core19: 109.39        
Core20: 35.92        Core21: 114.18        
Core22: 136.25        Core23: 41.07        
Core24: 36.96        Core25: 112.44        
Core26: 124.50        Core27: 29.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.12
Socket1: 92.49
DDR read Latency(ns)
Socket0: 205.44
Socket1: 247.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 86.09        
Core2: 27.78        Core3: 70.75        
Core4: 33.54        Core5: 69.66        
Core6: 25.58        Core7: 85.17        
Core8: 27.27        Core9: 66.63        
Core10: 62.17        Core11: 75.96        
Core12: 31.41        Core13: 75.93        
Core14: 127.77        Core15: 116.01        
Core16: 31.19        Core17: 77.65        
Core18: 129.13        Core19: 112.81        
Core20: 35.19        Core21: 113.59        
Core22: 132.97        Core23: 38.25        
Core24: 36.76        Core25: 112.77        
Core26: 123.78        Core27: 41.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.93
Socket1: 92.83
DDR read Latency(ns)
Socket0: 209.44
Socket1: 250.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.73        Core1: 86.81        
Core2: 28.41        Core3: 47.97        
Core4: 38.20        Core5: 72.76        
Core6: 25.97        Core7: 86.15        
Core8: 31.32        Core9: 57.60        
Core10: 56.90        Core11: 77.56        
Core12: 30.06        Core13: 65.26        
Core14: 124.72        Core15: 110.91        
Core16: 30.59        Core17: 75.34        
Core18: 125.65        Core19: 108.98        
Core20: 31.06        Core21: 111.87        
Core22: 127.96        Core23: 39.24        
Core24: 37.15        Core25: 111.16        
Core26: 119.43        Core27: 40.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.40
Socket1: 92.45
DDR read Latency(ns)
Socket0: 210.63
Socket1: 246.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 85.62        
Core2: 28.85        Core3: 71.61        
Core4: 36.68        Core5: 73.55        
Core6: 26.22        Core7: 86.57        
Core8: 33.87        Core9: 66.54        
Core10: 55.14        Core11: 78.54        
Core12: 32.15        Core13: 61.11        
Core14: 130.01        Core15: 111.24        
Core16: 32.82        Core17: 74.26        
Core18: 133.41        Core19: 110.54        
Core20: 33.57        Core21: 113.85        
Core22: 136.29        Core23: 28.51        
Core24: 40.51        Core25: 113.44        
Core26: 126.93        Core27: 43.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.80
Socket1: 93.26
DDR read Latency(ns)
Socket0: 206.79
Socket1: 248.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.80        Core1: 102.86        
Core2: 35.93        Core3: 35.75        
Core4: 41.85        Core5: 86.97        
Core6: 34.69        Core7: 72.25        
Core8: 32.11        Core9: 23.69        
Core10: 51.00        Core11: 82.50        
Core12: 64.41        Core13: 48.80        
Core14: 121.75        Core15: 36.91        
Core16: 72.28        Core17: 64.91        
Core18: 136.46        Core19: 35.96        
Core20: 82.06        Core21: 67.18        
Core22: 107.79        Core23: 53.19        
Core24: 95.63        Core25: 26.36        
Core26: 132.18        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.47
Socket1: 63.72
DDR read Latency(ns)
Socket0: 172.73
Socket1: 197.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.80        Core1: 104.93        
Core2: 35.54        Core3: 31.17        
Core4: 50.01        Core5: 82.11        
Core6: 26.90        Core7: 110.15        
Core8: 36.05        Core9: 53.64        
Core10: 45.81        Core11: 81.09        
Core12: 74.79        Core13: 48.35        
Core14: 81.23        Core15: 27.45        
Core16: 51.81        Core17: 67.73        
Core18: 98.56        Core19: 26.18        
Core20: 65.65        Core21: 32.43        
Core22: 80.89        Core23: 54.24        
Core24: 40.44        Core25: 24.13        
Core26: 81.36        Core27: 35.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.82
Socket1: 59.06
DDR read Latency(ns)
Socket0: 208.17
Socket1: 200.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.54        Core1: 110.01        
Core2: 34.02        Core3: 31.66        
Core4: 51.21        Core5: 84.02        
Core6: 27.62        Core7: 112.88        
Core8: 36.30        Core9: 58.24        
Core10: 49.00        Core11: 79.75        
Core12: 75.79        Core13: 52.30        
Core14: 75.47        Core15: 26.61        
Core16: 55.77        Core17: 47.54        
Core18: 93.16        Core19: 25.51        
Core20: 58.93        Core21: 30.80        
Core22: 75.63        Core23: 54.84        
Core24: 29.14        Core25: 24.34        
Core26: 75.73        Core27: 34.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.41
Socket1: 59.09
DDR read Latency(ns)
Socket0: 213.84
Socket1: 198.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.41        Core1: 110.68        
Core2: 34.67        Core3: 31.72        
Core4: 51.41        Core5: 84.09        
Core6: 32.38        Core7: 113.43        
Core8: 36.71        Core9: 22.88        
Core10: 48.28        Core11: 80.53        
Core12: 76.52        Core13: 48.44        
Core14: 74.65        Core15: 27.03        
Core16: 46.03        Core17: 52.48        
Core18: 93.19        Core19: 26.02        
Core20: 61.27        Core21: 32.55        
Core22: 75.16        Core23: 55.63        
Core24: 37.05        Core25: 24.99        
Core26: 75.77        Core27: 28.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.56
Socket1: 59.80
DDR read Latency(ns)
Socket0: 216.58
Socket1: 199.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.57        Core1: 110.54        
Core2: 34.67        Core3: 31.68        
Core4: 51.52        Core5: 83.45        
Core6: 32.54        Core7: 113.36        
Core8: 37.28        Core9: 55.98        
Core10: 49.37        Core11: 80.26        
Core12: 75.92        Core13: 46.42        
Core14: 75.09        Core15: 27.19        
Core16: 61.31        Core17: 54.09        
Core18: 93.29        Core19: 26.01        
Core20: 64.66        Core21: 32.39        
Core22: 74.87        Core23: 55.85        
Core24: 34.79        Core25: 24.79        
Core26: 76.88        Core27: 35.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.81
Socket1: 59.85
DDR read Latency(ns)
Socket0: 215.08
Socket1: 199.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.06        Core1: 100.25        
Core2: 27.89        Core3: 32.01        
Core4: 50.68        Core5: 79.73        
Core6: 31.33        Core7: 107.01        
Core8: 36.46        Core9: 64.27        
Core10: 44.46        Core11: 77.50        
Core12: 73.62        Core13: 49.92        
Core14: 81.39        Core15: 30.24        
Core16: 47.38        Core17: 48.33        
Core18: 99.88        Core19: 29.02        
Core20: 65.82        Core21: 43.89        
Core22: 76.86        Core23: 53.10        
Core24: 37.35        Core25: 24.93        
Core26: 88.29        Core27: 34.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.32
Socket1: 60.19
DDR read Latency(ns)
Socket0: 209.36
Socket1: 204.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 76.66        
Core2: 47.69        Core3: 53.87        
Core4: 90.93        Core5: 102.98        
Core6: 28.00        Core7: 73.38        
Core8: 79.46        Core9: 50.64        
Core10: 70.79        Core11: 75.64        
Core12: 82.25        Core13: 63.35        
Core14: 116.71        Core15: 33.55        
Core16: 70.31        Core17: 87.98        
Core18: 83.57        Core19: 93.39        
Core20: 41.26        Core21: 99.37        
Core22: 127.58        Core23: 37.97        
Core24: 66.88        Core25: 99.57        
Core26: 119.26        Core27: 59.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.48
Socket1: 83.58
DDR read Latency(ns)
Socket0: 202.68
Socket1: 227.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.61        Core1: 80.15        
Core2: 47.08        Core3: 56.00        
Core4: 92.39        Core5: 105.51        
Core6: 34.12        Core7: 71.10        
Core8: 80.57        Core9: 54.91        
Core10: 72.92        Core11: 74.58        
Core12: 83.09        Core13: 64.32        
Core14: 119.01        Core15: 36.33        
Core16: 51.79        Core17: 87.14        
Core18: 92.19        Core19: 90.88        
Core20: 47.89        Core21: 99.35        
Core22: 132.97        Core23: 35.57        
Core24: 80.20        Core25: 100.82        
Core26: 129.44        Core27: 60.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 96.53
Socket1: 84.14
DDR read Latency(ns)
Socket0: 202.42
Socket1: 225.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.60        Core1: 77.29        
Core2: 51.83        Core3: 54.28        
Core4: 91.46        Core5: 104.11        
Core6: 48.31        Core7: 76.27        
Core8: 80.05        Core9: 54.03        
Core10: 25.95        Core11: 72.34        
Core12: 82.72        Core13: 63.51        
Core14: 118.43        Core15: 38.31        
Core16: 69.44        Core17: 88.18        
Core18: 84.98        Core19: 92.58        
Core20: 46.80        Core21: 101.02        
Core22: 132.22        Core23: 38.29        
Core24: 73.44        Core25: 102.24        
Core26: 127.01        Core27: 59.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 94.80
Socket1: 84.87
DDR read Latency(ns)
Socket0: 200.71
Socket1: 229.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.75        Core1: 74.94        
Core2: 52.07        Core3: 59.68        
Core4: 91.83        Core5: 103.57        
Core6: 30.30        Core7: 72.74        
Core8: 80.13        Core9: 52.16        
Core10: 63.39        Core11: 77.51        
Core12: 84.07        Core13: 52.50        
Core14: 118.33        Core15: 41.24        
Core16: 72.58        Core17: 82.05        
Core18: 86.33        Core19: 92.49        
Core20: 46.42        Core21: 100.74        
Core22: 130.31        Core23: 36.15        
Core24: 66.64        Core25: 101.33        
Core26: 126.57        Core27: 60.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 95.03
Socket1: 85.00
DDR read Latency(ns)
Socket0: 201.37
Socket1: 227.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.68        Core1: 72.91        
Core2: 33.02        Core3: 53.47        
Core4: 91.97        Core5: 103.69        
Core6: 40.65        Core7: 75.49        
Core8: 80.66        Core9: 50.61        
Core10: 66.03        Core11: 76.24        
Core12: 84.83        Core13: 56.11        
Core14: 117.59        Core15: 40.59        
Core16: 69.83        Core17: 83.40        
Core18: 86.93        Core19: 94.30        
Core20: 53.24        Core21: 100.24        
Core22: 129.93        Core23: 35.96        
Core24: 76.10        Core25: 101.47        
Core26: 126.08        Core27: 56.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 95.10
Socket1: 85.06
DDR read Latency(ns)
Socket0: 202.31
Socket1: 229.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.33        Core1: 74.43        
Core2: 49.42        Core3: 54.31        
Core4: 90.93        Core5: 103.36        
Core6: 42.57        Core7: 76.12        
Core8: 77.45        Core9: 54.55        
Core10: 73.81        Core11: 75.42        
Core12: 84.48        Core13: 63.10        
Core14: 118.44        Core15: 37.96        
Core16: 78.71        Core17: 85.85        
Core18: 88.31        Core19: 93.19        
Core20: 49.77        Core21: 101.55        
Core22: 131.51        Core23: 36.81        
Core24: 78.20        Core25: 101.47        
Core26: 123.84        Core27: 60.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.85
Socket1: 84.88
DDR read Latency(ns)
Socket0: 204.90
Socket1: 229.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 104.54        Core1: 105.79        
Core2: 33.10        Core3: 51.28        
Core4: 101.30        Core5: 113.49        
Core6: 56.97        Core7: 62.50        
Core8: 97.33        Core9: 37.09        
Core10: 54.37        Core11: 111.14        
Core12: 41.84        Core13: 58.14        
Core14: 113.30        Core15: 105.02        
Core16: 50.41        Core17: 59.02        
Core18: 100.78        Core19: 103.72        
Core20: 73.43        Core21: 72.23        
Core22: 101.23        Core23: 44.16        
Core24: 35.29        Core25: 42.61        
Core26: 97.00        Core27: 47.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.30
Socket1: 86.65
DDR read Latency(ns)
Socket0: 241.13
Socket1: 232.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 121.08        Core1: 121.91        
Core2: 50.12        Core3: 53.60        
Core4: 116.37        Core5: 130.41        
Core6: 68.28        Core7: 128.19        
Core8: 120.99        Core9: 39.22        
Core10: 92.12        Core11: 127.45        
Core12: 114.36        Core13: 59.96        
Core14: 114.33        Core15: 109.69        
Core16: 65.03        Core17: 63.23        
Core18: 110.43        Core19: 109.89        
Core20: 95.18        Core21: 74.38        
Core22: 99.95        Core23: 46.74        
Core24: 47.50        Core25: 43.81        
Core26: 94.93        Core27: 46.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 110.42
Socket1: 103.00
DDR read Latency(ns)
Socket0: 258.96
Socket1: 243.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 117.48        Core1: 118.72        
Core2: 51.61        Core3: 51.39        
Core4: 115.81        Core5: 125.55        
Core6: 64.88        Core7: 126.69        
Core8: 120.55        Core9: 38.99        
Core10: 89.57        Core11: 127.25        
Core12: 122.22        Core13: 57.64        
Core14: 112.54        Core15: 106.50        
Core16: 50.82        Core17: 62.56        
Core18: 107.81        Core19: 107.80        
Core20: 88.79        Core21: 73.39        
Core22: 98.37        Core23: 47.28        
Core24: 54.03        Core25: 40.61        
Core26: 94.02        Core27: 30.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 109.97
Socket1: 100.41
DDR read Latency(ns)
Socket0: 255.04
Socket1: 239.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 120.43        Core1: 119.91        
Core2: 53.45        Core3: 54.12        
Core4: 116.51        Core5: 128.75        
Core6: 65.71        Core7: 127.72        
Core8: 121.76        Core9: 32.47        
Core10: 90.14        Core11: 127.81        
Core12: 123.55        Core13: 59.30        
Core14: 113.76        Core15: 107.57        
Core16: 60.18        Core17: 62.91        
Core18: 107.82        Core19: 108.35        
Core20: 85.72        Core21: 74.57        
Core22: 99.35        Core23: 47.14        
Core24: 52.62        Core25: 41.37        
Core26: 94.32        Core27: 47.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.03
Socket1: 101.54
DDR read Latency(ns)
Socket0: 257.56
Socket1: 241.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 119.79        Core1: 121.36        
Core2: 46.51        Core3: 56.24        
Core4: 117.49        Core5: 129.05        
Core6: 45.23        Core7: 127.29        
Core8: 121.54        Core9: 38.00        
Core10: 90.26        Core11: 125.62        
Core12: 123.13        Core13: 60.11        
Core14: 115.91        Core15: 111.26        
Core16: 62.53        Core17: 63.12        
Core18: 112.10        Core19: 110.16        
Core20: 91.82        Core21: 74.73        
Core22: 100.02        Core23: 48.20        
Core24: 52.24        Core25: 42.86        
Core26: 95.37        Core27: 48.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.71
Socket1: 102.50
DDR read Latency(ns)
Socket0: 256.56
Socket1: 245.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 121.46        Core1: 119.87        
Core2: 49.54        Core3: 53.75        
Core4: 115.07        Core5: 130.42        
Core6: 68.61        Core7: 127.00        
Core8: 121.19        Core9: 39.56        
Core10: 94.12        Core11: 124.97        
Core12: 122.86        Core13: 58.88        
Core14: 113.38        Core15: 106.83        
Core16: 54.52        Core17: 62.90        
Core18: 108.77        Core19: 108.47        
Core20: 95.11        Core21: 74.36        
Core22: 99.85        Core23: 44.65        
Core24: 54.07        Core25: 42.49        
Core26: 94.47        Core27: 46.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.05
Socket1: 101.63
DDR read Latency(ns)
Socket0: 257.07
Socket1: 240.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 86.74        Core1: 125.31        
Core2: 33.98        Core3: 74.61        
Core4: 55.54        Core5: 97.64        
Core6: 68.46        Core7: 116.99        
Core8: 37.75        Core9: 64.00        
Core10: 29.35        Core11: 89.86        
Core12: 54.89        Core13: 48.44        
Core14: 76.48        Core15: 26.69        
Core16: 40.37        Core17: 29.15        
Core18: 87.86        Core19: 59.75        
Core20: 76.42        Core21: 28.94        
Core22: 78.61        Core23: 36.77        
Core24: 64.07        Core25: 27.46        
Core26: 70.70        Core27: 79.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.49
Socket1: 64.53
DDR read Latency(ns)
Socket0: 218.17
Socket1: 181.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 81.43        Core1: 120.36        
Core2: 31.48        Core3: 77.16        
Core4: 34.00        Core5: 80.98        
Core6: 64.89        Core7: 113.60        
Core8: 35.07        Core9: 69.99        
Core10: 25.88        Core11: 88.55        
Core12: 45.24        Core13: 47.00        
Core14: 78.32        Core15: 27.76        
Core16: 55.35        Core17: 28.74        
Core18: 89.67        Core19: 60.80        
Core20: 77.48        Core21: 28.02        
Core22: 81.57        Core23: 38.19        
Core24: 63.74        Core25: 28.05        
Core26: 70.83        Core27: 80.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.68
Socket1: 63.00
DDR read Latency(ns)
Socket0: 211.64
Socket1: 179.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 91.37        Core1: 130.08        
Core2: 43.09        Core3: 67.46        
Core4: 76.42        Core5: 118.15        
Core6: 63.30        Core7: 120.06        
Core8: 38.10        Core9: 55.10        
Core10: 34.09        Core11: 91.41        
Core12: 73.63        Core13: 29.49        
Core14: 76.54        Core15: 27.93        
Core16: 59.79        Core17: 29.76        
Core18: 86.96        Core19: 59.63        
Core20: 85.61        Core21: 28.22        
Core22: 79.43        Core23: 37.44        
Core24: 63.35        Core25: 28.58        
Core26: 69.88        Core27: 80.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.06
Socket1: 66.85
DDR read Latency(ns)
Socket0: 220.87
Socket1: 181.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 94.13        Core1: 135.92        
Core2: 23.04        Core3: 75.43        
Core4: 85.12        Core5: 126.49        
Core6: 61.12        Core7: 118.89        
Core8: 36.06        Core9: 25.11        
Core10: 25.48        Core11: 94.79        
Core12: 26.71        Core13: 54.30        
Core14: 75.35        Core15: 28.59        
Core16: 58.67        Core17: 29.00        
Core18: 84.64        Core19: 59.44        
Core20: 89.79        Core21: 28.23        
Core22: 77.67        Core23: 39.24        
Core24: 61.10        Core25: 28.36        
Core26: 70.41        Core27: 79.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.09
Socket1: 68.36
DDR read Latency(ns)
Socket0: 231.42
Socket1: 181.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 98.24        Core1: 137.30        
Core2: 43.21        Core3: 75.33        
Core4: 85.62        Core5: 126.42        
Core6: 69.83        Core7: 122.84        
Core8: 32.89        Core9: 71.79        
Core10: 35.36        Core11: 83.35        
Core12: 79.65        Core13: 50.12        
Core14: 75.70        Core15: 28.92        
Core16: 58.93        Core17: 29.48        
Core18: 86.43        Core19: 59.32        
Core20: 91.32        Core21: 29.16        
Core22: 78.22        Core23: 34.00        
Core24: 66.15        Core25: 30.48        
Core26: 69.06        Core27: 80.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.51
Socket1: 68.33
DDR read Latency(ns)
Socket0: 219.81
Socket1: 180.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.82        Core1: 119.60        
Core2: 33.78        Core3: 74.46        
Core4: 50.53        Core5: 90.80        
Core6: 75.97        Core7: 114.40        
Core8: 32.83        Core9: 57.76        
Core10: 27.21        Core11: 77.21        
Core12: 54.95        Core13: 50.97        
Core14: 80.87        Core15: 19.29        
Core16: 57.97        Core17: 29.09        
Core18: 91.49        Core19: 58.45        
Core20: 77.72        Core21: 27.69        
Core22: 82.49        Core23: 33.00        
Core24: 66.88        Core25: 28.26        
Core26: 73.87        Core27: 73.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.50
Socket1: 60.97
DDR read Latency(ns)
Socket0: 209.58
Socket1: 181.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 104.93        
Core2: 33.69        Core3: 61.55        
Core4: 31.32        Core5: 90.72        
Core6: 46.91        Core7: 91.70        
Core8: 45.68        Core9: 67.90        
Core10: 34.98        Core11: 107.44        
Core12: 29.66        Core13: 26.43        
Core14: 67.14        Core15: 32.59        
Core16: 48.94        Core17: 32.14        
Core18: 85.35        Core19: 36.30        
Core20: 42.99        Core21: 51.78        
Core22: 71.51        Core23: 43.10        
Core24: 53.65        Core25: 52.70        
Core26: 67.87        Core27: 47.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.61
Socket1: 69.84
DDR read Latency(ns)
Socket0: 197.55
Socket1: 201.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.82        Core1: 99.16        
Core2: 31.52        Core3: 61.24        
Core4: 35.03        Core5: 107.47        
Core6: 52.68        Core7: 83.99        
Core8: 56.48        Core9: 68.39        
Core10: 50.70        Core11: 105.62        
Core12: 32.45        Core13: 29.87        
Core14: 61.14        Core15: 33.17        
Core16: 51.17        Core17: 31.49        
Core18: 83.81        Core19: 36.42        
Core20: 56.20        Core21: 45.89        
Core22: 69.03        Core23: 40.42        
Core24: 53.77        Core25: 52.46        
Core26: 61.99        Core27: 37.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.56
Socket1: 69.25
DDR read Latency(ns)
Socket0: 211.25
Socket1: 210.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.27        Core1: 105.07        
Core2: 32.69        Core3: 58.99        
Core4: 33.22        Core5: 113.28        
Core6: 61.63        Core7: 90.55        
Core8: 57.08        Core9: 55.95        
Core10: 51.64        Core11: 111.05        
Core12: 32.44        Core13: 25.32        
Core14: 64.50        Core15: 31.08        
Core16: 39.58        Core17: 32.20        
Core18: 82.59        Core19: 34.12        
Core20: 55.03        Core21: 32.75        
Core22: 71.75        Core23: 41.78        
Core24: 54.14        Core25: 50.73        
Core26: 68.99        Core27: 51.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.81
Socket1: 68.27
DDR read Latency(ns)
Socket0: 205.86
Socket1: 215.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.20        Core1: 93.74        
Core2: 27.28        Core3: 55.43        
Core4: 33.10        Core5: 104.49        
Core6: 51.55        Core7: 80.28        
Core8: 55.52        Core9: 23.60        
Core10: 48.81        Core11: 101.95        
Core12: 34.10        Core13: 24.26        
Core14: 61.66        Core15: 31.42        
Core16: 39.31        Core17: 30.35        
Core18: 83.01        Core19: 34.70        
Core20: 60.78        Core21: 18.01        
Core22: 67.44        Core23: 39.31        
Core24: 56.23        Core25: 49.31        
Core26: 64.39        Core27: 34.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.45
Socket1: 60.43
DDR read Latency(ns)
Socket0: 207.53
Socket1: 228.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.60        Core1: 114.79        
Core2: 34.25        Core3: 61.94        
Core4: 29.17        Core5: 119.37        
Core6: 65.23        Core7: 95.47        
Core8: 58.70        Core9: 61.47        
Core10: 43.79        Core11: 114.36        
Core12: 32.61        Core13: 33.42        
Core14: 68.36        Core15: 31.36        
Core16: 68.74        Core17: 32.60        
Core18: 86.19        Core19: 35.62        
Core20: 60.19        Core21: 58.13        
Core22: 76.51        Core23: 39.31        
Core24: 54.71        Core25: 53.92        
Core26: 74.46        Core27: 63.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.63
Socket1: 76.45
DDR read Latency(ns)
Socket0: 201.08
Socket1: 200.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.62        Core1: 103.12        
Core2: 31.39        Core3: 62.81        
Core4: 17.89        Core5: 109.82        
Core6: 45.43        Core7: 87.89        
Core8: 54.71        Core9: 23.36        
Core10: 50.12        Core11: 110.78        
Core12: 31.37        Core13: 32.47        
Core14: 58.83        Core15: 32.21        
Core16: 51.60        Core17: 31.78        
Core18: 84.30        Core19: 35.65        
Core20: 42.66        Core21: 54.36        
Core22: 70.35        Core23: 41.97        
Core24: 51.49        Core25: 53.77        
Core26: 65.84        Core27: 45.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.78
Socket1: 72.40
DDR read Latency(ns)
Socket0: 210.06
Socket1: 205.33
