================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Feb 26 23:29:16 -0600 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         image_kernel
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-3


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              12879
FF:               15193
DSP:              79
BRAM:             43
URAM:             0
SRL:              1494


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.958       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                                     | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                                     | 12879 | 15193 | 79  | 43   |      |     |        |      |         |          |        |
|   (inst)                                                                                 | 1570  | 4780  | 2   |      |      |     |        |      |         |          |        |
|   control_r_s_axi_U                                                                      | 140   | 169   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                                        | 302   | 248   |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                                          | 505   | 835   |     | 15   |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                                          | 2894  | 1883  |     | 19   |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955                  | 291   | 495   | 7   |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955)              | 237   | 459   |     |      |      |     |        |      |         |          |        |
|     mul_61s_32s_61_3_1_U39                                                               | 50    | 34    | 7   |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                                    | 183   | 28    |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970)                                | 136   | 26    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 47    | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                                    | 4728  | 5039  | 45  |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987)                                | 270   | 1096  |     |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U71                                                   | 209   | 136   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U72                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U73                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U74                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U75                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U76                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U77                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U78                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_4_full_dsp_1_U79                                                   | 220   | 201   | 2   |      |      |     |        |      |         |          |        |
|     fdiv_32ns_32ns_32_12_no_dsp_1_U89                                                    | 782   | 541   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 24    | 2     |     |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U80                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U81                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U82                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U83                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U84                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U85                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U86                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U87                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     fmul_32ns_32ns_32_4_max_dsp_1_U88                                                    | 77    | 112   | 3   |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U90                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U91                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U92                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U93                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U94                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U95                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U96                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U97                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|     uitofp_32ns_32_4_no_dsp_1_U98                                                        | 110   | 72    |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049                                   | 240   | 162   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049)                               | 89    | 160   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 151   | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                                   | 397   | 192   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060)                               | 144   | 190   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 253   | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032                                   | 273   | 175   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032)                               | 87    | 173   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 186   | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                                   | 376   | 199   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041)                               | 138   | 197   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 238   | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907                                      | 25    | 302   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907)                                  | 12    | 300   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 13    | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922     | 132   | 214   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922) | 126   | 212   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 6     | 2     |     |      |      |     |        |      |         |          |        |
|   grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939        | 256   | 370   |     |      |      |     |        |      |         |          |        |
|     (grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939)    | 246   | 368   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                                             | 10    | 2     |     |      |      |     |        |      |         |          |        |
|   line_buffer_1_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_2_U                                                                        | 1     |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_3_U                                                                        | 1     |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_4_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_5_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_6_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_7_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_8_U                                                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   line_buffer_U                                                                          | 35    |       |     | 1    |      |     |        |      |         |          |        |
|   mul_31ns_31ns_62_1_1_U167                                                              | 138   |       | 2   |      |      |     |        |      |         |          |        |
|   mul_32ns_31ns_63_1_1_U168                                                              | 46    |       | 4   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U169                                                                | 47    |       | 3   |      |      |     |        |      |         |          |        |
|   mul_64ns_64ns_128_3_1_U170                                                             | 299   | 102   | 16  |      |      |     |        |      |         |          |        |
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 24.21% | OK     |
| FD                                                        | 50%       | 14.28% | OK     |
| LUTRAM+SRL                                                | 25%       | 8.95%  | OK     |
| MUXF7                                                     | 15%       | 2.31%  | OK     |
| DSP                                                       | 80%       | 35.91% | OK     |
| RAMB/FIFO                                                 | 80%       | 15.36% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 25.63% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 239    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.53   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.425ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.298ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN      | ENDPOINT PIN             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                     |                          |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.042 | ap_CS_fsm_reg[29]/C | reg_1225_reg[27]/D       |            8 |         41 |          7.763 |          5.602 |        2.161 |
| Path2 | 2.042 | ap_CS_fsm_reg[29]/C | tmp_16_reg_4042_reg[0]/D |            8 |         41 |          7.763 |          5.602 |        2.161 |
| Path3 | 2.042 | ap_CS_fsm_reg[29]/C | tmp_19_reg_3920_reg[0]/D |            8 |         41 |          7.763 |          5.602 |        2.161 |
| Path4 | 2.074 | ap_CS_fsm_reg[29]/C | reg_1225_reg[25]/D       |            8 |         41 |          7.737 |          5.586 |        2.151 |
| Path5 | 2.147 | ap_CS_fsm_reg[29]/C | reg_1225_reg[23]/D       |            7 |         41 |          7.658 |          5.510 |        2.148 |
+-------+-------+---------------------+--------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------+----------------------+
    | Path1 Cells                                        | Primitive Type       |
    +----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[27]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_16_reg_4042_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_19_reg_3920_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[25]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | reg_1225_reg[23]                                   | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------+----------------------+

    +----------------------------------------------------+----------------------+
    | Path2 Cells                                        | Primitive Type       |
    +----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[27]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_16_reg_4042_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_19_reg_3920_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[25]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | reg_1225_reg[23]                                   | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------+----------------------+

    +----------------------------------------------------+----------------------+
    | Path3 Cells                                        | Primitive Type       |
    +----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[27]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_16_reg_4042_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_19_reg_3920_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[25]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | reg_1225_reg[23]                                   | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------+----------------------+

    +----------------------------------------------------+----------------------+
    | Path4 Cells                                        | Primitive Type       |
    +----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[27]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_16_reg_4042_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_19_reg_3920_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[25]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | reg_1225_reg[23]                                   | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------+----------------------+

    +----------------------------------------------------+----------------------+
    | Path5 Cells                                        | Primitive Type       |
    +----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[27]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_16_reg_4042_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | tmp_19_reg_3920_reg[0]                             | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1 | CARRY.others.CARRY4  |
    | reg_1225_reg[25]                                   | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm_reg[29]                                  | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U169/tmp_product__0_i_1         | LUT.others.LUT4      |
    | mul_32s_32s_32_1_1_U169/tmp_product__0             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/tmp_product__1             | MULT.dsp.DSP48E1     |
    | mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4           | LUT.others.LUT2      |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1       | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1       | CARRY.others.CARRY4  |
    | reg_1225_reg[23]                                   | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/filter_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/filter_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/filter_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/filter_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/filter_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/filter_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/filter_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


