Model {
  Name			  "jcw_ut"
  Version		  8.1
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    5
    Inport {
      BusObject		      "BDINR_outputs"
      Name		      "BDINR"
    }
    Inport {
      BusObject		      "BIFO_outputs"
      Name		      "BIFO"
    }
    Inport {
      BusObject		      "BPER_outputs"
      Name		      "BPER"
    }
    Inport {
      BusObject		      "BDHP_outputs"
      Name		      "BDHP"
    }
    Inport {
      BusObject		      "BAEB_outputs"
      Name		      "BAEB"
    }
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.9"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "jcw_ut"
      PropName		      "mdlProps"
    }
  }
  PostLoadFcn		  ", if any(exist('dsrtsu_mdlpostloadfcn', 'file') == [2, 3, 6]), try dsrtsu_mdlpostloadfcn('Execute', "
  "bdroot); catch fprintf('Error in PostLoadFcn (dsrtsu_mdlpostloadfcn) for model \"%s\":\\n %s\\n', bdroot, lasterr); "
  "end, end, \n"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  UserBdParams		  "DSRTSU_INTERNAL_RTI_VER;DSRTSU_INTERNAL_RTI_TYPE;RTICANMMDATA;DSRTSU_INTERNAL_DSETHERNETUDP;DSRTSU_"
  "INTERNAL_RTIFPGA"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    2
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      3
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [960.0, 0.0, 960.0, 1040.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		4
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		5
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		6
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[910.0, 866.0]
	ZoomFactor		[1.5]
	Offset			[-32.88253968253963, -76.86678004535149]
      }
    }
  }
  DSRTSU_INTERNAL_RTI_VER "450"
  DSRTSU_INTERNAL_RTI_TYPE "rti1401"
  RTICANMMDATA		  "struct('GeneralSetupData',struct('modelroot','D:\\ELN150201_TAIWAN\\trunk\\AdasDragon\\software\\sw"
  "_development\\arch\\app\\jud','generalsettings',struct('filesettings',struct('destfolder',struct('Name','RTICANMM_FI"
  "LES','Check',1),'buildfolder',struct('Name','.','Check',1),'AbsDestfolder',struct('Name','D:\\ELN150201_TAIWAN\\trun"
  "k\\AdasDragon\\software\\sw_development\\arch\\app\\jud\\RTICANMM_FILES'),'AbsBuildfolder',struct('Name','D:\\ELN150"
  "201_TAIWAN\\trunk\\AdasDragon\\software\\sw_development\\arch\\app\\jud'))),'options',struct('addpaths',1,'rmpaths',"
  "1,'addtrcexclusion',logical(1),'cannavigator',struct('checkmonitoring',0),'show_usrtrc',0,'use_usrtrc',0),'advanced'"
  ",struct('options',[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"
  " 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1]),'MPSetup',{"
  "{}},'modelname','jcw_ut','block','jcw_ut'))"
  DSRTSU_INTERNAL_DSETHERNETUDP	"10"
  DSRTSU_INTERNAL_RTIFPGA "40"
  Created		  "Thu Nov 26 15:03:55 2015"
  Creator		  "AT015411"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "AT015555"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Apr 07 10:59:37 2017"
  RTWModifiedTimeStamp	  413463528
  ModelVersionFormat	  "1.%<AutoIncrement:9>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    7
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "jcw_ut"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "jcw_ut"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      8
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "10"
	  AbsTol		  "auto"
	  FixedStep		  "5E-3"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  off
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "BigEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Generic->Custom"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Zero"
	  TargetEndianess	  "BigEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Generic->Custom"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  14
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  15
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  16
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    Cell		    "PackageGeneratedCodeAndArtifacts"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "rti1005.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rti"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "rti1005.tmf"
	  Description		  "dSPACE DS1005 Hardware Platform"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "rti1005_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      17
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		22
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      18
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"TimeScaleFactor"
		Cell			"CCompilerOptimizationOpts"
		Cell			"RTICfgSetVer"
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"GRTInterface"
		Cell			"ParMdlRefBuildCompliant"
		Cell			"MultiInstanceERTCode"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   off
	      ConcurrentExecutionCompliant off
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      SystemTargetFile	      "rti1005.tlc"
	      DialogCategory	      0
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.GRTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  19
		  Version		  "1.13.0"
		  Array {
		    Type		    "Cell"
		    Dimension		    18
		    Cell		    "GeneratePreprocessorConditionals"
		    Cell		    "IncludeMdlTerminateFcn"
		    Cell		    "CombineOutputUpdateFcns"
		    Cell		    "SuppressErrorStatus"
		    Cell		    "ERTCustomFileBanners"
		    Cell		    "GenerateSampleERTMain"
		    Cell		    "GenerateTestInterfaces"
		    Cell		    "ModelStepFunctionPrototypeControlCompliant"
		    Cell		    "CPPClassGenCompliant"
		    Cell		    "GenerateAllocFcn"
		    Cell		    "PurelyIntegerCode"
		    Cell		    "SupportComplex"
		    Cell		    "SupportAbsoluteTime"
		    Cell		    "SupportContinuousTime"
		    Cell		    "SupportNonInlinedSFcns"
		    Cell		    "GRTInterface"
		    Cell		    "ParMdlRefBuildCompliant"
		    Cell		    "MultiInstanceERTCode"
		    PropName		    "DisabledProps"
		  }
		  TargetFcnLib		  "ansi_tfl_table_tmw.mat"
		  TargetLibSuffix	  ""
		  TargetPreCompLibLocation ""
		  CodeReplacementLibrary  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  ERTMultiwordTypeDef	  "System defined"
		  ERTMultiwordLength	  256
		  MultiwordLength	  2048
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  GenerateTestInterfaces  off
		  IsPILTarget		  off
		  ModelReferenceCompliant on
		  ParMdlRefBuildCompliant on
		  CompOptLevelCompliant	  off
		  ConcurrentExecutionCompliant off
		  IncludeMdlTerminateFcn  on
		  GeneratePreprocessorConditionals "Disable all"
		  CombineOutputUpdateFcns off
		  CombineSignalStateStructs off
		  SuppressErrorStatus	  off
		  ERTFirstTimeCompliant	  off
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  off
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  on
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  on
		  SupportNonInlinedSFcns  on
		  SupportVariableSizeSignals off
		  EnableShiftOperators	  on
		  ParenthesesLevel	  "Nominal"
		  MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
		  ModelStepFunctionPrototypeControlCompliant off
		  CPPClassGenCompliant	  off
		  AutosarCompliant	  off
		  GRTInterface		  on
		  GenerateAllocFcn	  off
		  UseMalloc		  off
		  ExtMode		  off
		  ExtModeStaticAlloc	  off
		  ExtModeTesting	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTransport	  0
		  ExtModeMexFile	  "noextcomm"
		  ExtModeIntrfLevel	  "Level1"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  RTWCAPIRootIO		  off
		  GenerateASAP2		  off
		}
		PropName		"Components"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_C__Program Files (x86)_dSPACE RCPHIL 2014-B_MATLAB_RTI_RTI1401_TLC_rti1005_1InitialSi"
		"mState"
		EnumStrPairs {
		  Value			  0
		  String		  "RUN"
		  Value			  1
		  String		  "PAUSE"
		  Value			  2
		  String		  "STOP"
		}
		Name			"InitialSimState"
		Value			"RUN"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_C__Program Files (x86)_dSPACE RCPHIL 2014-B_MATLAB_RTI_RTI1401_TLC_rti1005_1Execution"
		"Mode"
		EnumStrPairs {
		  Value			  0
		  String		  "real-time"
		  Value			  1
		  String		  "time-scaled"
		  Value			  2
		  String		  "as fast as possible"
		}
		Name			"ExecutionMode"
		Value			"real-time"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"ExecutionModeNonUI"
		Value			"RTSIM"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"TimeScaleFactor"
		Value			"1.0"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"TimeScaleFactorNonUI"
		Value			"OPTION_DISABLED"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_C__Program Files (x86)_dSPACE RCPHIL 2014-B_MATLAB_RTI_RTI1401_TLC_rti1005_1Assertion"
		"Mode"
		EnumStrPairs {
		  Value			  0
		  String		  "OFF"
		  Value			  1
		  String		  "WARN"
		  Value			  2
		  String		  "STOP"
		}
		Name			"AssertionMode"
		Value			"OFF"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"EnableRealTimeTesting"
		Value			on
	      }
	      CustomProperty {
		DataType		"string"
		Name			"EnableRealTimeTestingNonUI"
		Value			"ON"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_C__Program Files (x86)_dSPACE RCPHIL 2014-B_MATLAB_RTI_RTI1401_TLC_rti1005_1CCompiler"
		"OptimizationOptsPopup_"
		EnumStrPairs {
		  Value			  0
		  String		  "Default"
		  Value			  1
		  String		  "None"
		  Value			  2
		  String		  "User-defined"
		}
		Name			"CCompilerOptimizationOptsPopup_"
		Value			"Default"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"CCompilerOptimizationOptsNonUI"
		Value			"USE_DEFAULT"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"EnableDataSetStorage"
		Value			off
	      }
	      CustomProperty {
		DataType		"string"
		Name			"EnableDataSetStorageNonUI"
		Value			"OFF"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"AllowReservedHostServiceNums"
		Value			off
	      }
	      CustomProperty {
		DataType		"int32"
		Name			"RTICfgSetVer"
		Value			450
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"LoadAfterBuild"
		Value			on
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"LoadToFlash"
		Value			off
	      }
	      CustomProperty {
		DataType		"string"
		Name			"LoadApplNonUI"
		Value			"ON"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"BoardName"
		Value			"ds1005"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"BoardNameNonUI"
		Value			"ds1005"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"NetworkClientNonUI"
		Value			"OPTION_DISABLED"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCOnlyGlobals"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCGenerateLabels"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCGenerateVirtualBlocks"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCGenerateStates"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCGenerateDerivatives"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCGenerateParamValues"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"TRCIsOmitVdOn"
		Value			off
	      }
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  20
	  Version		  "1.13.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 182, 105, 1258, 773 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    8
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    21
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusAssignment
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "jcw_ut"
    Location		    [960, 0, 1920, 1040]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "150"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "117"
    Block {
      BlockType		      Inport
      Name		      "BDINR"
      SID		      "2"
      Position		      [20, 68, 50, 82]
      ZOrder		      182
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BDINR_outputs"
    }
    Block {
      BlockType		      Inport
      Name		      "BIFO"
      SID		      "3"
      Position		      [20, 138, 50, 152]
      ZOrder		      185
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BIFO_outputs"
    }
    Block {
      BlockType		      Inport
      Name		      "BPER"
      SID		      "4"
      Position		      [20, 208, 50, 222]
      ZOrder		      186
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BPER_outputs"
    }
    Block {
      BlockType		      Inport
      Name		      "BDHP"
      SID		      "37"
      Position		      [20, 278, 50, 292]
      ZOrder		      188
      Port		      "4"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BDHP_outputs"
    }
    Block {
      BlockType		      Inport
      Name		      "BAEB"
      SID		      "54"
      Position		      [20, 348, 50, 362]
      ZOrder		      190
      Port		      "5"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BAEB_outputs"
    }
    Block {
      BlockType		      SubSystem
      Name		      "BAEB_outputs"
      SID		      "55"
      Ports		      [1, 1]
      Position		      [85, 334, 195, 376]
      ZOrder		      189
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BAEB_outputs"
	Location		[960, 0, 1920, 1040]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "BAEB"
	  SID			  "56"
	  Position		  [380, 93, 410, 107]
	  ZOrder		  88
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BAEB_outputs"
	}
	Block {
	  BlockType		  BusAssignment
	  Name			  "Bus\nAssignment2"
	  SID			  "57"
	  Ports			  [2, 1]
	  Position		  [505, 68, 730, 197]
	  ZOrder		  74
	  ShowName		  off
	  AssignedSignals	  "VAEB_AEBActing_flg"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "58"
	  Position		  [360, 148, 435, 182]
	  ZOrder		  77
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input4"
	  SID			  "64"
	  Ports			  [0, 1]
	  Position		  [145, 145, 305, 185]
	  ZOrder		  76
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VAEB_AEBActing_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BAEB_outputs"
	  SID			  "70"
	  Position		  [865, 128, 895, 142]
	  ZOrder		  73
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BAEB_outputs"
	}
	Line {
	  SrcBlock		  "BAEB"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nAssignment2"
	  SrcPort		  1
	  DstBlock		  "BAEB_outputs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BDHP_outputs"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [85, 264, 195, 306]
      ZOrder		      187
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BDHP_outputs"
	Location		[960, 0, 1920, 1040]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "BDHP"
	  SID			  "39"
	  Position		  [320, 93, 350, 107]
	  ZOrder		  88
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BDHP_outputs"
	}
	Block {
	  BlockType		  BusAssignment
	  Name			  "Bus\nAssignment2"
	  SID			  "40"
	  Ports			  [4, 1]
	  Position		  [505, 71, 725, 324]
	  ZOrder		  74
	  ShowName		  off
	  AssignedSignals	  "VDHP_DisableADASFun_flg,VDHP_DisableFCW_flg,VDHP_DisableDBS_flg"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "41"
	  Position		  [300, 148, 375, 182]
	  ZOrder		  77
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "45"
	  Position		  [300, 213, 375, 247]
	  ZOrder		  79
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "46"
	  Position		  [300, 278, 375, 312]
	  ZOrder		  81
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input4"
	  SID			  "47"
	  Ports			  [0, 1]
	  Position		  [85, 145, 245, 185]
	  ZOrder		  76
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDHP_DisableADASFun_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input5"
	  SID			  "48"
	  Ports			  [0, 1]
	  Position		  [85, 210, 245, 250]
	  ZOrder		  78
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDHP_DisableFCW_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input6"
	  SID			  "49"
	  Ports			  [0, 1]
	  Position		  [85, 275, 245, 315]
	  ZOrder		  80
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDHP_DisableDBS_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BDHP_outputs"
	  SID			  "53"
	  Position		  [865, 193, 895, 207]
	  ZOrder		  73
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BDHP_outputs"
	}
	Line {
	  SrcBlock		  "BDHP"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nAssignment2"
	  SrcPort		  1
	  DstBlock		  "BDHP_outputs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test Input5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Test Input6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BDINR_outputs"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [85, 54, 195, 96]
      ZOrder		      181
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BDINR_outputs"
	Location		[960, 0, 1920, 1040]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "BDINR"
	  SID			  "6"
	  Position		  [355, 88, 385, 102]
	  ZOrder		  50
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BDINR_outputs"
	}
	Block {
	  BlockType		  BusAssignment
	  Name			  "Bus\nAssignment"
	  SID			  "7"
	  Ports			  [8, 1]
	  Position		  [495, 64, 720, 511]
	  ZOrder		  46
	  ShowName		  off
	  AssignedSignals	  "VDINR_VehSpd_mps,VDINR_VehSpd_kph,VDINR_FCWEnableH_flg,VDINR_FCWEnableO_flg,VDINR_KeySwitchStatu"
	  "s_enum,VDINR_HMICANValid_flg,VDINR_FCWWarningModeH_enum"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "8"
	  Position		  [335, 133, 410, 167]
	  ZOrder		  48
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "71"
	  Position		  [335, 243, 410, 277]
	  ZOrder		  52
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "73"
	  Position		  [335, 298, 410, 332]
	  ZOrder		  54
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "75"
	  Position		  [335, 353, 410, 387]
	  ZOrder		  56
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "77"
	  Position		  [335, 408, 410, 442]
	  ZOrder		  58
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "79"
	  Position		  [335, 463, 410, 497]
	  ZOrder		  60
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "110"
	  Position		  [335, 188, 410, 222]
	  ZOrder		  62
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input"
	  SID			  "9"
	  Ports			  [0, 1]
	  Position		  [120, 130, 280, 170]
	  ZOrder		  47
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_VehSpd_mps"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input1"
	  SID			  "72"
	  Ports			  [0, 1]
	  Position		  [120, 240, 280, 280]
	  ZOrder		  51
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_FCWEnableH_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input2"
	  SID			  "74"
	  Ports			  [0, 1]
	  Position		  [120, 295, 280, 335]
	  ZOrder		  53
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_FCWEnableO_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input3"
	  SID			  "76"
	  Ports			  [0, 1]
	  Position		  [120, 350, 280, 390]
	  ZOrder		  55
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_KeySwitchStatus_enum"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input4"
	  SID			  "78"
	  Ports			  [0, 1]
	  Position		  [120, 405, 280, 445]
	  ZOrder		  57
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_HMICANValid_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input5"
	  SID			  "80"
	  Ports			  [0, 1]
	  Position		  [120, 460, 280, 500]
	  ZOrder		  59
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_FCWWarningModeH_enum"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input6"
	  SID			  "111"
	  Ports			  [0, 1]
	  Position		  [120, 185, 280, 225]
	  ZOrder		  61
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VDINR_VehSpd_kph"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BDINR_outputs"
	  SID			  "10"
	  Position		  [825, 283, 855, 297]
	  ZOrder		  45
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BDINR_outputs"
	}
	Line {
	  SrcBlock		  "Bus\nAssignment"
	  SrcPort		  1
	  DstBlock		  "BDINR_outputs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "BDINR"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BIFO_outputs"
      SID		      "11"
      Ports		      [1, 1]
      Position		      [85, 124, 195, 166]
      ZOrder		      183
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BIFO_outputs"
	Location		[960, 0, 1920, 1040]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "BIFO"
	  SID			  "12"
	  Position		  [335, 83, 365, 97]
	  ZOrder		  70
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BIFO_outputs"
	}
	Block {
	  BlockType		  BusAssignment
	  Name			  "Bus\nAssignment1"
	  SID			  "13"
	  Ports			  [13, 1]
	  Position		  [515, 69, 815, 771]
	  ZOrder		  62
	  ShowName		  off
	  AssignedSignals	  "VIFO_AggressiveDriverDetec_flg,VIFO_ActiveDriverDetec_flg,VIFO_ParkingSituation_flg,VIFO_DriverO"
	  "verrideReq_flg,VIFO_FCWTargetVehAssigned_flg,VIFO_FCWTargetVehRelSpeedX_mps,VIFO_VehicleStatusOk_flg,VIFO_DriverSaf"
	  "etyStatusOk_flg,VIFO_BrakePedalPressed_flg,VIFO_FCWVehClearance_m,VIFO_FCWMCLongAcc_mps2,VIFO_FCWTGap_s"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "81"
	  Position		  [315, 568, 390, 602]
	  ZOrder		  72
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion10"
	  SID			  "14"
	  Position		  [315, 403, 390, 437]
	  ZOrder		  69
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion11"
	  SID			  "114"
	  Position		  [315, 678, 390, 712]
	  ZOrder		  89
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion12"
	  SID			  "116"
	  Position		  [315, 733, 390, 767]
	  ZOrder		  91
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "112"
	  Position		  [315, 623, 390, 657]
	  ZOrder		  87
	  ShowName		  off
	  OutDataTypeStr	  "single"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "85"
	  Position		  [315, 238, 390, 272]
	  ZOrder		  76
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "87"
	  Position		  [315, 293, 390, 327]
	  ZOrder		  78
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "89"
	  Position		  [315, 348, 390, 382]
	  ZOrder		  80
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "91"
	  Position		  [315, 458, 390, 492]
	  ZOrder		  82
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "93"
	  Position		  [315, 513, 390, 547]
	  ZOrder		  84
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion8"
	  SID			  "15"
	  Position		  [315, 128, 390, 162]
	  ZOrder		  65
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion9"
	  SID			  "16"
	  Position		  [315, 183, 390, 217]
	  ZOrder		  67
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input1"
	  SID			  "17"
	  Ports			  [0, 1]
	  Position		  [60, 125, 220, 165]
	  ZOrder		  64
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_AggressiveDriverDetec_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input10"
	  SID			  "94"
	  Ports			  [0, 1]
	  Position		  [60, 510, 220, 550]
	  ZOrder		  83
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_DriverSafetyStatusOk_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input11"
	  SID			  "115"
	  Ports			  [0, 1]
	  Position		  [60, 675, 220, 715]
	  ZOrder		  88
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_FCWMCLongAcc_mps2"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input12"
	  SID			  "117"
	  Ports			  [0, 1]
	  Position		  [60, 730, 220, 770]
	  ZOrder		  90
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_FCWTGap_s"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input2"
	  SID			  "18"
	  Ports			  [0, 1]
	  Position		  [60, 180, 220, 220]
	  ZOrder		  66
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_ActiveDriverDetec_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input3"
	  SID			  "19"
	  Ports			  [0, 1]
	  Position		  [60, 400, 220, 440]
	  ZOrder		  68
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_TargetVehRelSpeed_mps"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input4"
	  SID			  "82"
	  Ports			  [0, 1]
	  Position		  [60, 565, 220, 605]
	  ZOrder		  71
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_BrakePedalPressed_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input5"
	  SID			  "113"
	  Ports			  [0, 1]
	  Position		  [60, 620, 220, 660]
	  ZOrder		  86
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_FCWVehClearance_m"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input6"
	  SID			  "86"
	  Ports			  [0, 1]
	  Position		  [60, 235, 220, 275]
	  ZOrder		  75
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_ParkingSituation_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input7"
	  SID			  "88"
	  Ports			  [0, 1]
	  Position		  [60, 290, 220, 330]
	  ZOrder		  77
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_DriverOverrideReq_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input8"
	  SID			  "90"
	  Ports			  [0, 1]
	  Position		  [60, 345, 220, 385]
	  ZOrder		  79
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_FCWTargetVehAssigned_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input9"
	  SID			  "92"
	  Ports			  [0, 1]
	  Position		  [60, 455, 220, 495]
	  ZOrder		  81
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VIFO_VehicleStatusOk_flg"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BIFO_outputs"
	  SID			  "20"
	  Position		  [885, 413, 915, 427]
	  ZOrder		  61
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BIFO_outputs"
	}
	Line {
	  SrcBlock		  "BIFO"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nAssignment1"
	  SrcPort		  1
	  DstBlock		  "BIFO_outputs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion8"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test Input2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion9"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Test Input3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Test Input4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Test Input7"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Test Input8"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input9"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input10"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion10"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Test Input5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "Test Input11"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion11"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "Test Input12"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion12"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment1"
	  DstPort		  13
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BPER_outputs"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [85, 194, 195, 236]
      ZOrder		      184
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BPER_outputs"
	Location		[960, 0, 1920, 1040]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"150"
	Block {
	  BlockType		  Inport
	  Name			  "BPER"
	  SID			  "22"
	  Position		  [320, 93, 350, 107]
	  ZOrder		  88
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BPER_outputs"
	}
	Block {
	  BlockType		  BusAssignment
	  Name			  "Bus\nAssignment2"
	  SID			  "23"
	  Ports			  [4, 1]
	  Position		  [500, 71, 725, 324]
	  ZOrder		  74
	  ShowName		  off
	  AssignedSignals	  "VPER_CameraStatus_enum,VPER_RadarStatus_enum,VPER_FusionStatus_enum"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "24"
	  Position		  [300, 148, 375, 182]
	  ZOrder		  77
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "28"
	  Position		  [300, 213, 375, 247]
	  ZOrder		  79
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "29"
	  Position		  [300, 278, 375, 312]
	  ZOrder		  81
	  ShowName		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input4"
	  SID			  "30"
	  Ports			  [0, 1]
	  Position		  [85, 145, 245, 185]
	  ZOrder		  76
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VPER_CameraStatus_enum"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input5"
	  SID			  "31"
	  Ports			  [0, 1]
	  Position		  [85, 210, 245, 250]
	  ZOrder		  78
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VPER_RadarStatus_enum"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Test Input6"
	  SID			  "32"
	  Ports			  [0, 1]
	  Position		  [85, 275, 245, 315]
	  ZOrder		  80
	  BackgroundColor	  "lightBlue"
	  ShowName		  off
	  LibraryVersion	  "1.19"
	  SourceBlock		  "siltestlib/Test Input"
	  SourceType		  "Test Input"
	  varname		  "VPER_FusionStatus_enum"
	  sampletime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BPER_outputs"
	  SID			  "36"
	  Position		  [865, 193, 895, 207]
	  ZOrder		  73
	  IconDisplay		  "Port number"
	  OutDataTypeStr	  "Bus: BPER_outputs"
	}
	Line {
	  SrcBlock		  "BPER"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nAssignment2"
	  SrcPort		  1
	  DstBlock		  "BPER_outputs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test Input4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test Input5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Test Input6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Bus\nAssignment2"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion1"
      SID		      "95"
      Position		      [765, 48, 840, 82]
      ZOrder		      192
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion2"
      SID		      "97"
      Position		      [765, 98, 840, 132]
      ZOrder		      194
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion3"
      SID		      "99"
      Position		      [765, 148, 840, 182]
      ZOrder		      196
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion4"
      SID		      "101"
      Position		      [765, 198, 840, 232]
      ZOrder		      198
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion5"
      SID		      "103"
      Position		      [765, 298, 840, 332]
      ZOrder		      200
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion6"
      SID		      "105"
      Position		      [765, 348, 840, 382]
      ZOrder		      202
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion7"
      SID		      "108"
      Position		      [765, 248, 840, 282]
      ZOrder		      204
      ShowName		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output"
      SID		      "96"
      Ports		      [1]
      Position		      [885, 46, 1045, 84]
      ZOrder		      191
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWEnableReq_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output1"
      SID		      "98"
      Ports		      [1]
      Position		      [885, 96, 1045, 134]
      ZOrder		      193
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWOperational_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output2"
      SID		      "100"
      Ports		      [1]
      Position		      [885, 146, 1045, 184]
      ZOrder		      195
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWSpeedInRange_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output3"
      SID		      "102"
      Ports		      [1]
      Position		      [885, 196, 1045, 234]
      ZOrder		      197
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWActionReq_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output4"
      SID		      "104"
      Ports		      [1]
      Position		      [885, 296, 1045, 334]
      ZOrder		      199
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWDeactivationReq_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output5"
      SID		      "106"
      Ports		      [1]
      Position		      [885, 346, 1045, 384]
      ZOrder		      201
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWDBSAllowed_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Test Output6"
      SID		      "109"
      Ports		      [1]
      Position		      [885, 246, 1045, 284]
      ZOrder		      203
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.19"
      SourceBlock	      "siltestlib/Test Output"
      SourceType	      "Test Output"
      varname		      "VJUD_FCWReturnOperational_flg"
      sampletime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "jcw"
      SID		      "1"
      Ports		      [5, 7]
      Position		      [290, 45, 605, 385]
      ZOrder		      180
      LibraryVersion	      "1.42"
      SourceBlock	      "jcw/jcw"
      SourceType	      "SubSystem"
      Port {
	PortNumber		1
	PropagatedSignals	"VJUD_FCWEnableReq_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		2
	PropagatedSignals	"VJUD_FCWOperational_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		3
	PropagatedSignals	"VJUD_FCWSpeedInRange_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		4
	PropagatedSignals	"VJUD_FCWActionReq_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		5
	PropagatedSignals	"VJUD_FCWReturnOperational_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		6
	PropagatedSignals	"VJUD_FCWDeactivationReq_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		7
	PropagatedSignals	"VJUD_FCWDBSAllowed_flg"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Line {
      SrcBlock		      "BDINR_outputs"
      SrcPort		      1
      DstBlock		      "jcw"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BIFO_outputs"
      SrcPort		      1
      DstBlock		      "jcw"
      DstPort		      2
    }
    Line {
      SrcBlock		      "BPER_outputs"
      SrcPort		      1
      DstBlock		      "jcw"
      DstPort		      3
    }
    Line {
      SrcBlock		      "BDINR"
      SrcPort		      1
      DstBlock		      "BDINR_outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BPER"
      SrcPort		      1
      DstBlock		      "BPER_outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BIFO"
      SrcPort		      1
      DstBlock		      "BIFO_outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BDHP_outputs"
      SrcPort		      1
      DstBlock		      "jcw"
      DstPort		      4
    }
    Line {
      SrcBlock		      "BDHP"
      SrcPort		      1
      DstBlock		      "BDHP_outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BAEB_outputs"
      SrcPort		      1
      DstBlock		      "jcw"
      DstPort		      5
    }
    Line {
      SrcBlock		      "BAEB"
      SrcPort		      1
      DstBlock		      "BAEB_outputs"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "jcw"
      SrcPort		      1
      DstBlock		      "Data Type Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion1"
      SrcPort		      1
      DstBlock		      "Test Output"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "jcw"
      SrcPort		      2
      DstBlock		      "Data Type Conversion2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion2"
      SrcPort		      1
      DstBlock		      "Test Output1"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "jcw"
      SrcPort		      3
      DstBlock		      "Data Type Conversion3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion3"
      SrcPort		      1
      DstBlock		      "Test Output2"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "jcw"
      SrcPort		      4
      DstBlock		      "Data Type Conversion4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion4"
      SrcPort		      1
      DstBlock		      "Test Output3"
      DstPort		      1
    }
    Line {
      Labels		      [1, 1]
      SrcBlock		      "jcw"
      SrcPort		      6
      DstBlock		      "Data Type Conversion5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion5"
      SrcPort		      1
      DstBlock		      "Test Output4"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "jcw"
      SrcPort		      7
      DstBlock		      "Data Type Conversion6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion6"
      SrcPort		      1
      DstBlock		      "Test Output5"
      DstPort		      1
    }
    Line {
      Labels		      [1, 1]
      SrcBlock		      "jcw"
      SrcPort		      5
      DstBlock		      "Data Type Conversion7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion7"
      SrcPort		      1
      DstBlock		      "Test Output6"
      DstPort		      1
    }
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2013a) dated Jan 19 2013, 14:32:03
#
#

Stateflow {
  machine {
    id			    1
    name		    "jcw_ut"
    created		    "26-Nov-2015 15:25:30"
    isLibrary		    0
    firstTarget		    2
    sfVersion		    76014001.0015
  }
  target {
    id			    2
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
