##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_PI_IntClock
		4.3::Critical Path Report for UART_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PI_IntClock:R)
		5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.4::Critical Path Report for (UART_PI_IntClock:R vs. UART_PI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                  | Frequency: 52.75 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_PI_IntClock           | Frequency: 52.75 MHz  | Target: 0.46 MHz   | 
Clock: UART_USB_IntClock          | Frequency: 53.30 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_PI_IntClock   41666.7          22711       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_USB_IntClock  41666.7          22906       N/A              N/A         N/A              N/A         N/A              N/A         
UART_PI_IntClock   UART_PI_IntClock   2.16667e+006     2148402     N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock  UART_USB_IntClock  2.16667e+006     2148907     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
UART_PI_TX(0)_PAD   32763         UART_PI_IntClock:R           
UART_USB_TX(0)_PAD  33467         UART_USB_IntClock:R          
scl(0)_PAD:out      25439         CyBUS_CLK(fixed-function):R  
sda(0)_PAD:out      25449         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.75 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        2183   2183  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     7664   9847  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  13197  22711  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  15486  22711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_PI_IntClock
**********************************************
Clock: UART_PI_IntClock
Frequency: 52.75 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        2183   2183  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     7664   9847  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  13197  22711  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  15486  22711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 53.30 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15290
-------------------------------------   ----- 
End-of-path arrival time (ps)           15290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      7002   9011  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12361  22906  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2930  15290  22906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15290
-------------------------------------   ----- 
End-of-path arrival time (ps)           15290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      7002   9011  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12361  22906  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2930  15290  22906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PI_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        2183   2183  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     7664   9847  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  13197  22711  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  15486  22711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:counter_load_not\/main_2           macrocell2      5110   5300  2148907  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   8650  2148907  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2919  11569  2148907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_PI_IntClock:R vs. UART_PI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PI:BUART:sTX:TxSts\/clock
Path slack     : 2148402p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17765
-------------------------------------   ----- 
End-of-path arrival time (ps)           17765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2148402  RISE       1
\UART_PI:BUART:tx_status_0\/main_3                 macrocell11     4912   8492  2148402  RISE       1
\UART_PI:BUART:tx_status_0\/q                      macrocell11     3350  11842  2148402  RISE       1
\UART_PI:BUART:sTX:TxSts\/status_0                 statusicell3    5923  17765  2148402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        2183   2183  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     7664   9847  22711  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  13197  22711  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  15486  22711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22906p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15290
-------------------------------------   ----- 
End-of-path arrival time (ps)           15290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      7002   9011  22906  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12361  22906  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2930  15290  22906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 28059p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10098
-------------------------------------   ----- 
End-of-path arrival time (ps)           10098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                   iocell7       2009   2009  22906  RISE       1
\UART_USB:BUART:rx_state_2\/main_5  macrocell26   8089  10098  28059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 28059p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10098
-------------------------------------   ----- 
End-of-path arrival time (ps)           10098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                    iocell7       2009   2009  22906  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell31   8089  10098  28059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 28079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                   iocell7       2009   2009  22906  RISE       1
\UART_USB:BUART:rx_state_0\/main_5  macrocell23   8069  10078  28079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 28310p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:pollcount_1\/main_3  macrocell45   7664   9847  28310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 28310p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:pollcount_0\/main_2  macrocell46   7664   9847  28310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb  iocell7       2009   2009  22906  RISE       1
MODIN1_1/main_2    macrocell29   7002   9011  29146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb  iocell7       2009   2009  22906  RISE       1
MODIN1_0/main_2    macrocell30   7002   9011  29146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_last\/main_0
Capture Clock  : \UART_PI:BUART:rx_last\/clock_0
Path slack     : 29213p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:rx_last\/main_0  macrocell48   6761   8944  29213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_last\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 29856p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                iocell7       2009   2009  22906  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell32   6291   8300  29856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                   iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:rx_state_0\/main_9  macrocell39   6005   8188  29969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 29976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                   iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:rx_state_2\/main_8  macrocell42   5997   8180  29976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 29976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      2183   2183  22711  RISE       1
\UART_PI:BUART:rx_status_3\/main_6  macrocell47   5997   8180  29976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PI:BUART:sTX:TxSts\/clock
Path slack     : 2148402p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17765
-------------------------------------   ----- 
End-of-path arrival time (ps)           17765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2148402  RISE       1
\UART_PI:BUART:tx_status_0\/main_3                 macrocell11     4912   8492  2148402  RISE       1
\UART_PI:BUART:tx_status_0\/q                      macrocell11     3350  11842  2148402  RISE       1
\UART_PI:BUART:sTX:TxSts\/status_0                 statusicell3    5923  17765  2148402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:counter_load_not\/main_2           macrocell2      5110   5300  2148907  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   8650  2148907  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2919  11569  2148907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149264p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q                      macrocell35     1250   1250  2149264  RISE       1
\UART_PI:BUART:counter_load_not\/main_1           macrocell10     4355   5605  2149264  RISE       1
\UART_PI:BUART:counter_load_not\/q                macrocell10     3350   8955  2149264  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2258  11213  2149264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11769
-------------------------------------   ----- 
End-of-path arrival time (ps)           11769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q            macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_counter_load\/main_1  macrocell5    4835   6085  2149538  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell5    3350   9435  2149538  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2334  11769  2149538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PI:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150303p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q            macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_counter_load\/main_1  macrocell13   4090   5340  2150303  RISE       1
\UART_PI:BUART:rx_counter_load\/q       macrocell13   3350   8690  2150303  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/load   count7cell    2313  11003  2150303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 2151865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2151865  RISE       1
\UART_USB:BUART:tx_status_0\/main_3                 macrocell3      4495   8075  2151865  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell3      3350  11425  2151865  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell1    2877  14302  2151865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q                macrocell39     1250   1250  2150303  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6899   8149  2152507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PI:BUART:sRX:RxSts\/clock
Path slack     : 2153298p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12868
-------------------------------------   ----- 
End-of-path arrival time (ps)           12868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2153298  RISE       1
\UART_PI:BUART:rx_status_4\/main_1                 macrocell15     3638   7218  2153298  RISE       1
\UART_PI:BUART:rx_status_4\/q                      macrocell15     3350  10568  2153298  RISE       1
\UART_PI:BUART:sRX:RxSts\/status_4                 statusicell4    2300  12868  2153298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2153534p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9622
-------------------------------------   ---- 
End-of-path arrival time (ps)           9622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  2152247  RISE       1
\UART_PI:BUART:rx_state_0\/main_10  macrocell39   8372   9622  2153534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  2153746  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5661   6911  2153746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2153821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2153821  RISE       1
\UART_PI:BUART:rx_state_2\/main_2   macrocell42   8086   9336  2153821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2153821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2153821  RISE       1
\UART_PI:BUART:rx_status_3\/main_2  macrocell47   8086   9336  2153821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell23     1250   1250  2149538  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5415   6665  2153992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2154114p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  2152247  RISE       1
\UART_PI:BUART:rx_status_3\/main_7  macrocell47   7793   9043  2154114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154305p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  2153821  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5102   6352  2154305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell18     1250   1250  2149161  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5056   6306  2154350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2154411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2153821  RISE       1
\UART_PI:BUART:rx_state_0\/main_2   macrocell39   7495   8745  2154411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2154411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  2153821  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_2  macrocell40   7495   8745  2154411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2154411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2153821  RISE       1
\UART_PI:BUART:rx_state_3\/main_2   macrocell41   7495   8745  2154411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2154614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154614  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell7      2323   5903  2154614  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell7      3350   9253  2154614  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell2    2300  11553  2154614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2154676p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2148402  RISE       1
\UART_PI:BUART:tx_state_0\/main_3                  macrocell35     4900   8480  2154676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5665   5855  2154801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2155082p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2151865  RISE       1
\UART_USB:BUART:tx_state_0\/main_3                  macrocell19     4495   8075  2155082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155106p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  2151493  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4300   5550  2155106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2155684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2153746  RISE       1
\UART_USB:BUART:rx_state_0\/main_2   macrocell23   6222   7472  2155684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2155684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  2153746  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell24   6222   7472  2155684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2155684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2153746  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell25   6222   7472  2155684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155720p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150451  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4747   4937  2155720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q                macrocell35     1250   1250  2149264  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3608   4858  2155798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q                macrocell34     1250   1250  2150022  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3603   4853  2155804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2155904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:tx_state_0\/main_2               macrocell19     7063   7253  2155904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2155912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  2152457  RISE       1
\UART_USB:BUART:rx_status_3\/main_6  macrocell31   5995   7245  2155912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell19     1250   1250  2149481  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3488   4738  2155919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2155952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2149161  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell19   5955   7205  2155952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell24     1250   1250  2154879  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5913   7163  2156374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156448p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  2151294  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2958   4208  2156448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2156474p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  2152457  RISE       1
\UART_USB:BUART:rx_state_0\/main_6  macrocell23   5433   6683  2156474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156485  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell17     2302   6672  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2156523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_state_2\/main_1  macrocell26   5383   6633  2156523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell28   5383   6633  2156523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2156523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_status_3\/main_1  macrocell31   5383   6633  2156523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2156524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_state_2\/main_1  macrocell42   5383   6633  2156524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q               macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_1  macrocell44   5383   6633  2156524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2156524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q        macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_status_3\/main_1  macrocell47   5383   6633  2156524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PI:BUART:txn\/main_3
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2156540p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2156540  RISE       1
\UART_PI:BUART:txn\/main_3                macrocell33     2247   6617  2156540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2153746  RISE       1
\UART_USB:BUART:rx_state_2\/main_2   macrocell26   5231   6481  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2153746  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell31   5231   6481  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2156778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_1\/q      macrocell45   1250   1250  2154001  RISE       1
\UART_PI:BUART:rx_state_0\/main_8  macrocell39   5128   6378  2156778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2156792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:tx_state_1\/main_2               macrocell18     6174   6364  2156792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2156842p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell18   1250   1250  2149161  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell17   5064   6314  2156842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2156842p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2149161  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell18   5064   6314  2156842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_load_fifo\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_load_fifo\/q            macrocell40     1250   1250  2156080  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5253   6503  2157033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_state_0\/main_1  macrocell23   4835   6085  2157072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell24   4835   6085  2157072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2157072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2149538  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell25   4835   6085  2157072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:txn\/main_6
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_bitclk\/q  macrocell37   1250   1250  2157334  RISE       1
\UART_PI:BUART:txn\/main_6   macrocell33   4573   5823  2157334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  2157334  RISE       1
\UART_PI:BUART:tx_state_0\/main_5  macrocell35   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2157441p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_1\/q       macrocell45   1250   1250  2154001  RISE       1
\UART_PI:BUART:rx_status_3\/main_5  macrocell47   4466   5716  2157441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157544p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157544  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_0   macrocell43   3672   5612  2157544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 2157544p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157544  RISE       1
\UART_PI:BUART:pollcount_1\/main_0        macrocell45   3672   5612  2157544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 2157544p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157544  RISE       1
\UART_PI:BUART:pollcount_0\/main_0        macrocell46   3672   5612  2157544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157546  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_2   macrocell43   3671   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157546  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_1   macrocell43   3671   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157546  RISE       1
\UART_PI:BUART:pollcount_1\/main_1        macrocell45   3671   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157546  RISE       1
\UART_PI:BUART:pollcount_0\/main_1        macrocell46   3671   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2157551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  2149264  RISE       1
\UART_PI:BUART:tx_state_0\/main_1  macrocell35   4355   5605  2157551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 2157551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q      macrocell35   1250   1250  2149264  RISE       1
\UART_PI:BUART:tx_bitclk\/main_1  macrocell37   4355   5605  2157551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2157687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell26   4219   5469  2157687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell28   4219   5469  2157687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2157687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell31   4219   5469  2157687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2157817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_state_0\/main_1  macrocell39   4090   5340  2157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2157817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q         macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_1  macrocell40   4090   5340  2157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2157817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  2150303  RISE       1
\UART_PI:BUART:rx_state_3\/main_1  macrocell41   4090   5340  2157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  2152247  RISE       1
\UART_PI:BUART:pollcount_1\/main_4  macrocell45   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 2157846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  2152247  RISE       1
\UART_PI:BUART:pollcount_0\/main_3  macrocell46   4061   5311  2157846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2157857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:tx_state_2\/main_2               macrocell20     5110   5300  2157857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2157857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148907  RISE       1
\UART_USB:BUART:tx_bitclk\/main_2                macrocell21     5110   5300  2157857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:txn\/main_2
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2157938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q  macrocell35   1250   1250  2149264  RISE       1
\UART_PI:BUART:txn\/main_2    macrocell33   3968   5218  2157938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  2157334  RISE       1
\UART_PI:BUART:tx_state_1\/main_5  macrocell34   3908   5158  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  2157334  RISE       1
\UART_PI:BUART:tx_state_2\/main_5  macrocell36   3908   5158  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158110p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2149161  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell20   3797   5047  2158110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158110p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q      macrocell18   1250   1250  2149161  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0  macrocell21   3797   5047  2158110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158209p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158209  RISE       1
\UART_USB:BUART:tx_state_0\/main_5  macrocell19   3697   4947  2158209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158247p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell23   3659   4909  2158247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158247p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell24   3659   4909  2158247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158247p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2150713  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell25   3659   4909  2158247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158278  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell27   2939   4879  2158278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158287  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell27   2930   4870  2158287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158287  RISE       1
MODIN1_1/main_1                            macrocell29   2930   4870  2158287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158287  RISE       1
MODIN1_0/main_1                            macrocell30   2930   4870  2158287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell27   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
MODIN1_1/main_0                            macrocell29   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
MODIN1_0/main_0                            macrocell30   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  2149264  RISE       1
\UART_PI:BUART:tx_state_1\/main_1  macrocell34   3602   4852  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  2149264  RISE       1
\UART_PI:BUART:tx_state_2\/main_1  macrocell36   3602   4852  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell32   1250   1250  2158305  RISE       1
\UART_USB:BUART:rx_state_2\/main_6  macrocell26   3601   4851  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:txn\/main_1
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q  macrocell34   1250   1250  2150022  RISE       1
\UART_PI:BUART:txn\/main_1    macrocell33   3601   4851  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2158309p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  2150022  RISE       1
\UART_PI:BUART:tx_state_0\/main_0  macrocell35   3597   4847  2158309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 2158309p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q      macrocell34   1250   1250  2150022  RISE       1
\UART_PI:BUART:tx_bitclk\/main_0  macrocell37   3597   4847  2158309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158389  RISE       1
\UART_USB:BUART:rx_state_0\/main_10        macrocell23   2828   4768  2158389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158389  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell24   2828   4768  2158389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158389  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell25   2828   4768  2158389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158406  RISE       1
\UART_PI:BUART:rx_state_0\/main_5         macrocell39   2811   4751  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158406  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_5       macrocell40   2811   4751  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158406  RISE       1
\UART_PI:BUART:rx_state_3\/main_5         macrocell41   2811   4751  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158408p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150348  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell19   3499   4749  2158408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158389  RISE       1
\UART_USB:BUART:rx_state_2\/main_9         macrocell26   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158414  RISE       1
\UART_PI:BUART:rx_state_0\/main_6         macrocell39   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158414  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_6       macrocell40   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158414  RISE       1
\UART_PI:BUART:rx_state_3\/main_6         macrocell41   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158406  RISE       1
\UART_PI:BUART:rx_state_2\/main_5         macrocell42   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_USB:BUART:rx_state_0\/main_9         macrocell23   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell24   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell25   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158414  RISE       1
\UART_PI:BUART:rx_state_2\/main_6         macrocell42   2795   4735  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\UART_USB:BUART:rx_state_2\/main_8         macrocell26   2794   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_USB:BUART:rx_state_0\/main_8         macrocell23   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell24   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell25   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell26   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149481  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell20   3476   4726  2158430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q      macrocell19   1250   1250  2149481  RISE       1
\UART_USB:BUART:tx_bitclk\/main_1  macrocell21   3476   4726  2158430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158462p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell19   1250   1250  2149481  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell17   3444   4694  2158462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158462p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149481  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell18   3444   4694  2158462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:txn\/main_4
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2158483p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_2\/q  macrocell36   1250   1250  2150295  RISE       1
\UART_PI:BUART:txn\/main_4    macrocell33   3424   4674  2158483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2158530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  2153370  RISE       1
\UART_USB:BUART:rx_status_3\/main_7  macrocell31   3376   4626  2158530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158547p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  2153370  RISE       1
\UART_USB:BUART:rx_state_0\/main_7  macrocell23   3360   4610  2158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2158583p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  2150295  RISE       1
\UART_PI:BUART:tx_state_0\/main_4  macrocell35   3324   4574  2158583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 2158583p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_2\/q      macrocell36   1250   1250  2150295  RISE       1
\UART_PI:BUART:tx_bitclk\/main_3  macrocell37   3324   4574  2158583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158586  RISE       1
\UART_PI:BUART:rx_state_0\/main_7         macrocell39   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158586  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_7       macrocell40   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158586  RISE       1
\UART_PI:BUART:rx_state_3\/main_7         macrocell41   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  2150295  RISE       1
\UART_PI:BUART:tx_state_1\/main_3  macrocell34   3317   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  2150295  RISE       1
\UART_PI:BUART:tx_state_2\/main_3  macrocell36   3317   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158586  RISE       1
\UART_PI:BUART:rx_state_2\/main_7         macrocell42   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  2152457  RISE       1
MODIN1_1/main_3  macrocell29   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  2150022  RISE       1
\UART_PI:BUART:tx_state_1\/main_0  macrocell34   3178   4428  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  2150022  RISE       1
\UART_PI:BUART:tx_state_2\/main_0  macrocell36   3178   4428  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 2158739p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150451  RISE       1
\UART_PI:BUART:tx_state_0\/main_2               macrocell35     4228   4418  2158739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 2158739p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150451  RISE       1
\UART_PI:BUART:tx_bitclk\/main_2                macrocell37     4228   4418  2158739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_state_2\/main_0    macrocell26   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell28   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_status_3\/main_0   macrocell31   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_state_0\/main_0    macrocell23   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0  macrocell24   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2151294  RISE       1
\UART_USB:BUART:rx_state_3\/main_0    macrocell25   3079   4329  2158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:txn\/q
Path End       : \UART_PI:BUART:txn\/main_0
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2158882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:txn\/q       macrocell33   1250   1250  2158882  RISE       1
\UART_PI:BUART:txn\/main_0  macrocell33   3025   4275  2158882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_last\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2158982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_last\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_last\/q          macrocell48   1250   1250  2158982  RISE       1
\UART_PI:BUART:rx_state_2\/main_9  macrocell42   2925   4175  2158982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_state_2\/main_0    macrocell42   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_0  macrocell44   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_status_3\/main_0   macrocell47   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_state_0\/main_0    macrocell39   2901   4151  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_0  macrocell40   2901   4151  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2151493  RISE       1
\UART_PI:BUART:rx_state_3\/main_0    macrocell41   2901   4151  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_state_2\/main_3  macrocell26   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell28   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell31   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_state_0\/main_3  macrocell23   2808   4058  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell24   2808   4058  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2151564  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell25   2808   4058  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_6
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2159099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell21   1250   1250  2158209  RISE       1
\UART_USB:BUART:txn\/main_6   macrocell17   2807   4057  2159099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2159099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158209  RISE       1
\UART_USB:BUART:tx_state_1\/main_5  macrocell18   2807   4057  2159099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2159104p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158209  RISE       1
\UART_USB:BUART:tx_state_2\/main_5  macrocell20   2802   4052  2159104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2159128p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_state_2\/main_4  macrocell42   2778   4028  2159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159128p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q               macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_3  macrocell44   2778   4028  2159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2159128p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q        macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_status_3\/main_4  macrocell47   2778   4028  2159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_state_0\/main_4  macrocell39   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q         macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_4  macrocell40   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  2151626  RISE       1
\UART_PI:BUART:rx_state_3\/main_4  macrocell41   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150348  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell20   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q      macrocell20   1250   1250  2150348  RISE       1
\UART_USB:BUART:tx_bitclk\/main_3  macrocell21   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell20   1250   1250  2150348  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell17   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150348  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell18   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 2159316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_state_2\/main_3  macrocell42   2591   3841  2159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q               macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_2  macrocell44   2591   3841  2159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 2159316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q        macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_status_3\/main_3  macrocell47   2591   3841  2159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_state_0\/main_3  macrocell39   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q         macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_3  macrocell40   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  2151805  RISE       1
\UART_PI:BUART:rx_state_3\/main_3  macrocell41   2588   3838  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2159357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149481  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell19   2550   3800  2159357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PI:BUART:pollcount_1\/q       macrocell45   1250   1250  2154001  RISE       1
\UART_PI:BUART:pollcount_1\/main_2  macrocell45   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2159606p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:txn\/q       macrocell17   1250   1250  2159606  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell17   2301   3551  2159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  2153370  RISE       1
MODIN1_1/main_4  macrocell29   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  2153370  RISE       1
MODIN1_0/main_3  macrocell30   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150451  RISE       1
\UART_PI:BUART:tx_state_1\/main_2               macrocell34     3309   3499  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2159658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150451  RISE       1
\UART_PI:BUART:tx_state_2\/main_2               macrocell36     3309   3499  2159658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2159856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159856  RISE       1
\UART_USB:BUART:txn\/main_5                      macrocell17     3111   3301  2159856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2159856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159856  RISE       1
\UART_USB:BUART:tx_state_1\/main_4               macrocell18     3111   3301  2159856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2159869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3288
-------------------------------------   ---- 
End-of-path arrival time (ps)           3288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159856  RISE       1
\UART_USB:BUART:tx_state_2\/main_4               macrocell20     3098   3288  2159869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:txn\/main_5
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 2160425p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2732
-------------------------------------   ---- 
End-of-path arrival time (ps)           2732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160425  RISE       1
\UART_PI:BUART:txn\/main_5                      macrocell33     2542   2732  2160425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 2160437p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2720
-------------------------------------   ---- 
End-of-path arrival time (ps)           2720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160425  RISE       1
\UART_PI:BUART:tx_state_1\/main_4               macrocell34     2530   2720  2160437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 2160437p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2720
-------------------------------------   ---- 
End-of-path arrival time (ps)           2720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160425  RISE       1
\UART_PI:BUART:tx_state_2\/main_4               macrocell36     2530   2720  2160437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2162607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell31    1250   1250  2162607  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  2162607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_status_3\/q
Path End       : \UART_PI:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PI:BUART:sRX:RxSts\/clock
Path slack     : 2162608p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PI:BUART:rx_status_3\/q       macrocell47    1250   1250  2162608  RISE       1
\UART_PI:BUART:sRX:RxSts\/status_3  statusicell4   2309   3559  2162608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

