10

dir
34
https://asim.csail.mit.edu/svn/leap-platforms-usrp/branches/v11.10/tools/leap-platforms-usrp/tx-chain/opencores/spi/rtl/verilog
https://asim.csail.mit.edu/svn/leap-platforms-usrp



2011-03-25T00:09:59.130328Z
5
kfleming














751fde84-ef8c-429c-bd22-514f4c0f7ffb

spi_top.v
file




2012-11-05T18:26:41.042913Z
6681554f09fcff148a97393cc9436d14
2011-03-25T00:09:59.130328Z
5
kfleming





















12506

spi_clgen.v
file




2012-11-05T18:26:41.042913Z
d90599fd44bcab712379070769622b69
2011-03-25T00:09:59.130328Z
5
kfleming





















5111

timescale.v
file




2012-11-05T18:26:41.042913Z
37271dfad171745685f638454b851a03
2011-03-25T00:09:59.130328Z
5
kfleming





















23

spi_defines.v
file




2012-11-05T18:26:41.042913Z
d56aee3987467d42bc529eb8f4a1efad
2011-03-25T00:09:59.130328Z
5
kfleming





















6337

spi_shift.v
file




2012-11-05T18:26:41.042913Z
d998afa3db5ab7d8cf380727434977f4
2011-03-25T00:09:59.130328Z
5
kfleming





















9442

