portA Reg x1 <= 0x1fe
portB Reg x0 <= 0x5
portA Reg x1 <= 0x1fc
portB Reg x8 <= 0x5
portA Reg x0 <= 0x3b
portA Reg x1 <= 0x1f6
portB Reg x3 <= 0x5
portA Reg x8 <= 0x2
portA Reg x8 <= 0x4
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1f0
portB Reg x3 <= 0x4
portA Reg x8 <= 0x2
portA Reg x8 <= 0x3
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1ea
portB Reg x3 <= 0x3
portA Reg x8 <= 0x2
portA Reg x8 <= 0x2
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x2
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1de
portB Reg x3 <= 0x1
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portA Reg x4 <= 0x0
portA Reg x3 <= 0x2
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1e4
portA Reg x4 <= 0x1
portB Reg x8 <= 0x0
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1de
portB Reg x3 <= 0x0
portA Reg x8 <= 0x2
portA Reg x8 <= 0x0
portA Reg x4 <= 0x1
portA Reg x3 <= 0x2
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1e4
portA Reg x8 <= 0x1
portB Reg x4 <= 0x0
portA Reg x3 <= 0x3
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1ea
portA Reg x4 <= 0x1
portB Reg x8 <= 0x1
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x1
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portA Reg x4 <= 0x1
portA Reg x3 <= 0x3
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1ea
portA Reg x8 <= 0x2
portB Reg x4 <= 0x0
portA Reg x3 <= 0x4
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1f0
portA Reg x4 <= 0x2
portB Reg x8 <= 0x2
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1ea
portB Reg x3 <= 0x2
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x1
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portA Reg x4 <= 0x2
portA Reg x3 <= 0x2
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1ea
portA Reg x4 <= 0x1
portB Reg x8 <= 0x0
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x0
portA Reg x8 <= 0x2
portA Reg x8 <= 0x0
portA Reg x4 <= 0x1
portA Reg x3 <= 0x2
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1ea
portA Reg x8 <= 0x1
portB Reg x4 <= 0x2
portA Reg x3 <= 0x4
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1f0
portA Reg x8 <= 0x3
portB Reg x4 <= 0x0
portA Reg x3 <= 0x5
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1f6
portA Reg x4 <= 0x3
portB Reg x8 <= 0x3
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1f0
portB Reg x3 <= 0x3
portA Reg x8 <= 0x2
portA Reg x8 <= 0x2
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1ea
portB Reg x3 <= 0x2
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portB Reg x0 <= 0x20
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x1
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portA Reg x4 <= 0x3
portA Reg x3 <= 0x2
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1ea
portA Reg x4 <= 0x1
portB Reg x8 <= 0x0
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1e4
portB Reg x3 <= 0x0
portA Reg x8 <= 0x2
portA Reg x8 <= 0x0
portA Reg x4 <= 0x1
portA Reg x3 <= 0x2
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1ea
portA Reg x8 <= 0x1
portB Reg x4 <= 0x3
portA Reg x3 <= 0x3
portA Reg x0 <= 0x20
portB Reg x1 <= 0x1f0
portA Reg x4 <= 0x1
portB Reg x8 <= 0x1
portA Reg x0 <= 0x27
portA Reg x1 <= 0x1ea
portB Reg x3 <= 0x1
portA Reg x8 <= 0x2
portA Reg x8 <= 0x1
portA Reg x4 <= 0x1
portA Reg x3 <= 0x3
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1f0
portA Reg x8 <= 0x2
portB Reg x4 <= 0x3
portA Reg x3 <= 0x5
portA Reg x0 <= 0x27
portB Reg x1 <= 0x1f6
portA Reg x8 <= 0x5
portB Reg x4 <= 0x0
portA Reg x3 <= 0x0
portA Reg x0 <= 0x3b
portB Reg x1 <= 0x1fc
portA Reg x0 <= 0x5
portB Reg x1 <= 0x1fe
