<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3072 has been inferred" OldID="for.inc.load.14, for.inc.load.19, for.inc.load.24," ID="scevgepseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 3u&gt;, 0&gt;&amp;, int)" Length="3072" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:18:31" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="entry.store.20, entry.store.26, entry.store.32, entry.store.38, entry.store.44, entry.store.50, entry.store.56, entry.store.62, entry.store.68, entry.store.74," ID="arrayidxseq" BundleName="gmem1" VarName="out" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10u&gt;, 0&gt;&amp;, int)" Length="10" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:18:31" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 10 x 16bit words has been widened by 2: 5 x 32bit words" OldID="arrayidxseq," ID="wseq" BundleName="gmem1" VarName="out" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10u&gt;, 0&gt;&amp;, int)" Length="5" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:18:31" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 4(bytes)" resolution="214-307" ID="wseq" BundleName="gmem1" VarName="out" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, hls::stream&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10u&gt;, 0&gt;&amp;, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3072 and bit width 16 in loop 'VITIS_LOOP_5_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" Length="3072" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:18:31" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="5" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

