<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_Ww_D72581</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_Ww_D72581'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_Ww_D72581')">rsnoc_z_H_R_U_A_Ww_D72581</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod95.html#Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod95.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod95.html#Toggle" >  0.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod95.html#Branch" > 63.16</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod95.html#inst_tag_18195"  onclick="showContent('inst_tag_18195')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod95.html#inst_tag_18195_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod95.html#inst_tag_18195_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod95.html#inst_tag_18195_Toggle" >  0.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod95.html#inst_tag_18195_Branch" > 63.16</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod95.html#inst_tag_18196"  onclick="showContent('inst_tag_18196')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod95.html#inst_tag_18196_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod95.html#inst_tag_18196_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod95.html#inst_tag_18196_Toggle" >  0.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod95.html#inst_tag_18196_Branch" > 63.16</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_18195'>
<hr>
<a name="inst_tag_18195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_18195" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod95.html#inst_tag_18195_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod95.html#inst_tag_18195_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod95.html#inst_tag_18195_Toggle" >  0.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod95.html#inst_tag_18195_Branch" > 63.16</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.21</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.72</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"> 63.82</td>
<td class="s1 cl rt"> 11.67</td>
<td class="s0 cl rt">  0.06</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.01</td>
<td class="wht cl rt"></td>
<td><a href="mod766.html#inst_tag_253041" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_415" id="tag_urg_inst_415">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_29656" id="tag_urg_inst_29656">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298170" id="tag_urg_inst_298170">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_18196'>
<hr>
<a name="inst_tag_18196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_18196" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod95.html#inst_tag_18196_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod95.html#inst_tag_18196_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod95.html#inst_tag_18196_Toggle" >  0.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod95.html#inst_tag_18196_Branch" > 63.16</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.21</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.72</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.64</td>
<td class="s6 cl rt"> 63.82</td>
<td class="s1 cl rt"> 11.67</td>
<td class="s0 cl rt">  0.06</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.01</td>
<td class="wht cl rt"></td>
<td><a href="mod853.html#inst_tag_278382" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_420" id="tag_urg_inst_420">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod173.html#inst_tag_29676" id="tag_urg_inst_29676">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298205" id="tag_urg_inst_298205">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_Ww_D72581'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod95.html" >rsnoc_z_H_R_U_A_Ww_D72581</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76704</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76718</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76726</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76740</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
76703                   			u_9e8e &lt;= #1.0 ( 16'b0 );
76704      1/1          		else if ( CeVld &amp; RxRdy )
76705      1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
76706      1/1          	// synopsys translate_off
76707                   	// synthesis translate_off
76708                   	always @( posedge Sys_Clk )
76709                   		if ( Sys_Clk == 1'b1 )
76710                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
76711                   				dontStop = 0;
76712                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
76713                   				if (!dontStop) begin
76714                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
76715                   					$stop;
76716                   				end
76717                   			end
76718      1/1          	// synthesis translate_on
76719      1/1          	// synopsys translate_on
76720      1/1          	endmodule
76721      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
76722                   `timescale 1ps/1ps
76723                   module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
76724                   	Axi_ar_addr
76725                   ,	Axi_ar_burst
76726      1/1          ,	Axi_ar_cache
76727      1/1          ,	Axi_ar_id
76728      1/1          ,	Axi_ar_len
76729      <font color = "red">0/1     ==>  ,	Axi_ar_lock</font>
                        MISSING_ELSE
76730                   ,	Axi_ar_prot
76731                   ,	Axi_ar_ready
76732                   ,	Axi_ar_size
76733      1/1          ,	Axi_ar_valid
76734      1/1          ,	Axi_aw_addr
76735      1/1          ,	Axi_aw_burst
76736      <font color = "red">0/1     ==>  ,	Axi_aw_cache</font>
                        MISSING_ELSE
76737                   ,	Axi_aw_id
76738                   ,	Axi_aw_len
76739                   ,	Axi_aw_lock
76740      1/1          ,	Axi_aw_prot
76741      1/1          ,	Axi_aw_ready
76742      1/1          ,	Axi_aw_size
76743      <font color = "red">0/1     ==>  ,	Axi_aw_valid</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod95.html" >rsnoc_z_H_R_U_A_Ww_D72581</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76706
 EXPRESSION (Full ? ((~((RxVld &amp; RxTail) &amp; TxRdy))) : ((RxVld &amp; WrapOk)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76715
 EXPRESSION (u_6542 ? u_7c15 : RxData[35:0])
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76731
 EXPRESSION (HdrSel ? u_72de : RxHdr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod95.html" >rsnoc_z_H_R_U_A_Ww_D72581</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">926</td>
<td class="rt">7</td>
<td class="rt">0.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">463</td>
<td class="rt">3</td>
<td class="rt">0.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">2</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">562</td>
<td class="rt">7</td>
<td class="rt">1.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">281</td>
<td class="rt">4</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">281</td>
<td class="rt">3</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Len1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6542</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72de[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_0[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_1[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WEReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod95.html" >rsnoc_z_H_R_U_A_Ww_D72581</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76715</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76731</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76718</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76726</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76740</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76715      					$stop;
           					      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6542) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76704      		else if ( CeVld & RxRdy )
           		     <font color = "green">-1-</font>  
76705      			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
76706      	// synopsys translate_off
           	                         
76707      	// synthesis translate_off
           	                          
76708      	always @( posedge Sys_Clk )
           	                           
76709      		if ( Sys_Clk == 1'b1 )
           		                      
76710      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
76711      				dontStop = 0;
           				             
76712      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
76713      				if (!dontStop) begin
           				                    
76714      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
76715      					$stop;
           					      
76716      				end
           				   
76717      			end
           			   
76718      	// synthesis translate_on
           	                         
76719      	// synopsys translate_on
           	                        
76720      	endmodule
           	         
76721      
           
76722      `timescale 1ps/1ps
                             
76723      module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
                                                     
76724      	Axi_ar_addr
           	           
76725      ,	Axi_ar_burst
            	            
76726      ,	Axi_ar_cache
            	            
76727      ,	Axi_ar_id
            	         
76728      ,	Axi_ar_len
            	          
76729      ,	Axi_ar_lock
            	           
76730      ,	Axi_ar_prot
            	           
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-2-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76718      	// synthesis translate_on
           	                         <font color = "green">-1-</font>
76719      	// synopsys translate_on
           <font color = "green">	==></font>
76720      	endmodule
           	<font color = "red">-2-</font>         
76721      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76726      ,	Axi_ar_cache
           <font color = "green">-1-</font> 	            
76727      ,	Axi_ar_id
           <font color = "green">==></font>
76728      ,	Axi_ar_len
           <font color = "red">-2-</font> 	          
76729      ,	Axi_ar_lock
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76733      ,	Axi_ar_valid
           <font color = "green">-1-</font> 	            
76734      ,	Axi_aw_addr
           <font color = "green">==></font>
76735      ,	Axi_aw_burst
           <font color = "red">-2-</font> 	            
76736      ,	Axi_aw_cache
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76740      ,	Axi_aw_prot
           <font color = "green">-1-</font> 	           
76741      ,	Axi_aw_ready
           <font color = "green">==></font>
76742      ,	Axi_aw_size
           <font color = "red">-2-</font> 	           
76743      ,	Axi_aw_valid
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_18195'>
<a name="inst_tag_18195_Line"></a>
<b>Line Coverage for Instance : <a href="mod95.html#inst_tag_18195" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76704</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76718</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76726</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76740</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
76703                   			u_9e8e &lt;= #1.0 ( 16'b0 );
76704      1/1          		else if ( CeVld &amp; RxRdy )
76705      1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
76706      1/1          	// synopsys translate_off
76707                   	// synthesis translate_off
76708                   	always @( posedge Sys_Clk )
76709                   		if ( Sys_Clk == 1'b1 )
76710                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
76711                   				dontStop = 0;
76712                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
76713                   				if (!dontStop) begin
76714                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
76715                   					$stop;
76716                   				end
76717                   			end
76718      1/1          	// synthesis translate_on
76719      1/1          	// synopsys translate_on
76720      1/1          	endmodule
76721      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
76722                   `timescale 1ps/1ps
76723                   module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
76724                   	Axi_ar_addr
76725                   ,	Axi_ar_burst
76726      1/1          ,	Axi_ar_cache
76727      1/1          ,	Axi_ar_id
76728      1/1          ,	Axi_ar_len
76729      <font color = "red">0/1     ==>  ,	Axi_ar_lock</font>
                        MISSING_ELSE
76730                   ,	Axi_ar_prot
76731                   ,	Axi_ar_ready
76732                   ,	Axi_ar_size
76733      1/1          ,	Axi_ar_valid
76734      1/1          ,	Axi_aw_addr
76735      1/1          ,	Axi_aw_burst
76736      <font color = "red">0/1     ==>  ,	Axi_aw_cache</font>
                        MISSING_ELSE
76737                   ,	Axi_aw_id
76738                   ,	Axi_aw_len
76739                   ,	Axi_aw_lock
76740      1/1          ,	Axi_aw_prot
76741      1/1          ,	Axi_aw_ready
76742      1/1          ,	Axi_aw_size
76743      <font color = "red">0/1     ==>  ,	Axi_aw_valid</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_18195_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod95.html#inst_tag_18195" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76706
 EXPRESSION (Full ? ((~((RxVld &amp; RxTail) &amp; TxRdy))) : ((RxVld &amp; WrapOk)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76715
 EXPRESSION (u_6542 ? u_7c15 : RxData[35:0])
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76731
 EXPRESSION (HdrSel ? u_72de : RxHdr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_18195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod95.html#inst_tag_18195" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">926</td>
<td class="rt">7</td>
<td class="rt">0.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">463</td>
<td class="rt">3</td>
<td class="rt">0.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">2</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">562</td>
<td class="rt">7</td>
<td class="rt">1.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">281</td>
<td class="rt">4</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">281</td>
<td class="rt">3</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Len1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6542</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72de[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_0[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_1[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WEReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_18195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod95.html#inst_tag_18195" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76715</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76731</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76718</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76726</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76740</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76715      					$stop;
           					      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6542) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76704      		else if ( CeVld & RxRdy )
           		     <font color = "green">-1-</font>  
76705      			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
76706      	// synopsys translate_off
           	                         
76707      	// synthesis translate_off
           	                          
76708      	always @( posedge Sys_Clk )
           	                           
76709      		if ( Sys_Clk == 1'b1 )
           		                      
76710      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
76711      				dontStop = 0;
           				             
76712      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
76713      				if (!dontStop) begin
           				                    
76714      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
76715      					$stop;
           					      
76716      				end
           				   
76717      			end
           			   
76718      	// synthesis translate_on
           	                         
76719      	// synopsys translate_on
           	                        
76720      	endmodule
           	         
76721      
           
76722      `timescale 1ps/1ps
                             
76723      module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
                                                     
76724      	Axi_ar_addr
           	           
76725      ,	Axi_ar_burst
            	            
76726      ,	Axi_ar_cache
            	            
76727      ,	Axi_ar_id
            	         
76728      ,	Axi_ar_len
            	          
76729      ,	Axi_ar_lock
            	           
76730      ,	Axi_ar_prot
            	           
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-2-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76718      	// synthesis translate_on
           	                         <font color = "green">-1-</font>
76719      	// synopsys translate_on
           <font color = "green">	==></font>
76720      	endmodule
           	<font color = "red">-2-</font>         
76721      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76726      ,	Axi_ar_cache
           <font color = "green">-1-</font> 	            
76727      ,	Axi_ar_id
           <font color = "green">==></font>
76728      ,	Axi_ar_len
           <font color = "red">-2-</font> 	          
76729      ,	Axi_ar_lock
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76733      ,	Axi_ar_valid
           <font color = "green">-1-</font> 	            
76734      ,	Axi_aw_addr
           <font color = "green">==></font>
76735      ,	Axi_aw_burst
           <font color = "red">-2-</font> 	            
76736      ,	Axi_aw_cache
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76740      ,	Axi_aw_prot
           <font color = "green">-1-</font> 	           
76741      ,	Axi_aw_ready
           <font color = "green">==></font>
76742      ,	Axi_aw_size
           <font color = "red">-2-</font> 	           
76743      ,	Axi_aw_valid
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_18196'>
<a name="inst_tag_18196_Line"></a>
<b>Line Coverage for Instance : <a href="mod95.html#inst_tag_18196" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76704</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76718</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76726</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>76740</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
76703                   			u_9e8e &lt;= #1.0 ( 16'b0 );
76704      1/1          		else if ( CeVld &amp; RxRdy )
76705      1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
76706      1/1          	// synopsys translate_off
76707                   	// synthesis translate_off
76708                   	always @( posedge Sys_Clk )
76709                   		if ( Sys_Clk == 1'b1 )
76710                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
76711                   				dontStop = 0;
76712                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
76713                   				if (!dontStop) begin
76714                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
76715                   					$stop;
76716                   				end
76717                   			end
76718      1/1          	// synthesis translate_on
76719      1/1          	// synopsys translate_on
76720      1/1          	endmodule
76721      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
76722                   `timescale 1ps/1ps
76723                   module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
76724                   	Axi_ar_addr
76725                   ,	Axi_ar_burst
76726      1/1          ,	Axi_ar_cache
76727      1/1          ,	Axi_ar_id
76728      1/1          ,	Axi_ar_len
76729      <font color = "red">0/1     ==>  ,	Axi_ar_lock</font>
                        MISSING_ELSE
76730                   ,	Axi_ar_prot
76731                   ,	Axi_ar_ready
76732                   ,	Axi_ar_size
76733      1/1          ,	Axi_ar_valid
76734      1/1          ,	Axi_aw_addr
76735      1/1          ,	Axi_aw_burst
76736      <font color = "red">0/1     ==>  ,	Axi_aw_cache</font>
                        MISSING_ELSE
76737                   ,	Axi_aw_id
76738                   ,	Axi_aw_len
76739                   ,	Axi_aw_lock
76740      1/1          ,	Axi_aw_prot
76741      1/1          ,	Axi_aw_ready
76742      1/1          ,	Axi_aw_size
76743      <font color = "red">0/1     ==>  ,	Axi_aw_valid</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_18196_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod95.html#inst_tag_18196" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76706
 EXPRESSION (Full ? ((~((RxVld &amp; RxTail) &amp; TxRdy))) : ((RxVld &amp; WrapOk)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76715
 EXPRESSION (u_6542 ? u_7c15 : RxData[35:0])
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76731
 EXPRESSION (HdrSel ? u_72de : RxHdr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_18196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod95.html#inst_tag_18196" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">42</td>
<td class="rt">2</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">926</td>
<td class="rt">7</td>
<td class="rt">0.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">0.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">463</td>
<td class="rt">3</td>
<td class="rt">0.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">2</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">562</td>
<td class="rt">7</td>
<td class="rt">1.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">281</td>
<td class="rt">4</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">281</td>
<td class="rt">3</td>
<td class="rt">1.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">364</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">182</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Len1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Purge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxData[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHdr[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6542</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72de[57:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_0[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxD_1[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WEReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_18196_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod95.html#inst_tag_18196" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.Iww</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76715</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76731</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76718</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76726</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">76740</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76715      					$stop;
           					      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_6542) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76704      		else if ( CeVld & RxRdy )
           		     <font color = "green">-1-</font>  
76705      			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
76706      	// synopsys translate_off
           	                         
76707      	// synthesis translate_off
           	                          
76708      	always @( posedge Sys_Clk )
           	                           
76709      		if ( Sys_Clk == 1'b1 )
           		                      
76710      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
76711      				dontStop = 0;
           				             
76712      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
76713      				if (!dontStop) begin
           				                    
76714      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Fwd Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                   
76715      					$stop;
           					      
76716      				end
           				   
76717      			end
           			   
76718      	// synthesis translate_on
           	                         
76719      	// synopsys translate_on
           	                        
76720      	endmodule
           	         
76721      
           
76722      `timescale 1ps/1ps
                             
76723      module rsnoc_z_H_R_N_A_G2_R_Req_600b7c70 (
                                                     
76724      	Axi_ar_addr
           	           
76725      ,	Axi_ar_burst
            	            
76726      ,	Axi_ar_cache
            	            
76727      ,	Axi_ar_id
            	         
76728      ,	Axi_ar_len
            	          
76729      ,	Axi_ar_lock
            	           
76730      ,	Axi_ar_prot
            	           
76731      ,	Axi_ar_ready
            	            
76732      ,	Axi_ar_size
            	           
76733      ,	Axi_ar_valid
            	            
76734      ,	Axi_aw_addr
            	           
76735      ,	Axi_aw_burst
            	            
76736      ,	Axi_aw_cache
            	            
76737      ,	Axi_aw_id
            	         
76738      ,	Axi_aw_len
            	          
76739      ,	Axi_aw_lock
            	           
76740      ,	Axi_aw_prot
            	           
76741      ,	Axi_aw_ready
            	            
76742      ,	Axi_aw_size
            	           
76743      ,	Axi_aw_valid
            	            
76744      ,	Axi_w_data
            	          
76745      ,	Axi_w_last
            	          
76746      ,	Axi_w_ready
            	           
76747      ,	Axi_w_strb
            	          
76748      ,	Axi_w_valid
            	           
76749      ,	Gen_Req_Addr
            	            
76750      ,	Gen_Req_Be
            	          
76751      ,	Gen_Req_BurstType
            	                 
76752      ,	Gen_Req_Data
            	            
76753      ,	Gen_Req_Last
            	            
76754      ,	Gen_Req_Len1
            	            
76755      ,	Gen_Req_Lock
            	            
76756      ,	Gen_Req_Opc
            	           
76757      ,	Gen_Req_Rdy
            	           
76758      ,	Gen_Req_SeqId
            	             
76759      ,	Gen_Req_SeqUnOrdered
            	                    
76760      ,	Gen_Req_SeqUnique
            	                 
76761      ,	Gen_Req_User
            	            
76762      ,	Gen_Req_Vld
            	           
76763      ,	LockAbort
            	         
76764      ,	PwrOn
            	     
76765      ,	Sys_Clk
            	       
76766      ,	Sys_Clk_ClkS
            	            
76767      ,	Sys_Clk_En
            	          
76768      ,	Sys_Clk_EnS
            	           
76769      ,	Sys_Clk_RetRstN
            	               
76770      ,	Sys_Clk_RstN
            	            
76771      ,	Sys_Clk_Tm
            	          
76772      ,	Sys_Pwr_Idle
            	            
76773      ,	Sys_Pwr_WakeUp
            	              
76774      );
             
76775      	output [31:0]  Axi_ar_addr          ;
           	                                     
76776      	output [1:0]   Axi_ar_burst         ;
           	                                     
76777      	output [3:0]   Axi_ar_cache         ;
           	                                     
76778      	output [3:0]   Axi_ar_id            ;
           	                                     
76779      	output [2:0]   Axi_ar_len           ;
           	                                     
76780      	output         Axi_ar_lock          ;
           	                                     
76781      	output [2:0]   Axi_ar_prot          ;
           	                                     
76782      	input          Axi_ar_ready         ;
           	                                     
76783      	output [2:0]   Axi_ar_size          ;
           	                                     
76784      	output         Axi_ar_valid         ;
           	                                     
76785      	output [31:0]  Axi_aw_addr          ;
           	                                     
76786      	output [1:0]   Axi_aw_burst         ;
           	                                     
76787      	output [3:0]   Axi_aw_cache         ;
           	                                     
76788      	output [3:0]   Axi_aw_id            ;
           	                                     
76789      	output [2:0]   Axi_aw_len           ;
           	                                     
76790      	output         Axi_aw_lock          ;
           	                                     
76791      	output [2:0]   Axi_aw_prot          ;
           	                                     
76792      	input          Axi_aw_ready         ;
           	                                     
76793      	output [2:0]   Axi_aw_size          ;
           	                                     
76794      	output         Axi_aw_valid         ;
           	                                     
76795      	output [127:0] Axi_w_data           ;
           	                                     
76796      	output         Axi_w_last           ;
           	                                     
76797      	input          Axi_w_ready          ;
           	                                     
76798      	output [15:0]  Axi_w_strb           ;
           	                                     
76799      	output         Axi_w_valid          ;
           	                                     
76800      	input  [31:0]  Gen_Req_Addr         ;
           	                                     
76801      	input  [15:0]  Gen_Req_Be           ;
           	                                     
76802      	input          Gen_Req_BurstType    ;
           	                                     
76803      	input  [127:0] Gen_Req_Data         ;
           	                                     
76804      	input          Gen_Req_Last         ;
           	                                     
76805      	input  [6:0]   Gen_Req_Len1         ;
           	                                     
76806      	input          Gen_Req_Lock         ;
           	                                     
76807      	input  [2:0]   Gen_Req_Opc          ;
           	                                     
76808      	output         Gen_Req_Rdy          ;
           	                                     
76809      	input  [3:0]   Gen_Req_SeqId        ;
           	                                     
76810      	input          Gen_Req_SeqUnOrdered ;
           	                                     
76811      	input          Gen_Req_SeqUnique    ;
           	                                     
76812      	input  [7:0]   Gen_Req_User         ;
           	                                     
76813      	input          Gen_Req_Vld          ;
           	                                     
76814      	output         LockAbort            ;
           	                                     
76815      	input          PwrOn                ;
           	                                     
76816      	input          Sys_Clk              ;
           	                                     
76817      	input          Sys_Clk_ClkS         ;
           	                                     
76818      	input          Sys_Clk_En           ;
           	                                     
76819      	input          Sys_Clk_EnS          ;
           	                                     
76820      	input          Sys_Clk_RetRstN      ;
           	                                     
76821      	input          Sys_Clk_RstN         ;
           	                                     
76822      	input          Sys_Clk_Tm           ;
           	                                     
76823      	output         Sys_Pwr_Idle         ;
           	                                     
76824      	output         Sys_Pwr_WakeUp       ;
           	                                     
76825      	reg          u_14a              ;
           	                                 
76826      	wire [127:0] u_2393             ;
           	                                 
76827      	wire [127:0] u_2e3f_0           ;
           	                                 
76828      	wire         u_2e3f_2           ;
           	                                 
76829      	wire [15:0]  u_2e3f_4           ;
           	                                 
76830      	wire         u_335              ;
           	                                 
76831      	wire [31:0]  u_474f_0           ;
           	                                 
76832      	wire [1:0]   u_474f_1           ;
           	                                 
76833      	wire [2:0]   u_474f_10          ;
           	                                 
76834      	wire [3:0]   u_474f_2           ;
           	                                 
76835      	wire [3:0]   u_474f_3           ;
           	                                 
76836      	wire [2:0]   u_474f_4           ;
           	                                 
76837      	wire         u_474f_5           ;
           	                                 
76838      	wire [2:0]   u_474f_6           ;
           	                                 
76839      	wire [31:0]  u_6808_0           ;
           	                                 
76840      	wire [1:0]   u_6808_1           ;
           	                                 
76841      	wire [2:0]   u_6808_10          ;
           	                                 
76842      	wire [3:0]   u_6808_2           ;
           	                                 
76843      	wire [3:0]   u_6808_3           ;
           	                                 
76844      	wire [2:0]   u_6808_4           ;
           	                                 
76845      	wire         u_6808_5           ;
           	                                 
76846      	wire [2:0]   u_6808_6           ;
           	                                 
76847      	wire         u_706              ;
           	                                 
76848      	wire         u_746              ;
           	                                 
76849      	wire [4:0]   u_761f             ;
           	                                 
76850      	reg  [2:0]   u_7c15             ;
           	                                 
76851      	wire         u_8130             ;
           	                                 
76852      	wire [31:0]  u_828c             ;
           	                                 
76853      	reg          u_97dd             ;
           	                                 
76854      	reg  [3:0]   u_9820             ;
           	                                 
76855      	wire [31:0]  u_a246_0           ;
           	                                 
76856      	wire [1:0]   u_a246_1           ;
           	                                 
76857      	wire [2:0]   u_a246_10          ;
           	                                 
76858      	wire [3:0]   u_a246_2           ;
           	                                 
76859      	wire [3:0]   u_a246_3           ;
           	                                 
76860      	wire [2:0]   u_a246_4           ;
           	                                 
76861      	wire         u_a246_5           ;
           	                                 
76862      	wire [2:0]   u_a246_6           ;
           	                                 
76863      	wire [3:0]   u_b175             ;
           	                                 
76864      	wire [31:0]  u_b31_0            ;
           	                                 
76865      	wire [1:0]   u_b31_1            ;
           	                                 
76866      	wire [2:0]   u_b31_10           ;
           	                                 
76867      	wire [3:0]   u_b31_2            ;
           	                                 
76868      	wire [3:0]   u_b31_3            ;
           	                                 
76869      	wire [2:0]   u_b31_4            ;
           	                                 
76870      	wire         u_b31_5            ;
           	                                 
76871      	wire [2:0]   u_b31_6            ;
           	                                 
76872      	wire [3:0]   u_d49a             ;
           	                                 
76873      	wire [127:0] u_d641_0           ;
           	                                 
76874      	wire         u_d641_2           ;
           	                                 
76875      	wire [15:0]  u_d641_4           ;
           	                                 
76876      	wire [2:0]   u_dade             ;
           	                                 
76877      	wire [6:0]   upreStrm_AddrLsb   ;
           	                                 
76878      	wire [7:0]   upreStrm_Len1W     ;
           	                                 
76879      	wire [3:0]   upreStrm_StrmWidth ;
           	                                 
76880      	reg  [6:0]   AddrLsb            ;
           	                                 
76881      	wire [31:0]  ArAddr             ;
           	                                 
76882      	wire [31:0]  AwAddr             ;
           	                                 
76883      	wire [31:0]  AxiAr_Addr         ;
           	                                 
76884      	wire [1:0]   AxiAr_Burst        ;
           	                                 
76885      	wire [3:0]   AxiAr_Cache        ;
           	                                 
76886      	wire [3:0]   AxiAr_Id           ;
           	                                 
76887      	wire [2:0]   AxiAr_Len          ;
           	                                 
76888      	wire         AxiAr_Lock         ;
           	                                 
76889      	wire [2:0]   AxiAr_Prot         ;
           	                                 
76890      	wire         AxiAr_Ready        ;
           	                                 
76891      	wire [2:0]   AxiAr_Size         ;
           	                                 
76892      	wire         AxiAr_Valid        ;
           	                                 
76893      	wire [31:0]  AxiArD_Addr        ;
           	                                 
76894      	wire [1:0]   AxiArD_Burst       ;
           	                                 
76895      	wire [3:0]   AxiArD_Cache       ;
           	                                 
76896      	wire [3:0]   AxiArD_Id          ;
           	                                 
76897      	wire [2:0]   AxiArD_Len         ;
           	                                 
76898      	wire         AxiArD_Lock        ;
           	                                 
76899      	wire [2:0]   AxiArD_Prot        ;
           	                                 
76900      	wire         AxiArD_Ready       ;
           	                                 
76901      	wire [2:0]   AxiArD_Size        ;
           	                                 
76902      	wire         AxiArD_Valid       ;
           	                                 
76903      	wire [31:0]  AxiArDB_Addr       ;
           	                                 
76904      	wire [1:0]   AxiArDB_Burst      ;
           	                                 
76905      	wire [3:0]   AxiArDB_Cache      ;
           	                                 
76906      	wire [3:0]   AxiArDB_Id         ;
           	                                 
76907      	wire [2:0]   AxiArDB_Len        ;
           	                                 
76908      	wire         AxiArDB_Lock       ;
           	                                 
76909      	wire [2:0]   AxiArDB_Prot       ;
           	                                 
76910      	wire         AxiArDB_Ready      ;
           	                                 
76911      	wire [2:0]   AxiArDB_Size       ;
           	                                 
76912      	wire         AxiArDB_Valid      ;
           	                                 
76913      	wire         AxiArPwr_Idle      ;
           	                                 
76914      	wire         AxiArPwr_WakeUp    ;
           	                                 
76915      	wire         AxiArReady         ;
           	                                 
76916      	wire [31:0]  AxiAw_Addr         ;
           	                                 
76917      	wire [1:0]   AxiAw_Burst        ;
           	                                 
76918      	wire [3:0]   AxiAw_Cache        ;
           	                                 
76919      	wire [3:0]   AxiAw_Id           ;
           	                                 
76920      	wire [2:0]   AxiAw_Len          ;
           	                                 
76921      	wire         AxiAw_Lock         ;
           	                                 
76922      	wire [2:0]   AxiAw_Prot         ;
           	                                 
76923      	wire         AxiAw_Ready        ;
           	                                 
76924      	wire [2:0]   AxiAw_Size         ;
           	                                 
76925      	wire         AxiAw_Valid        ;
           	                                 
76926      	wire [31:0]  AxiAwB_Addr        ;
           	                                 
76927      	wire [1:0]   AxiAwB_Burst       ;
           	                                 
76928      	wire [3:0]   AxiAwB_Cache       ;
           	                                 
76929      	wire [3:0]   AxiAwB_Id          ;
           	                                 
76930      	wire [2:0]   AxiAwB_Len         ;
           	                                 
76931      	wire         AxiAwB_Lock        ;
           	                                 
76932      	wire [2:0]   AxiAwB_Prot        ;
           	                                 
76933      	wire         AxiAwB_Ready       ;
           	                                 
76934      	wire [2:0]   AxiAwB_Size        ;
           	                                 
76935      	wire         AxiAwB_Valid       ;
           	                                 
76936      	wire         AxiAwPwr_Idle      ;
           	                                 
76937      	wire         AxiAwPwr_WakeUp    ;
           	                                 
76938      	wire         AxiAwReady         ;
           	                                 
76939      	wire [2:0]   AxiLen             ;
           	                                 
76940      	wire         AxiRdy             ;
           	                                 
76941      	wire [2:0]   AxiSize            ;
           	                                 
76942      	wire [127:0] AxiW_Data          ;
           	                                 
76943      	wire         AxiW_Last          ;
           	                                 
76944      	wire         AxiW_Ready         ;
           	                                 
76945      	wire [15:0]  AxiW_Strb          ;
           	                                 
76946      	wire         AxiW_Valid         ;
           	                                 
76947      	wire         AxiWPwr_Idle       ;
           	                                 
76948      	wire         AxiWPwr_WakeUp     ;
           	                                 
76949      	wire         EnIdReg            ;
           	                                 
76950      	wire         EnRegReq           ;
           	                                 
76951      	wire         EnStream           ;
           	                                 
76952      	wire [31:0]  GenAddrForLen      ;
           	                                 
76953      	wire [6:0]   GenAddrLsbEnd      ;
           	                                 
76954      	wire [6:0]   GenReqLen1         ;
           	                                 
76955      	wire         IllStrmBurst       ;
           	                                 
76956      	wire         IllStrmLen1W       ;
           	                                 
76957      	wire         IllStrmWidth       ;
           	                                 
76958      	wire         IsLastReq          ;
           	                                 
76959      	wire         IsRd               ;
           	                                 
76960      	wire         IsReqInc           ;
           	                                 
76961      	wire         IsReqWrap          ;
           	                                 
76962      	wire         IsWr               ;
           	                                 
76963      	wire         IsWrData           ;
           	                                 
76964      	reg  [7:0]   Len1W              ;
           	                                 
76965      	wire [2:0]   OneWdSize          ;
           	                                 
76966      	wire [6:0]   PreAddrLsb         ;
           	                                 
76967      	wire [7:0]   PreLen1W           ;
           	                                 
76968      	wire [3:0]   PreStrmWidth       ;
           	                                 
76969      	wire [2:0]   ReqAxiLength       ;
           	                                 
76970      	wire [2:0]   ReqAxiSize         ;
           	                                 
76971      	wire [15:0]  ReqBeLitE          ;
           	                                 
76972      	wire [1:0]   ReqBurst           ;
           	                                 
76973      	wire [3:0]   ReqCacheMap        ;
           	                                 
76974      	wire [127:0] ReqDataLitE        ;
           	                                 
76975      	reg          ReqHead            ;
           	                                 
76976      	wire [3:0]   ReqId              ;
           	                                 
76977      	wire         ReqIsAbort         ;
           	                                 
76978      	wire         ReqIsPre           ;
           	                                 
76979      	wire         ReqIsPreStrm       ;
           	                                 
76980      	wire         ReqIsVld           ;
           	                                 
76981      	wire [1:0]   ReqLock            ;
           	                                 
76982      	wire [2:0]   ReqOpcReg          ;
           	                                 
76983      	wire [2:0]   ReqProtMap         ;
           	                                 
76984      	wire         ReqPwr_WakeUp      ;
           	                                 
76985      	wire [3:0]   ReqSeqIdReg        ;
           	                                 
76986      	wire         RstWrAddrCyN       ;
           	                                 
76987      	reg  [2:0]   StrmWidth          ;
           	                                 
76988      	wire         WrAddrCyN          ;
           	                                 
76989      	wire         WrDataNotVld       ;
           	                                 
76990      	reg          dontStop           ;
           	                                 
76991      	assign ReqIsVld = Gen_Req_Vld;
           	                              
76992      	assign AxiArDB_Ready = u_335;
           	                             
76993      	assign AxiArD_Ready = AxiArDB_Ready;
           	                                    
76994      	assign AxiAr_Ready = AxiArD_Ready;
           	                                  
76995      	assign IsRd = ( ReqOpcReg == 3'b000 | ReqOpcReg == 3'b001 | ReqOpcReg == 3'b010 );
           	                                                                                  
76996      	assign AxiArReady = AxiAr_Ready | ~ IsRd;
           	                                         
76997      	assign ReqDataLitE =
           	                    
76998      		{	Gen_Req_Data [7:0]
           		 	                  
76999      		,	Gen_Req_Data [15:8]
           		 	                   
77000      		,	Gen_Req_Data [23:16]
           		 	                    
77001      		,	Gen_Req_Data [31:24]
           		 	                    
77002      		,	Gen_Req_Data [39:32]
           		 	                    
77003      		,	Gen_Req_Data [47:40]
           		 	                    
77004      		,	Gen_Req_Data [55:48]
           		 	                    
77005      		,	Gen_Req_Data [63:56]
           		 	                    
77006      		,	Gen_Req_Data [71:64]
           		 	                    
77007      		,	Gen_Req_Data [79:72]
           		 	                    
77008      		,	Gen_Req_Data [87:80]
           		 	                    
77009      		,	Gen_Req_Data [95:88]
           		 	                    
77010      		,	Gen_Req_Data [103:96]
           		 	                     
77011      		,	Gen_Req_Data [111:104]
           		 	                      
77012      		,	Gen_Req_Data [119:112]
           		 	                      
77013      		,	Gen_Req_Data [127:120]
           		 	                      
77014      		};
           		  
77015      	assign AxiW_Data = ReqDataLitE & { 128 { 1'b1 }  };
           	                                                   
77016      	assign u_2e3f_0 = AxiW_Data;
           	                            
77017      	assign AxiW_Last = Gen_Req_Last;
           	                                
77018      	assign u_2e3f_2 = AxiW_Last;
           	                            
77019      	assign ReqBeLitE =
           	                  
77020      		{	Gen_Req_Be [0]
           		 	              
77021      		,	Gen_Req_Be [1]
           		 	              
77022      		,	Gen_Req_Be [2]
           		 	              
77023      		,	Gen_Req_Be [3]
           		 	              
77024      		,	Gen_Req_Be [4]
           		 	              
77025      		,	Gen_Req_Be [5]
           		 	              
77026      		,	Gen_Req_Be [6]
           		 	              
77027      		,	Gen_Req_Be [7]
           		 	              
77028      		,	Gen_Req_Be [8]
           		 	              
77029      		,	Gen_Req_Be [9]
           		 	              
77030      		,	Gen_Req_Be [10]
           		 	               
77031      		,	Gen_Req_Be [11]
           		 	               
77032      		,	Gen_Req_Be [12]
           		 	               
77033      		,	Gen_Req_Be [13]
           		 	               
77034      		,	Gen_Req_Be [14]
           		 	               
77035      		,	Gen_Req_Be [15]
           		 	               
77036      		};
           		  
77037      	assign AxiW_Strb = ReqBeLitE;
           	                             
77038      	assign u_2e3f_4 = AxiW_Strb;
           	                            
77039      	assign IsWr = ( ReqOpcReg == 3'b100 | ReqOpcReg == 3'b101 );
           	                                                            
77040      	assign IsWrData = IsWr;
           	                       
77041      	assign AxiAw_Valid = ( ReqIsVld ) & IsWr & ~ WrAddrCyN;
           	                                                       
77042      	assign u_2393 = Gen_Req_Data;
           	                             
77043      	assign u_828c = u_2393 [127:96];
           	                                
77044      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
77045      	assign PreAddrLsb = upreStrm_AddrLsb;
           	                                     
77046      	assign u_d49a = Gen_Req_Data [127:124];
           	                                       
77047      	assign ReqIsPreStrm = ReqIsPre & u_d49a == 4'b1101;
           	                                                   
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-2-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76718      	// synthesis translate_on
           	                         <font color = "green">-1-</font>
76719      	// synopsys translate_on
           <font color = "green">	==></font>
76720      	endmodule
           	<font color = "red">-2-</font>         
76721      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76726      ,	Axi_ar_cache
           <font color = "green">-1-</font> 	            
76727      ,	Axi_ar_id
           <font color = "green">==></font>
76728      ,	Axi_ar_len
           <font color = "red">-2-</font> 	          
76729      ,	Axi_ar_lock
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76733      ,	Axi_ar_valid
           <font color = "green">-1-</font> 	            
76734      ,	Axi_aw_addr
           <font color = "green">==></font>
76735      ,	Axi_aw_burst
           <font color = "red">-2-</font> 	            
76736      ,	Axi_aw_cache
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76740      ,	Axi_aw_prot
           <font color = "green">-1-</font> 	           
76741      ,	Axi_aw_ready
           <font color = "green">==></font>
76742      ,	Axi_aw_size
           <font color = "red">-2-</font> 	           
76743      ,	Axi_aw_valid
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_18195">
    <li>
      <a href="#inst_tag_18195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_18195_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_18195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_18195_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_18196">
    <li>
      <a href="#inst_tag_18196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_18196_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_18196_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_18196_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_Ww_D72581">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
