{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688540904295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688540904295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 03:08:24 2023 " "Processing started: Wed Jul 05 03:08:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688540904295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540904295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540904295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688540904583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688540904584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912700 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/llkathir/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912706 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/llkathir/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/llkathir/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912712 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/llkathir/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comparator " "Found design unit 1: Compx1-comparator" {  } { { "Compx1.vhd" "" { Text "C:/Users/llkathir/Lab3/Compx1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Users/llkathir/Lab3/Compx1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comparator2 " "Found design unit 1: Compx4-comparator2" {  } { { "Compx4.vhd" "" { Text "C:/Users/llkathir/Lab3/Compx4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Users/llkathir/Lab3/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912716 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4trial2.vhd " "Can't analyze file -- file compx4trial2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688540912718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bidirectional_SR.vhd " "Can't analyze file -- file bidirectional_SR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688540912719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/llkathir/Lab3/U_D_Bin_Counter8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912724 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/llkathir/Lab3/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "C:/Users/llkathir/Lab3/HVAC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912730 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "C:/Users/llkathir/Lab3/HVAC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file energy_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_monitor-monitor " "Found design unit 1: Energy_monitor-monitor" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912737 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_monitor " "Found entity 1: Energy_monitor" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vacation_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vacation_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vacation_mux-mux_logic " "Found design unit 1: vacation_mux-mux_logic" {  } { { "vacation_mux.vhd" "" { Text "C:/Users/llkathir/Lab3/vacation_mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912744 ""} { "Info" "ISGN_ENTITY_NAME" "1 vacation_mux " "Found entity 1: vacation_mux" {  } { { "vacation_mux.vhd" "" { Text "C:/Users/llkathir/Lab3/vacation_mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688540912797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST1" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST3" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST4 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST4\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST4" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST4\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST4\|Compx1:INST1\"" {  } { { "Compx4.vhd" "INST1" { Text "C:/Users/llkathir/Lab3/Compx4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_Inverters-gates " "Found design unit 1: PB_Inverters-gates" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/llkathir/Lab3/pb_inverters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912833 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_Inverters " "Found entity 1: PB_Inverters" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/llkathir/Lab3/pb_inverters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1688540912833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Inverters PB_Inverters:INST5 " "Elaborating entity \"PB_Inverters\" for hierarchy \"PB_Inverters:INST5\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST5" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vacation_mux vacation_mux:INST6 " "Elaborating entity \"vacation_mux\" for hierarchy \"vacation_mux:INST6\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST6" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_monitor Energy_monitor:INST7 " "Elaborating entity \"Energy_monitor\" for hierarchy \"Energy_monitor:INST7\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST7" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vacation_mode Energy_monitor.vhd(42) " "VHDL Process Statement warning at Energy_monitor.vhd(42): signal \"vacation_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AGTB Energy_monitor.vhd(63) " "VHDL Process Statement warning at Energy_monitor.vhd(63): signal \"AGTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AEQB Energy_monitor.vhd(72) " "VHDL Process Statement warning at Energy_monitor.vhd(72): signal \"AEQB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTB Energy_monitor.vhd(80) " "VHDL Process Statement warning at Energy_monitor.vhd(80): signal \"ALTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AEQB Energy_monitor.vhd(97) " "VHDL Process Statement warning at Energy_monitor.vhd(97): signal \"AEQB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AGTB Energy_monitor.vhd(101) " "VHDL Process Statement warning at Energy_monitor.vhd(101): signal \"AGTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTB Energy_monitor.vhd(104) " "VHDL Process Statement warning at Energy_monitor.vhd(104): signal \"ALTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "increase Energy_monitor.vhd(39) " "VHDL Process Statement warning at Energy_monitor.vhd(39): inferring latch(es) for signal or variable \"increase\", which holds its previous value in one or more paths through the process" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decrease Energy_monitor.vhd(39) " "VHDL Process Statement warning at Energy_monitor.vhd(39): inferring latch(es) for signal or variable \"decrease\", which holds its previous value in one or more paths through the process" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1688540912845 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrease Energy_monitor.vhd(39) " "Inferred latch for \"decrease\" at Energy_monitor.vhd(39)" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912846 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase Energy_monitor.vhd(39) " "Inferred latch for \"increase\" at Energy_monitor.vhd(39)" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540912846 "|LogicalStep_Lab3_top|Energy_monitor:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:INST8 " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:INST8\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST8" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912846 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HVAC.vhd(60) " "VHDL Process Statement warning at HVAC.vhd(60): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/llkathir/Lab3/HVAC.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912851 "|LogicalStep_Lab3_top|HVAC:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz HVAC.vhd(63) " "VHDL Process Statement warning at HVAC.vhd(63): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/llkathir/Lab3/HVAC.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912851 "|LogicalStep_Lab3_top|HVAC:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run HVAC.vhd(78) " "VHDL Process Statement warning at HVAC.vhd(78): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/llkathir/Lab3/HVAC.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912851 "|LogicalStep_Lab3_top|HVAC:INST8"}
{ "Warning" "WSGN_SEARCH_FILE" "tester.vhd 2 1 " "Using design file tester.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "tester.vhd" "" { Text "C:/Users/llkathir/Lab3/tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "tester.vhd" "" { Text "C:/Users/llkathir/Lab3/tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688540912859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1688540912859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:INST9 " "Elaborating entity \"Tester\" for hierarchy \"Tester:INST9\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST9" { Text "C:/Users/llkathir/Lab3/LogicalStep_Lab3_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540912859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EQ_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"EQ_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/llkathir/Lab3/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912868 "|LogicalStep_Lab3_top|Tester:INST11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GT_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"GT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/llkathir/Lab3/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912868 "|LogicalStep_Lab3_top|Tester:INST11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LT_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"LT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/llkathir/Lab3/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688540912868 "|LogicalStep_Lab3_top|Tester:INST11"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Energy_monitor:INST7\|decrease " "Latch Energy_monitor:INST7\|decrease has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR HVAC:INST8\|\\counter:cnt\[2\] " "Ports ENA and CLR on the latch are fed by the same signal HVAC:INST8\|\\counter:cnt\[2\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688540913223 ""}  } { { "Energy_monitor.vhd" "" { Text "C:/Users/llkathir/Lab3/Energy_monitor.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688540913223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688540913301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688540913793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688540913793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688540913927 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688540913927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688540913927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688540913927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688540913942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 03:08:33 2023 " "Processing ended: Wed Jul 05 03:08:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688540913942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688540913942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688540913942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688540913942 ""}
