<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm0.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __CORE_CM0_H_GENERIC</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0_H_GENERIC</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM0 definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm0_8h.html#acd01bf0a654a7f15f606593aa636bc72">00071</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION_MAIN  (0x04)                                   </span>
<a name="l00072"></a><a class="code" href="core__cm0_8h.html#ab6a85b0d3b2fbcfb62003006ece175cc">00072</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION_SUB   (0x00)                                   </span>
<a name="l00073"></a><a class="code" href="core__cm0_8h.html#af233a7b7b2818cc6194e7a9386faccd8">00073</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                    __CM0_CMSIS_VERSION_SUB          )     </span>
<a name="l00076"></a><a class="code" href="core__cm0_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x00)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#elif defined ( __CSMC__ )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #define __packed</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            _asm                                      </span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="core__cm0_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">00114</a> <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI__VFP_SUPPORT____</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#elif defined ( __CSMC__ )              </span><span class="comment">/* Cosmic */</span>
<a name="l00142"></a>00142 <span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)               // FPU present for parser</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>}
<a name="l00153"></a>00153 <span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_GENERIC */</span>
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#ifndef __CORE_CM0_H_DEPENDANT</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0_H_DEPENDANT</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00164"></a>00164 <span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM0_REV</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define __CM0_REV               0x0000</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM0_REV not defined in device header file; using default!&quot;</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00194"></a>00194 <span class="preprocessor">#else</span>
<a name="l00195"></a><a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">00195</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00196"></a>00196 <span class="preprocessor">#endif</span>
<a name="l00197"></a><a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00198"></a><a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">00198</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00205"></a>00205 <span class="comment"> *                 Register Abstraction</span>
<a name="l00206"></a>00206 <span class="comment">  Core Register contain:</span>
<a name="l00207"></a>00207 <span class="comment">  - Core Register</span>
<a name="l00208"></a>00208 <span class="comment">  - Core NVIC Register</span>
<a name="l00209"></a>00209 <span class="comment">  - Core SCB Register</span>
<a name="l00210"></a>00210 <span class="comment">  - Core SysTick Register</span>
<a name="l00211"></a>00211 <span class="comment"> ******************************************************************************/</span>
<a name="l00212"></a>00212 
<a name="l00224"></a>00224 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226   <span class="keyword">struct</span>
<a name="l00227"></a>00227   {
<a name="l00228"></a>00228     uint32_t _reserved0:28;              
<a name="l00229"></a>00229     uint32_t V:1;                        
<a name="l00230"></a>00230     uint32_t C:1;                        
<a name="l00231"></a>00231     uint32_t Z:1;                        
<a name="l00232"></a>00232     uint32_t N:1;                        
<a name="l00233"></a>00233   } b;                                   
<a name="l00234"></a>00234   uint32_t w;                            
<a name="l00235"></a>00235 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="comment">/* APSR Register Definitions */</span>
<a name="l00238"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">00238</a> <span class="preprocessor">#define APSR_N_Pos                         31                                             </span>
<a name="l00239"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">00239</a> <span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span>
<a name="l00241"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">00241</a> <span class="preprocessor">#define APSR_Z_Pos                         30                                             </span>
<a name="l00242"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">00242</a> <span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span>
<a name="l00244"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">00244</a> <span class="preprocessor">#define APSR_C_Pos                         29                                             </span>
<a name="l00245"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">00245</a> <span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span>
<a name="l00247"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">00247</a> <span class="preprocessor">#define APSR_V_Pos                         28                                             </span>
<a name="l00248"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">00248</a> <span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span>
<a name="l00253"></a><a class="code" href="union_i_p_s_r___type.html">00253</a> <span class="preprocessor">typedef union</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>{
<a name="l00255"></a>00255   <span class="keyword">struct</span>
<a name="l00256"></a>00256   {
<a name="l00257"></a><a class="code" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">00257</a>     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00258"></a><a class="code" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">00258</a>     uint32_t _reserved0:23;              
<a name="l00259"></a>00259   } b;                                   
<a name="l00260"></a><a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">00260</a>   uint32_t <a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            
<a name="l00261"></a>00261 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 <span class="comment">/* IPSR Register Definitions */</span>
<a name="l00264"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">00264</a> <span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span>
<a name="l00265"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">00265</a> <span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span>)                  
<a name="l00270"></a><a class="code" href="unionx_p_s_r___type.html">00270</a> typedef union
<a name="l00271"></a>00271 {
<a name="l00272"></a>00272   <span class="keyword">struct</span>
<a name="l00273"></a>00273   {
<a name="l00274"></a><a class="code" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">00274</a>     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00275"></a><a class="code" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">00275</a>     uint32_t _reserved0:15;              
<a name="l00276"></a><a class="code" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">00276</a>     uint32_t T:1;                        
<a name="l00277"></a><a class="code" href="unionx_p_s_r___type.html#a790056bb6f20ea16cecc784b0dd19ad6">00277</a>     uint32_t _reserved1:3;               
<a name="l00278"></a><a class="code" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">00278</a>     uint32_t V:1;                        
<a name="l00279"></a><a class="code" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">00279</a>     uint32_t C:1;                        
<a name="l00280"></a><a class="code" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">00280</a>     uint32_t Z:1;                        
<a name="l00281"></a><a class="code" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">00281</a>     uint32_t N:1;                        
<a name="l00282"></a>00282   } b;                                   
<a name="l00283"></a><a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">00283</a>   uint32_t <a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            
<a name="l00284"></a>00284 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="comment">/* xPSR Register Definitions */</span>
<a name="l00287"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">00287</a> <span class="preprocessor">#define xPSR_N_Pos                         31                                             </span>
<a name="l00288"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">00288</a> <span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span>
<a name="l00290"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">00290</a> <span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span>
<a name="l00291"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">00291</a> <span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span>
<a name="l00293"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">00293</a> <span class="preprocessor">#define xPSR_C_Pos                         29                                             </span>
<a name="l00294"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">00294</a> <span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span>
<a name="l00296"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">00296</a> <span class="preprocessor">#define xPSR_V_Pos                         28                                             </span>
<a name="l00297"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">00297</a> <span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span>
<a name="l00299"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">00299</a> <span class="preprocessor">#define xPSR_T_Pos                         24                                             </span>
<a name="l00300"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">00300</a> <span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span>
<a name="l00302"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">00302</a> <span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span>
<a name="l00303"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">00303</a> <span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span>)                  
<a name="l00308"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html">00308</a> typedef union
<a name="l00309"></a>00309 {
<a name="l00310"></a>00310   <span class="keyword">struct</span>
<a name="l00311"></a>00311   {
<a name="l00312"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">00312</a>     uint32_t _reserved0:1;               
<a name="l00313"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">00313</a>     uint32_t SPSEL:1;                    
<a name="l00314"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#aa7a5662079a447f801034d108f80ce49">00314</a>     uint32_t _reserved1:30;              
<a name="l00315"></a>00315   } b;                                   
<a name="l00316"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">00316</a>   uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            
<a name="l00317"></a>00317 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="comment">/* CONTROL Register Definitions */</span>
<a name="l00320"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">00320</a> <span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span>
<a name="l00321"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">00321</a> <span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>
<a name="l00334"></a><a class="code" href="struct_n_v_i_c___type.html">00334</a> <span class="preprocessor">typedef struct</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>{
<a name="l00336"></a><a class="code" href="struct_n_v_i_c___type.html#aaff305f50a7117272e5523ec17cff9ec">00336</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[1];                 
<a name="l00337"></a>00337        uint32_t RESERVED0[31];
<a name="l00338"></a><a class="code" href="struct_n_v_i_c___type.html#a856fba9cb1acc608fc03d8f2451bb16a">00338</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[1];                 
<a name="l00339"></a>00339        uint32_t RSERVED1[31];
<a name="l00340"></a><a class="code" href="struct_n_v_i_c___type.html#aa98673f8401e00b2dc73003a4d747e0b">00340</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[1];                 
<a name="l00341"></a>00341        uint32_t RESERVED2[31];
<a name="l00342"></a><a class="code" href="struct_n_v_i_c___type.html#a7483899bfdf859f059384dd9aacd0072">00342</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[1];                 
<a name="l00343"></a>00343        uint32_t RESERVED3[31];
<a name="l00344"></a>00344        uint32_t RESERVED4[64];
<a name="l00345"></a><a class="code" href="struct_n_v_i_c___type.html#aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9">00345</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IP[8];                   
<a name="l00346"></a>00346 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00347"></a>00347 
<a name="l00359"></a><a class="code" href="struct_s_c_b___type.html">00359</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00360"></a>00360 {
<a name="l00361"></a><a class="code" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">00361</a>   <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                   
<a name="l00362"></a><a class="code" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">00362</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                    
<a name="l00363"></a>00363        uint32_t RESERVED0;
<a name="l00364"></a><a class="code" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">00364</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                   
<a name="l00365"></a><a class="code" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">00365</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCR</a>;                     
<a name="l00366"></a><a class="code" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">00366</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                     
<a name="l00367"></a>00367        uint32_t RESERVED1;
<a name="l00368"></a><a class="code" href="struct_s_c_b___type.html#a16d5a38234fb96ac6a5c4b2a9e78c1be">00368</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHP[2];                  
<a name="l00369"></a><a class="code" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">00369</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">SHCSR</a>;                   
<a name="l00370"></a>00370 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00373"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00373</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00374"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00374</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00376"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00376</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00377"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00377</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00379"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">00379</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00380"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">00380</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00382"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00382</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00383"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00383</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00385"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00385</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00386"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00386</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span>)          
<a name="l00388"></a>00388 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00389"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00389</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00390"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00390</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00392"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00392</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00393"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00393</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00395"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00395</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00396"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00396</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00398"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00398</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00399"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00399</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00401"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00401</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00402"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00402</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00404"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00404</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00405"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00405</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00407"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00407</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00408"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00408</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00410"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00410</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00411"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00411</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00413"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00413</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00414"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00414</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span>)       
<a name="l00416"></a>00416 <span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00417"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00417</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00418"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00418</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00420"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00420</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00421"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00421</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00423"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00423</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00424"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00424</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00426"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00426</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00427"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00427</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00429"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00429</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00430"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00430</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00433"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00433</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00434"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00434</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00436"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00436</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00437"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00437</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00439"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00439</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00440"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00440</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00443"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00443</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00444"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00444</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00446"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00446</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00447"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00447</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00450"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00450</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00451"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00451</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>
<a name="l00464"></a><a class="code" href="struct_sys_tick___type.html">00464</a> <span class="preprocessor">typedef struct</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>{
<a name="l00466"></a><a class="code" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">00466</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                    
<a name="l00467"></a><a class="code" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">00467</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                    
<a name="l00468"></a><a class="code" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">00468</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                     
<a name="l00469"></a><a class="code" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">00469</a>   <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                   
<a name="l00470"></a>00470 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00473"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00473</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00474"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00474</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00476"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00476</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00477"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00477</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00479"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00479</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00480"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00480</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00482"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00482</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00483"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00483</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span>)           
<a name="l00485"></a>00485 <span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00486"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00486</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00487"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00487</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span>)    
<a name="l00489"></a>00489 <span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00490"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00490</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00491"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00491</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span>)    
<a name="l00493"></a>00493 <span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00494"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00494</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00495"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00495</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00497"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00497</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00498"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00498</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00500"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00500</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00501"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00501</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span>)    
<a name="l00503"></a>00503 
<a name="l00513"></a>00513 
<a name="l00522"></a>00522 <span class="comment">/* Memory mapping of Cortex-M0 Hardware */</span>
<a name="l00523"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">00523</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00524"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">00524</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00525"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">00525</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00526"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">00526</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00528"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">00528</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l00529"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">00529</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l00530"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">00530</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00538"></a>00538 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00539"></a>00539 <span class="comment">  Core Function Interface contains:</span>
<a name="l00540"></a>00540 <span class="comment">  - Core NVIC Functions</span>
<a name="l00541"></a>00541 <span class="comment">  - Core SysTick Functions</span>
<a name="l00542"></a>00542 <span class="comment">  - Core Register Access Functions</span>
<a name="l00543"></a>00543 <span class="comment"> ******************************************************************************/</span>
<a name="l00544"></a>00544 
<a name="l00549"></a>00549 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00556"></a>00556 <span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span>
<a name="l00557"></a>00557 <span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span>
<a name="l00562"></a>00562 
<a name="l00569"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">00569</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00572"></a>00572 }
<a name="l00573"></a>00573 
<a name="l00574"></a>00574 
<a name="l00581"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">00581</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00582"></a>00582 {
<a name="l00583"></a>00583   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00584"></a>00584 }
<a name="l00585"></a>00585 
<a name="l00586"></a>00586 
<a name="l00597"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">00597</a> __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00598"></a>00598 {
<a name="l00599"></a>00599   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l00600"></a>00600 }
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 
<a name="l00609"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">00609</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00610"></a>00610 {
<a name="l00611"></a>00611   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 
<a name="l00614"></a>00614 
<a name="l00621"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">00621</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00622"></a>00622 {
<a name="l00623"></a>00623   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00624"></a>00624 }
<a name="l00625"></a>00625 
<a name="l00626"></a>00626 
<a name="l00636"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">00636</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)
<a name="l00637"></a>00637 {
<a name="l00638"></a>00638   <span class="keywordflow">if</span>((int32_t)(IRQn) &lt; 0) {
<a name="l00639"></a>00639     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |
<a name="l00640"></a>00640        (((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));
<a name="l00641"></a>00641   }
<a name="l00642"></a>00642   <span class="keywordflow">else</span> {
<a name="l00643"></a>00643     <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |
<a name="l00644"></a>00644        (((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));
<a name="l00645"></a>00645   }
<a name="l00646"></a>00646 }
<a name="l00647"></a>00647 
<a name="l00648"></a>00648 
<a name="l00660"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">00660</a> __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00661"></a>00661 {
<a name="l00662"></a>00662 
<a name="l00663"></a>00663   <span class="keywordflow">if</span>((int32_t)(IRQn) &lt; 0) {
<a name="l00664"></a>00664     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l00665"></a>00665   }
<a name="l00666"></a>00666   <span class="keywordflow">else</span> {
<a name="l00667"></a>00667     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l00668"></a>00668   }
<a name="l00669"></a>00669 }
<a name="l00670"></a>00670 
<a name="l00671"></a>00671 
<a name="l00676"></a><a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">00676</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l00677"></a>00677 {
<a name="l00678"></a>00678   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l00679"></a>00679 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l00680"></a>00680   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l00681"></a>00681                  <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);
<a name="l00682"></a>00682   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l00683"></a>00683   <span class="keywordflow">while</span>(1) { __NOP(); }                                        <span class="comment">/* wait until reset */</span>
<a name="l00684"></a>00684 }
<a name="l00685"></a>00685 
<a name="l00690"></a>00690 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span>
<a name="l00714"></a><a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">00714</a> __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l00715"></a>00715 {
<a name="l00716"></a>00716   <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) { <span class="keywordflow">return</span> (1UL); }    <span class="comment">/* Reload value impossible */</span>
<a name="l00717"></a>00717 
<a name="l00718"></a>00718   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span>
<a name="l00719"></a>00719   <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_r21_g18_a__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l00720"></a>00720   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l00721"></a>00721   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l00722"></a>00722                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l00723"></a>00723                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l00724"></a>00724   <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span>
<a name="l00725"></a>00725 }
<a name="l00726"></a>00726 
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>
<a name="l00734"></a>00734 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span>}
<a name="l00736"></a>00736 <span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>
<a name="l00738"></a>00738 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_DEPENDANT */</span>
<a name="l00739"></a>00739 
<a name="l00740"></a>00740 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
