--------------------------------------------------------------------------------
Release 10.1 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/liu/SJTU/VE270/lab/lab1/lab1.ise -intstyle ise -e 3 -s 4 -xml Circuit1
Circuit1.ncd -o Circuit1.twr Circuit1.pcf

Design file:              Circuit1.ncd
Physical constraint file: Circuit1.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |Cout           |    6.481|
A              |Sum            |    5.933|
B              |Cout           |    6.753|
B              |Sum            |    6.178|
Cin            |Cout           |    6.492|
Cin            |Sum            |    5.975|
---------------+---------------+---------+


Analysis completed Tue May 23 18:50:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



