
*** Running vivado
    with args -log processor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.445 ; gain = 0.023 ; free physical = 1256 ; free virtual = 3468
Command: link_design -top processor -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.914 ; gain = 0.000 ; free physical = 331 ; free virtual = 2564
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2225.914 ; gain = 0.000 ; free physical = 310 ; free virtual = 2543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.914 ; gain = 0.000 ; free physical = 310 ; free virtual = 2543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 46 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2225.949 ; gain = 921.504 ; free physical = 309 ; free virtual = 2542
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.859 ; gain = 21.910 ; free physical = 306 ; free virtual = 2539

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 58f0efc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2524.898 ; gain = 277.039 ; free physical = 145 ; free virtual = 2389

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2093

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092
Phase 1 Initialization | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2093
Phase 2 Timer Update And Timing Data Collection | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2093

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092
Retarget | Checksum: 58f0efc8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 58f0efc8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092
Constant propagation | Checksum: 58f0efc8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 50a99cce

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 142 ; free virtual = 2092
Sweep | Checksum: 50a99cce
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 50a99cce

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 142 ; free virtual = 2092
BUFG optimization | Checksum: 50a99cce
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 50a99cce

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 142 ; free virtual = 2092
Shift Register Optimization | Checksum: 50a99cce
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 50a99cce

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 142 ; free virtual = 2092
Post Processing Netlist | Checksum: 50a99cce
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fa29cac8

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 141 ; free virtual = 2092

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092
Phase 9.2 Verifying Netlist Connectivity | Checksum: fa29cac8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 141 ; free virtual = 2092
Phase 9 Finalization | Checksum: fa29cac8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 141 ; free virtual = 2092
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fa29cac8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2858.781 ; gain = 32.016 ; free physical = 141 ; free virtual = 2092
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fa29cac8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fa29cac8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092
Ending Netlist Obfuscation Task | Checksum: fa29cac8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2858.781 ; gain = 0.000 ; free physical = 141 ; free virtual = 2092
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.781 ; gain = 632.832 ; free physical = 141 ; free virtual = 2092
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/juan/Desktop/tempMac/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 4088.605 ; gain = 1229.824 ; free physical = 153 ; free virtual = 838
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 153 ; free virtual = 843
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/tempMac/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.runs/impl_1/processor_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:07 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 139 ; free virtual = 832
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 139 ; free virtual = 837
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8490136

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 139 ; free virtual = 837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 137 ; free virtual = 836

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184437910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4088.605 ; gain = 0.000 ; free physical = 115 ; free virtual = 829

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1de553504

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4128.625 ; gain = 40.020 ; free physical = 137 ; free virtual = 848

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1de553504

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4128.625 ; gain = 40.020 ; free physical = 183 ; free virtual = 848
Phase 1 Placer Initialization | Checksum: 1de553504

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4128.625 ; gain = 40.020 ; free physical = 223 ; free virtual = 848

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1de553504

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4128.625 ; gain = 40.020 ; free physical = 211 ; free virtual = 845

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1de553504

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4128.625 ; gain = 40.020 ; free physical = 207 ; free virtual = 844

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535
Phase 2.1.1 Partition Driven Placement | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535
Phase 2.1 Floorplanning | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1de553504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.617 ; gain = 332.012 ; free physical = 138 ; free virtual = 535

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 19b5635e3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 4468.625 ; gain = 380.020 ; free physical = 138 ; free virtual = 502
Phase 2 Global Placement | Checksum: 19b5635e3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 4468.625 ; gain = 380.020 ; free physical = 138 ; free virtual = 502

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b5635e3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:42 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 110 ; free virtual = 502

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e5000cde

Time (s): cpu = 00:02:18 ; elapsed = 00:01:42 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 110 ; free virtual = 502

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 14a4ce01a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: ba8e0855

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505
Phase 3.3.2 Slice Area Swap | Checksum: ba8e0855

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505
Phase 3.3 Small Shape DP | Checksum: 16475f386

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16475f386

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16475f386

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505
Phase 3 Detail Placement | Checksum: 16475f386

Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 184 ; free virtual = 505

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16475f386

Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 4516.648 ; gain = 428.043 ; free physical = 143 ; free virtual = 485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 120 ; free virtual = 485

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2042245be

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2042245be

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485
Phase 4.3 Placer Reporting | Checksum: 2042245be

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 119 ; free virtual = 485

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2124113b7

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485
Ending Placer Task | Checksum: 1ba33e788

Time (s): cpu = 00:03:43 ; elapsed = 00:02:41 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 119 ; free virtual = 485
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:47 ; elapsed = 00:02:45 . Memory (MB): peak = 4532.648 ; gain = 444.043 ; free physical = 117 ; free virtual = 485
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:01 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 192 ; free virtual = 466
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 442
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 443
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 443
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 443
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 445
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 445
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 445
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 445
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/tempMac/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.runs/impl_1/processor_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 442
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 446
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 157 ; free virtual = 448
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/tempMac/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.runs/impl_1/processor_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 163 ; free virtual = 456
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC KLOC-1] Incorrect Loc for kria boards: The following port(s) mem_wr are placed on the VRP PACKAGE_PIN W9 in IOBANK 65 respectively.  In Kria K26 System-On-Module, this VRP PACKAGE_PIN is tied to a grounded 240-ohm external reference resistor to support Digitally Controlled Impedance (DCI).  No PORTs can be placed on the Kria K26 VRP PACKAGE_PINs AD6, W9 and G4.  Please check your design
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-16] Error(s) found during DRC. Router not run.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 162 ; free virtual = 463
INFO: [Common 17-1381] The checkpoint '/home/juan/Desktop/tempMac/simpleComputer/xilinx_simpleComputer/xilinx_simpleComputer.runs/impl_1/processor_routed_error.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:08 . Memory (MB): peak = 4532.648 ; gain = 0.000 ; free physical = 144 ; free virtual = 445
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 16:29:05 2024...
