#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f83bf83700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f83bf4d570 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55f83bf81e20 .param/str "RAM_INIT_FILE" 0 3 4, "as.dump";
P_0x55f83bf81e60 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55f83bfa8a60_0 .array/port v0x55f83bfa8a60, 0;
v0x55f83bfa3330_0 .array/port v0x55f83bfa3330, 0;
RS_0x7f8ca1e3ae68 .resolv tri, v0x55f83bfa8a60_0, v0x55f83bfa3330_0;
L_0x55f83bfc1270 .functor BUFZ 32, RS_0x7f8ca1e3ae68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_1 .array/port v0x55f83bfa8a60, 1;
v0x55f83bfa3330_1 .array/port v0x55f83bfa3330, 1;
RS_0x7f8ca1e3ae98 .resolv tri, v0x55f83bfa8a60_1, v0x55f83bfa3330_1;
L_0x55f83bfc12e0 .functor BUFZ 32, RS_0x7f8ca1e3ae98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_2 .array/port v0x55f83bfa8a60, 2;
RS_0x7f8ca1e3aec8 .resolv tri, v0x55f83bfa8a60_2, L_0x55f83bfbf1d0;
L_0x55f83bfc13a0 .functor BUFZ 32, RS_0x7f8ca1e3aec8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_3 .array/port v0x55f83bfa8a60, 3;
v0x55f83bfa3330_3 .array/port v0x55f83bfa3330, 3;
RS_0x7f8ca1e3aef8 .resolv tri, v0x55f83bfa8a60_3, v0x55f83bfa3330_3;
L_0x55f83bfc1460 .functor BUFZ 32, RS_0x7f8ca1e3aef8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_4 .array/port v0x55f83bfa8a60, 4;
v0x55f83bfa3330_4 .array/port v0x55f83bfa3330, 4;
RS_0x7f8ca1e3af28 .resolv tri, v0x55f83bfa8a60_4, v0x55f83bfa3330_4;
L_0x55f83bfc1550 .functor BUFZ 32, RS_0x7f8ca1e3af28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_5 .array/port v0x55f83bfa8a60, 5;
v0x55f83bfa3330_5 .array/port v0x55f83bfa3330, 5;
RS_0x7f8ca1e3af58 .resolv tri, v0x55f83bfa8a60_5, v0x55f83bfa3330_5;
L_0x55f83bfc1610 .functor BUFZ 32, RS_0x7f8ca1e3af58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_6 .array/port v0x55f83bfa8a60, 6;
v0x55f83bfa3330_6 .array/port v0x55f83bfa3330, 6;
RS_0x7f8ca1e3af88 .resolv tri, v0x55f83bfa8a60_6, v0x55f83bfa3330_6;
L_0x55f83bfc1710 .functor BUFZ 32, RS_0x7f8ca1e3af88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_7 .array/port v0x55f83bfa8a60, 7;
v0x55f83bfa3330_7 .array/port v0x55f83bfa3330, 7;
RS_0x7f8ca1e3afb8 .resolv tri, v0x55f83bfa8a60_7, v0x55f83bfa3330_7;
L_0x55f83bfc17d0 .functor BUFZ 32, RS_0x7f8ca1e3afb8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_8 .array/port v0x55f83bfa8a60, 8;
v0x55f83bfa3330_8 .array/port v0x55f83bfa3330, 8;
RS_0x7f8ca1e3afe8 .resolv tri, v0x55f83bfa8a60_8, v0x55f83bfa3330_8;
L_0x55f83bfc18e0 .functor BUFZ 32, RS_0x7f8ca1e3afe8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_9 .array/port v0x55f83bfa8a60, 9;
v0x55f83bfa3330_9 .array/port v0x55f83bfa3330, 9;
RS_0x7f8ca1e3b018 .resolv tri, v0x55f83bfa8a60_9, v0x55f83bfa3330_9;
L_0x55f83bfc19a0 .functor BUFZ 32, RS_0x7f8ca1e3b018, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_10 .array/port v0x55f83bfa8a60, 10;
v0x55f83bfa3330_10 .array/port v0x55f83bfa3330, 10;
RS_0x7f8ca1e3b048 .resolv tri, v0x55f83bfa8a60_10, v0x55f83bfa3330_10;
L_0x55f83bfc1ac0 .functor BUFZ 32, RS_0x7f8ca1e3b048, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_11 .array/port v0x55f83bfa8a60, 11;
v0x55f83bfa3330_11 .array/port v0x55f83bfa3330, 11;
RS_0x7f8ca1e3b078 .resolv tri, v0x55f83bfa8a60_11, v0x55f83bfa3330_11;
L_0x55f83bfc1b30 .functor BUFZ 32, RS_0x7f8ca1e3b078, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_12 .array/port v0x55f83bfa8a60, 12;
v0x55f83bfa3330_12 .array/port v0x55f83bfa3330, 12;
RS_0x7f8ca1e3b0a8 .resolv tri, v0x55f83bfa8a60_12, v0x55f83bfa3330_12;
L_0x55f83bfc1c60 .functor BUFZ 32, RS_0x7f8ca1e3b0a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_13 .array/port v0x55f83bfa8a60, 13;
v0x55f83bfa3330_13 .array/port v0x55f83bfa3330, 13;
RS_0x7f8ca1e3b0d8 .resolv tri, v0x55f83bfa8a60_13, v0x55f83bfa3330_13;
L_0x55f83bfc1d20 .functor BUFZ 32, RS_0x7f8ca1e3b0d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_14 .array/port v0x55f83bfa8a60, 14;
v0x55f83bfa3330_14 .array/port v0x55f83bfa3330, 14;
RS_0x7f8ca1e3b108 .resolv tri, v0x55f83bfa8a60_14, v0x55f83bfa3330_14;
L_0x55f83bfc1bf0 .functor BUFZ 32, RS_0x7f8ca1e3b108, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_15 .array/port v0x55f83bfa8a60, 15;
v0x55f83bfa3330_15 .array/port v0x55f83bfa3330, 15;
RS_0x7f8ca1e3b138 .resolv tri, v0x55f83bfa8a60_15, v0x55f83bfa3330_15;
L_0x55f83bfc1eb0 .functor BUFZ 32, RS_0x7f8ca1e3b138, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_16 .array/port v0x55f83bfa8a60, 16;
v0x55f83bfa3330_16 .array/port v0x55f83bfa3330, 16;
RS_0x7f8ca1e3b168 .resolv tri, v0x55f83bfa8a60_16, v0x55f83bfa3330_16;
L_0x55f83bfc2000 .functor BUFZ 32, RS_0x7f8ca1e3b168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_17 .array/port v0x55f83bfa8a60, 17;
v0x55f83bfa3330_17 .array/port v0x55f83bfa3330, 17;
RS_0x7f8ca1e3b198 .resolv tri, v0x55f83bfa8a60_17, v0x55f83bfa3330_17;
L_0x55f83bfc20c0 .functor BUFZ 32, RS_0x7f8ca1e3b198, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_18 .array/port v0x55f83bfa8a60, 18;
v0x55f83bfa3330_18 .array/port v0x55f83bfa3330, 18;
RS_0x7f8ca1e3b1c8 .resolv tri, v0x55f83bfa8a60_18, v0x55f83bfa3330_18;
L_0x55f83bfc2220 .functor BUFZ 32, RS_0x7f8ca1e3b1c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_19 .array/port v0x55f83bfa8a60, 19;
v0x55f83bfa3330_19 .array/port v0x55f83bfa3330, 19;
RS_0x7f8ca1e3b1f8 .resolv tri, v0x55f83bfa8a60_19, v0x55f83bfa3330_19;
L_0x55f83bfc22e0 .functor BUFZ 32, RS_0x7f8ca1e3b1f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_20 .array/port v0x55f83bfa8a60, 20;
v0x55f83bfa3330_20 .array/port v0x55f83bfa3330, 20;
RS_0x7f8ca1e3b228 .resolv tri, v0x55f83bfa8a60_20, v0x55f83bfa3330_20;
L_0x55f83bfc2450 .functor BUFZ 32, RS_0x7f8ca1e3b228, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_21 .array/port v0x55f83bfa8a60, 21;
v0x55f83bfa3330_21 .array/port v0x55f83bfa3330, 21;
RS_0x7f8ca1e3b258 .resolv tri, v0x55f83bfa8a60_21, v0x55f83bfa3330_21;
L_0x55f83bfc2510 .functor BUFZ 32, RS_0x7f8ca1e3b258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_22 .array/port v0x55f83bfa8a60, 22;
v0x55f83bfa3330_22 .array/port v0x55f83bfa3330, 22;
RS_0x7f8ca1e3b288 .resolv tri, v0x55f83bfa8a60_22, v0x55f83bfa3330_22;
L_0x55f83bfc2690 .functor BUFZ 32, RS_0x7f8ca1e3b288, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_23 .array/port v0x55f83bfa8a60, 23;
v0x55f83bfa3330_23 .array/port v0x55f83bfa3330, 23;
RS_0x7f8ca1e3b2b8 .resolv tri, v0x55f83bfa8a60_23, v0x55f83bfa3330_23;
L_0x55f83bfc2750 .functor BUFZ 32, RS_0x7f8ca1e3b2b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_24 .array/port v0x55f83bfa8a60, 24;
v0x55f83bfa3330_24 .array/port v0x55f83bfa3330, 24;
RS_0x7f8ca1e3b2e8 .resolv tri, v0x55f83bfa8a60_24, v0x55f83bfa3330_24;
L_0x55f83bfc28e0 .functor BUFZ 32, RS_0x7f8ca1e3b2e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_25 .array/port v0x55f83bfa8a60, 25;
v0x55f83bfa3330_25 .array/port v0x55f83bfa3330, 25;
RS_0x7f8ca1e3b318 .resolv tri, v0x55f83bfa8a60_25, v0x55f83bfa3330_25;
L_0x55f83bfc29a0 .functor BUFZ 32, RS_0x7f8ca1e3b318, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_26 .array/port v0x55f83bfa8a60, 26;
v0x55f83bfa3330_26 .array/port v0x55f83bfa3330, 26;
RS_0x7f8ca1e3b348 .resolv tri, v0x55f83bfa8a60_26, v0x55f83bfa3330_26;
L_0x55f83bfc2b40 .functor BUFZ 32, RS_0x7f8ca1e3b348, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_27 .array/port v0x55f83bfa8a60, 27;
v0x55f83bfa3330_27 .array/port v0x55f83bfa3330, 27;
RS_0x7f8ca1e3b378 .resolv tri, v0x55f83bfa8a60_27, v0x55f83bfa3330_27;
L_0x55f83bfc2c00 .functor BUFZ 32, RS_0x7f8ca1e3b378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_28 .array/port v0x55f83bfa8a60, 28;
v0x55f83bfa3330_28 .array/port v0x55f83bfa3330, 28;
RS_0x7f8ca1e3b3a8 .resolv tri, v0x55f83bfa8a60_28, v0x55f83bfa3330_28;
L_0x55f83bfc2db0 .functor BUFZ 32, RS_0x7f8ca1e3b3a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_29 .array/port v0x55f83bfa8a60, 29;
v0x55f83bfa3330_29 .array/port v0x55f83bfa3330, 29;
RS_0x7f8ca1e3b3d8 .resolv tri, v0x55f83bfa8a60_29, v0x55f83bfa3330_29;
L_0x55f83bfc2e70 .functor BUFZ 32, RS_0x7f8ca1e3b3d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_30 .array/port v0x55f83bfa8a60, 30;
v0x55f83bfa3330_30 .array/port v0x55f83bfa3330, 30;
RS_0x7f8ca1e3b408 .resolv tri, v0x55f83bfa8a60_30, v0x55f83bfa3330_30;
L_0x55f83bfc3030 .functor BUFZ 32, RS_0x7f8ca1e3b408, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa8a60_31 .array/port v0x55f83bfa8a60, 31;
v0x55f83bfa3330_31 .array/port v0x55f83bfa3330, 31;
RS_0x7f8ca1e3b438 .resolv tri, v0x55f83bfa8a60_31, v0x55f83bfa3330_31;
L_0x55f83bfc30f0 .functor BUFZ 32, RS_0x7f8ca1e3b438, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa99b0_0 .net "active", 0 0, v0x55f83bfa62f0_0;  1 drivers
v0x55f83bfa9a70_0 .net "byteenable", 3 0, v0x55f83bfa6a60_0;  1 drivers
v0x55f83bfa9b60_0 .var "clk", 0 0;
v0x55f83bfa9c00_0 .net "mem_address", 31 0, L_0x55f83bfbb4a0;  1 drivers
v0x55f83bfa9cf0_0 .net "memread", 0 0, v0x55f83bf9fc60_0;  1 drivers
v0x55f83bfa9de0_0 .net "memreaddata", 31 0, v0x55f83bf9b8f0_0;  1 drivers
v0x55f83bfa9ea0_0 .net "memwrite", 0 0, v0x55f83bf9fdd0_0;  1 drivers
v0x55f83bfa9f40_0 .net "memwritedata", 31 0, L_0x55f83bf7ef10;  1 drivers
v0x55f83bfaa050 .array "register", 0 31, 31 0;
v0x55f83bfaa6b0_0 .net "register_v0", 31 0, L_0x55f83bfbbd30;  1 drivers
v0x55f83bfaa770_0 .var "reset", 0 0;
v0x55f83bfaa810_0 .net "waitrequest", 0 0, v0x55f83bf9bb90_0;  1 drivers
S_0x55f83bf4c8a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 87, 3 87 0, S_0x55f83bf4d570;
 .timescale 0 0;
v0x55f83bf7bde0_0 .var/2s "i", 31 0;
S_0x55f83bf9ab60 .scope module, "RAMInst" "mips_cpu_avalon_RAM" 3 23, 4 1 0, S_0x55f83bf4d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x55f83bf9ad10 .param/str "RAM_INIT_FILE" 0 4 13, "as.dump";
L_0x7f8ca1def018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f83bf7f030_0 .net/2u *"_ivl_0", 31 0, L_0x7f8ca1def018;  1 drivers
L_0x7f8ca1def0a8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f83bf6b9f0_0 .net/2u *"_ivl_10", 31 0, L_0x7f8ca1def0a8;  1 drivers
v0x55f83bf4e2a0_0 .net *"_ivl_12", 31 0, L_0x55f83bfbabe0;  1 drivers
L_0x7f8ca1def0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f83bf67770_0 .net/2u *"_ivl_14", 31 0, L_0x7f8ca1def0f0;  1 drivers
v0x55f83bf73560_0 .net *"_ivl_2", 31 0, L_0x55f83bfba8c0;  1 drivers
v0x55f83bf9b250_0 .net *"_ivl_4", 31 0, L_0x55f83bfbaaa0;  1 drivers
v0x55f83bf9b330_0 .net *"_ivl_6", 29 0, L_0x55f83bfba9b0;  1 drivers
L_0x7f8ca1def060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bf9b410_0 .net *"_ivl_8", 1 0, L_0x7f8ca1def060;  1 drivers
v0x55f83bf9b4f0_0 .net "address", 31 0, L_0x55f83bfbb4a0;  alias, 1 drivers
v0x55f83bf9b5d0_0 .net "byteenable", 3 0, v0x55f83bfa6a60_0;  alias, 1 drivers
v0x55f83bf9b6b0_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  1 drivers
v0x55f83bf9b770 .array "memory", 0 4095, 31 0;
v0x55f83bf9b830_0 .net "read", 0 0, v0x55f83bf9fc60_0;  alias, 1 drivers
v0x55f83bf9b8f0_0 .var "readdata", 31 0;
v0x55f83bf9b9d0_0 .net "sim_address", 31 0, L_0x55f83bfbad50;  1 drivers
v0x55f83bf9bab0_0 .var/i "waitcycle", 31 0;
v0x55f83bf9bb90_0 .var "waitrequest", 0 0;
v0x55f83bf9bc50_0 .net "write", 0 0, v0x55f83bf9fdd0_0;  alias, 1 drivers
v0x55f83bf9bd10_0 .net "writedata", 31 0, L_0x55f83bf7ef10;  alias, 1 drivers
E_0x55f83beb1ae0 .event posedge, v0x55f83bf9b6b0_0;
E_0x55f83beb0f70 .event posedge, v0x55f83bf9bc50_0, v0x55f83bf9b830_0;
L_0x55f83bfba8c0 .arith/sub 32, L_0x55f83bfbb4a0, L_0x7f8ca1def018;
L_0x55f83bfba9b0 .part L_0x55f83bfba8c0, 2, 30;
L_0x55f83bfbaaa0 .concat [ 30 2 0 0], L_0x55f83bfba9b0, L_0x7f8ca1def060;
L_0x55f83bfbabe0 .arith/mod 32, L_0x55f83bfbaaa0, L_0x7f8ca1def0a8;
L_0x55f83bfbad50 .arith/sum 32, L_0x55f83bfbabe0, L_0x7f8ca1def0f0;
S_0x55f83bf9ae60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 22, 4 22 0, S_0x55f83bf9ab60;
 .timescale 0 0;
v0x55f83bf7e340_0 .var/2s "i", 31 0;
S_0x55f83bf9bef0 .scope module, "cpuBusInst" "mips_cpu_bus" 3 34, 5 1 0, S_0x55f83bf4d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 1024 "register";
    .port_info 5 /OUTPUT 32 "mem_address";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "memread";
    .port_info 8 /INPUT 1 "waitrequest";
    .port_info 9 /OUTPUT 32 "memwritedata";
    .port_info 10 /OUTPUT 4 "byteenable";
    .port_info 11 /INPUT 32 "memreaddata";
L_0x55f83bf7ef10 .functor BUFZ 32, v0x55f83bfa8480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa3330_2 .array/port v0x55f83bfa3330, 2;
L_0x55f83bfbf1d0 .functor BUFZ 32, v0x55f83bfa3330_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa3eb0_0 .net *"_ivl_1", 0 0, L_0x55f83bfbae90;  1 drivers
L_0x7f8ca1def1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa3fb0_0 .net/2u *"_ivl_12", 15 0, L_0x7f8ca1def1c8;  1 drivers
L_0x7f8ca1def138 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa4090_0 .net/2u *"_ivl_2", 15 0, L_0x7f8ca1def138;  1 drivers
v0x55f83bfa4150_0 .net *"_ivl_21", 0 0, L_0x55f83bfbb660;  1 drivers
L_0x7f8ca1def210 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa4230_0 .net/2u *"_ivl_22", 5 0, L_0x7f8ca1def210;  1 drivers
v0x55f83bfa4360_0 .net *"_ivl_25", 0 0, L_0x55f83bfbb750;  1 drivers
v0x55f83bfa4440_0 .net *"_ivl_26", 5 0, L_0x55f83bfbb840;  1 drivers
L_0x7f8ca1def258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa4520_0 .net *"_ivl_29", 0 0, L_0x7f8ca1def258;  1 drivers
v0x55f83bfa4600_0 .net *"_ivl_30", 5 0, L_0x55f83bfbba10;  1 drivers
L_0x7f8ca1def2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa46e0_0 .net *"_ivl_33", 0 0, L_0x7f8ca1def2a0;  1 drivers
v0x55f83bfa47c0_0 .net *"_ivl_34", 5 0, L_0x55f83bfbbba0;  1 drivers
v0x55f83bfa48a0_0 .net *"_ivl_36", 5 0, L_0x55f83bfbbc90;  1 drivers
v0x55f83bfa4980_0 .net *"_ivl_4", 31 0, L_0x55f83bfbafd0;  1 drivers
v0x55f83bfa4a60_0 .net *"_ivl_45", 0 0, L_0x55f83bfbc2c0;  1 drivers
v0x55f83bfa4b40_0 .net *"_ivl_47", 0 0, L_0x55f83bfbc440;  1 drivers
v0x55f83bfa4c20_0 .net *"_ivl_49", 0 0, L_0x55f83bfbc4e0;  1 drivers
v0x55f83bfa4d00_0 .net *"_ivl_50", 31 0, L_0x55f83bfbc750;  1 drivers
v0x55f83bfa4ef0_0 .net *"_ivl_52", 29 0, L_0x55f83bfbc6b0;  1 drivers
L_0x7f8ca1def2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa4fd0_0 .net *"_ivl_54", 1 0, L_0x7f8ca1def2e8;  1 drivers
v0x55f83bfa50b0_0 .net *"_ivl_56", 31 0, L_0x55f83bfbc610;  1 drivers
v0x55f83bfa5190_0 .net *"_ivl_59", 0 0, L_0x55f83bfbc9e0;  1 drivers
L_0x7f8ca1def180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa5270_0 .net/2u *"_ivl_6", 15 0, L_0x7f8ca1def180;  1 drivers
L_0x7f8ca1def330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa5350_0 .net/2u *"_ivl_60", 31 0, L_0x7f8ca1def330;  1 drivers
v0x55f83bfa5430_0 .net *"_ivl_62", 31 0, L_0x55f83bfbcb40;  1 drivers
v0x55f83bfa5510_0 .net *"_ivl_64", 31 0, L_0x55f83bfbccd0;  1 drivers
v0x55f83bfa55f0_0 .net *"_ivl_69", 0 0, L_0x55f83bfbd0c0;  1 drivers
v0x55f83bfa56d0_0 .net *"_ivl_71", 0 0, L_0x55f83bfbd290;  1 drivers
v0x55f83bfa57b0_0 .net *"_ivl_73", 3 0, L_0x55f83bfbd330;  1 drivers
v0x55f83bfa5890_0 .net *"_ivl_74", 25 0, L_0x55f83bfbd560;  1 drivers
v0x55f83bfa5970_0 .net *"_ivl_76", 23 0, L_0x55f83bfbd4c0;  1 drivers
L_0x7f8ca1def378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa5a50_0 .net *"_ivl_78", 1 0, L_0x7f8ca1def378;  1 drivers
v0x55f83bfa5b30_0 .net *"_ivl_8", 31 0, L_0x55f83bfbb0c0;  1 drivers
v0x55f83bfa5c10_0 .net *"_ivl_80", 29 0, L_0x55f83bfbd7a0;  1 drivers
v0x55f83bfa5cf0_0 .net *"_ivl_82", 31 0, L_0x55f83bfbd8e0;  1 drivers
L_0x7f8ca1def3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa5dd0_0 .net *"_ivl_85", 1 0, L_0x7f8ca1def3c0;  1 drivers
v0x55f83bfa5eb0_0 .net *"_ivl_86", 31 0, L_0x55f83bfbdb30;  1 drivers
v0x55f83bfa5f90_0 .net *"_ivl_89", 0 0, L_0x55f83bfbdcc0;  1 drivers
v0x55f83bfa6070_0 .net *"_ivl_90", 31 0, L_0x55f83bfbdf10;  1 drivers
L_0x7f8ca1def408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa6150_0 .net/2u *"_ivl_94", 31 0, L_0x7f8ca1def408;  1 drivers
v0x55f83bfa6230_0 .net *"_ivl_96", 0 0, L_0x55f83bfbe180;  1 drivers
v0x55f83bfa62f0_0 .var "active", 0 0;
v0x55f83bfa63b0_0 .net "alu_in_a", 31 0, L_0x55f83bfbc220;  1 drivers
v0x55f83bfa6470_0 .net "alu_in_b", 31 0, L_0x55f83bfbcf30;  1 drivers
v0x55f83bfa6580_0 .var "alu_out", 31 0;
v0x55f83bfa6660_0 .net "alu_result", 31 0, v0x55f83bf9e2f0_0;  1 drivers
v0x55f83bfa6770_0 .net "aluop", 3 0, v0x55f83bf9f1f0_0;  1 drivers
v0x55f83bfa6880_0 .net "aluouten", 0 0, v0x55f83bf9f300_0;  1 drivers
v0x55f83bfa6920_0 .net "alusrca", 0 0, v0x55f83bf9f3a0_0;  1 drivers
v0x55f83bfa69c0_0 .net "alusrcb", 2 0, v0x55f83bf9f470_0;  1 drivers
v0x55f83bfa6a60_0 .var "byteenable", 3 0;
v0x55f83bfa6b00_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bfa6ba0_0 .net "condition", 0 0, L_0x55f83bfc11d0;  1 drivers
v0x55f83bfa6c40_0 .net "fncode", 5 0, L_0x55f83bfbea20;  1 drivers
v0x55f83bfa6ce0_0 .net "immediate", 15 0, L_0x55f83bfbe8a0;  1 drivers
v0x55f83bfa6db0_0 .net "increment_pc", 31 0, L_0x55f83bfbdfb0;  1 drivers
v0x55f83bfa6e50_0 .net "iord", 0 0, v0x55f83bf9f8c0_0;  1 drivers
v0x55f83bfa6f20_0 .net "ir_write", 0 0, v0x55f83bf9f9f0_0;  1 drivers
v0x55f83bfa7010_0 .net "jmp_address", 25 0, L_0x55f83bfbe940;  1 drivers
v0x55f83bfa70b0_0 .net "jump", 0 0, v0x55f83bf9fab0_0;  1 drivers
v0x55f83bfa7180_0 .var "jumpcondreg", 31 0;
v0x55f83bfa7220_0 .var "jumpdestreg", 31 0;
v0x55f83bfa7300_0 .net "mem_address", 31 0, L_0x55f83bfbb4a0;  alias, 1 drivers
v0x55f83bfa73f0_0 .var "mem_reg_current", 31 0;
v0x55f83bfa74b0_0 .net "memread", 0 0, v0x55f83bf9fc60_0;  alias, 1 drivers
v0x55f83bfa75a0_0 .net "memreaddata", 31 0, v0x55f83bf9b8f0_0;  alias, 1 drivers
v0x55f83bfa7ac0_0 .net "memtoreg", 0 0, v0x55f83bf9fd30_0;  1 drivers
v0x55f83bfa7b60_0 .net "memwrite", 0 0, v0x55f83bf9fdd0_0;  alias, 1 drivers
v0x55f83bfa7c50_0 .net "memwritedata", 31 0, L_0x55f83bf7ef10;  alias, 1 drivers
v0x55f83bfa7cf0_0 .net "muldivwrite", 0 0, v0x55f83bf9fea0_0;  1 drivers
v0x55f83bfa7d90_0 .net "opcode", 5 0, L_0x55f83bfbe540;  1 drivers
v0x55f83bfa7e80_0 .net "pc_address_in", 31 0, L_0x55f83bfbe270;  1 drivers
v0x55f83bfa7f40_0 .net "pc_value", 31 0, v0x55f83bfa2030_0;  1 drivers
v0x55f83bfa7fe0_0 .net "pcsource", 1 0, v0x55f83bfa00f0_0;  1 drivers
v0x55f83bfa80b0_0 .net "pcwrite", 0 0, v0x55f83bfa01d0_0;  1 drivers
v0x55f83bfa81a0_0 .net "pcwritecond", 0 0, v0x55f83bfa0290_0;  1 drivers
v0x55f83bfa8240_0 .net "read_reg_1", 31 0, L_0x55f83bf73440;  1 drivers
v0x55f83bfa8310_0 .net "read_reg_2", 31 0, L_0x55f83bf272f0;  1 drivers
v0x55f83bfa83e0_0 .var "read_reg_a_current", 31 0;
v0x55f83bfa8480_0 .var "read_reg_b_current", 31 0;
v0x55f83bfa8560_0 .net "reg_dest", 4 0, L_0x55f83bfbe770;  1 drivers
v0x55f83bfa8650_0 .net "reg_source_1", 4 0, L_0x55f83bfbe5e0;  1 drivers
v0x55f83bfa8740_0 .net "reg_source_2", 4 0, L_0x55f83bfbe6d0;  1 drivers
v0x55f83bfa8800_0 .net "reg_write_address", 4 0, L_0x55f83bfbbe90;  1 drivers
v0x55f83bfa88c0_0 .net "reg_write_data", 31 0, L_0x55f83bfbbfd0;  1 drivers
v0x55f83bfa8990_0 .net "regdst", 1 0, v0x55f83bfa0350_0;  1 drivers
v0x55f83bfa8a60 .array "register", 0 31, 31 0;
v0x55f83bfa8f00_0 .net "register_v0", 31 0, L_0x55f83bfbbd30;  alias, 1 drivers
v0x55f83bfa8ff0_0 .net "regwrite", 0 0, v0x55f83bfa0510_0;  1 drivers
v0x55f83bfa90e0_0 .net "reset", 0 0, v0x55f83bfaa770_0;  1 drivers
v0x55f83bfa9180_0 .net "shift", 4 0, L_0x55f83bfbeb50;  1 drivers
v0x55f83bfa9220_0 .net "sign_extended_immediate", 31 0, L_0x55f83bfbb1f0;  1 drivers
v0x55f83bfa9300_0 .var "state", 2 0;
v0x55f83bfa9410_0 .net "threecycle", 0 0, v0x55f83bfa06b0_0;  1 drivers
v0x55f83bfa94b0_0 .net "toalu", 4 0, v0x55f83bf9ea40_0;  1 drivers
v0x55f83bfa95a0_0 .net "tomult", 2 0, v0x55f83bf9eb40_0;  1 drivers
v0x55f83bfa9660_0 .net "waitrequest", 0 0, v0x55f83bf9bb90_0;  alias, 1 drivers
v0x55f83bfa9750_0 .net "zero_extended_immediate", 31 0, L_0x55f83bfbb3b0;  1 drivers
L_0x55f83bfbae90 .part L_0x55f83bfbe8a0, 15, 1;
L_0x55f83bfbafd0 .concat [ 16 16 0 0], L_0x55f83bfbe8a0, L_0x7f8ca1def138;
L_0x55f83bfbb0c0 .concat [ 16 16 0 0], L_0x55f83bfbe8a0, L_0x7f8ca1def180;
L_0x55f83bfbb1f0 .functor MUXZ 32, L_0x55f83bfbb0c0, L_0x55f83bfbafd0, L_0x55f83bfbae90, C4<>;
L_0x55f83bfbb3b0 .concat [ 16 16 0 0], L_0x55f83bfbe8a0, L_0x7f8ca1def1c8;
L_0x55f83bfbb4a0 .functor MUXZ 32, v0x55f83bfa2030_0, v0x55f83bf9e2f0_0, v0x55f83bf9f8c0_0, C4<>;
L_0x55f83bfbb660 .part v0x55f83bfa0350_0, 1, 1;
L_0x55f83bfbb750 .part v0x55f83bfa0350_0, 0, 1;
L_0x55f83bfbb840 .concat [ 5 1 0 0], L_0x55f83bfbe770, L_0x7f8ca1def258;
L_0x55f83bfbba10 .concat [ 5 1 0 0], L_0x55f83bfbe6d0, L_0x7f8ca1def2a0;
L_0x55f83bfbbba0 .functor MUXZ 6, L_0x55f83bfbba10, L_0x55f83bfbb840, L_0x55f83bfbb750, C4<>;
L_0x55f83bfbbc90 .functor MUXZ 6, L_0x55f83bfbbba0, L_0x7f8ca1def210, L_0x55f83bfbb660, C4<>;
L_0x55f83bfbbe90 .part L_0x55f83bfbbc90, 0, 5;
L_0x55f83bfbbfd0 .functor MUXZ 32, v0x55f83bf9e2f0_0, v0x55f83bfa73f0_0, v0x55f83bf9fd30_0, C4<>;
L_0x55f83bfbc220 .functor MUXZ 32, v0x55f83bfa83e0_0, v0x55f83bfa2030_0, v0x55f83bf9f3a0_0, C4<>;
L_0x55f83bfbc2c0 .part v0x55f83bf9f470_0, 2, 1;
L_0x55f83bfbc440 .part v0x55f83bf9f470_0, 1, 1;
L_0x55f83bfbc4e0 .part v0x55f83bf9f470_0, 0, 1;
L_0x55f83bfbc6b0 .part L_0x55f83bfbb1f0, 0, 30;
L_0x55f83bfbc750 .concat [ 2 30 0 0], L_0x7f8ca1def2e8, L_0x55f83bfbc6b0;
L_0x55f83bfbc610 .functor MUXZ 32, L_0x55f83bfbb1f0, L_0x55f83bfbc750, L_0x55f83bfbc4e0, C4<>;
L_0x55f83bfbc9e0 .part v0x55f83bf9f470_0, 0, 1;
L_0x55f83bfbcb40 .functor MUXZ 32, v0x55f83bfa8480_0, L_0x7f8ca1def330, L_0x55f83bfbc9e0, C4<>;
L_0x55f83bfbccd0 .functor MUXZ 32, L_0x55f83bfbcb40, L_0x55f83bfbc610, L_0x55f83bfbc440, C4<>;
L_0x55f83bfbcf30 .functor MUXZ 32, L_0x55f83bfbccd0, L_0x55f83bfbb3b0, L_0x55f83bfbc2c0, C4<>;
L_0x55f83bfbd0c0 .part v0x55f83bfa00f0_0, 1, 1;
L_0x55f83bfbd290 .part v0x55f83bfa00f0_0, 0, 1;
L_0x55f83bfbd330 .part v0x55f83bfa2030_0, 28, 4;
L_0x55f83bfbd4c0 .part L_0x55f83bfbe940, 0, 24;
L_0x55f83bfbd560 .concat [ 2 24 0 0], L_0x7f8ca1def378, L_0x55f83bfbd4c0;
L_0x55f83bfbd7a0 .concat [ 26 4 0 0], L_0x55f83bfbd560, L_0x55f83bfbd330;
L_0x55f83bfbd8e0 .concat [ 30 2 0 0], L_0x55f83bfbd7a0, L_0x7f8ca1def3c0;
L_0x55f83bfbdb30 .functor MUXZ 32, L_0x55f83bfbd8e0, v0x55f83bfa83e0_0, L_0x55f83bfbd290, C4<>;
L_0x55f83bfbdcc0 .part v0x55f83bfa00f0_0, 0, 1;
L_0x55f83bfbdf10 .functor MUXZ 32, v0x55f83bf9e2f0_0, v0x55f83bfa6580_0, L_0x55f83bfbdcc0, C4<>;
L_0x55f83bfbdfb0 .functor MUXZ 32, L_0x55f83bfbdf10, L_0x55f83bfbdb30, L_0x55f83bfbd0c0, C4<>;
L_0x55f83bfbe180 .cmp/ne 32, v0x55f83bfa7180_0, L_0x7f8ca1def408;
L_0x55f83bfbe270 .functor MUXZ 32, L_0x55f83bfbdfb0, v0x55f83bfa7220_0, L_0x55f83bfbe180, C4<>;
S_0x55f83bf9c1b0 .scope module, "cpu_alu" "mips_cpu_alu" 5 200, 6 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "alu_func";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 5 "shift";
    .port_info 6 /INPUT 3 "mult_op";
    .port_info 7 /INPUT 1 "write";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "condition";
L_0x7f8ca1def4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f83bf9db10_0 .net/2u *"_ivl_0", 31 0, L_0x7f8ca1def4e0;  1 drivers
v0x55f83bf9dc10_0 .net "a", 31 0, L_0x55f83bfbc220;  alias, 1 drivers
v0x55f83bf9dcd0_0 .net "alu_func", 4 0, v0x55f83bf9ea40_0;  alias, 1 drivers
v0x55f83bf9dd70_0 .net "b", 31 0, L_0x55f83bfbcf30;  alias, 1 drivers
v0x55f83bf9de60_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bf9df50_0 .net "condition", 0 0, L_0x55f83bfc11d0;  alias, 1 drivers
v0x55f83bf9dff0_0 .net "hi", 31 0, v0x55f83bf9ccb0_0;  1 drivers
v0x55f83bf9e0b0_0 .net "lo", 31 0, v0x55f83bf9cd90_0;  1 drivers
v0x55f83bf9e150_0 .net "mult_op", 2 0, v0x55f83bf9eb40_0;  alias, 1 drivers
v0x55f83bf9e220_0 .net "reset", 0 0, v0x55f83bfaa770_0;  alias, 1 drivers
v0x55f83bf9e2f0_0 .var "result", 31 0;
v0x55f83bf9e390_0 .net "shift", 4 0, L_0x55f83bfbeb50;  alias, 1 drivers
v0x55f83bf9e470_0 .net "write", 0 0, v0x55f83bf9fea0_0;  alias, 1 drivers
E_0x55f83beb1670/0 .event anyedge, v0x55f83bf9d1f0_0, v0x55f83bf9ccb0_0, v0x55f83bf9cd90_0, v0x55f83bf9dcd0_0;
E_0x55f83beb1670/1 .event anyedge, v0x55f83bf9c860_0, v0x55f83bf9c960_0, v0x55f83bf9e390_0;
E_0x55f83beb1670 .event/or E_0x55f83beb1670/0, E_0x55f83beb1670/1;
L_0x55f83bfc11d0 .cmp/eq 32, v0x55f83bf9e2f0_0, L_0x7f8ca1def4e0;
S_0x55f83bf9c4f0 .scope module, "alu_mult" "mips_cpu_alu_mult_div" 6 17, 7 1 0, S_0x55f83bf9c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "hi";
    .port_info 7 /OUTPUT 32 "lo";
v0x55f83bf9c860_0 .net "a", 31 0, L_0x55f83bfbc220;  alias, 1 drivers
v0x55f83bf9c960_0 .net "b", 31 0, L_0x55f83bfbcf30;  alias, 1 drivers
v0x55f83bf9ca40_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bf9cae0_0 .var "div", 63 0;
v0x55f83bf9cb80_0 .var "div_u", 63 0;
v0x55f83bf9ccb0_0 .var "hi", 31 0;
v0x55f83bf9cd90_0 .var "lo", 31 0;
v0x55f83bf9ce70_0 .var "mag_a", 31 0;
v0x55f83bf9cf50_0 .var "mag_b", 31 0;
v0x55f83bf9d030_0 .var "mult", 63 0;
v0x55f83bf9d110_0 .var "mult_u", 63 0;
v0x55f83bf9d1f0_0 .net "op", 2 0, v0x55f83bf9eb40_0;  alias, 1 drivers
v0x55f83bf9d2d0_0 .net "reset", 0 0, v0x55f83bfaa770_0;  alias, 1 drivers
v0x55f83bf9d390_0 .net "sign_a", 0 0, L_0x55f83bfbfdb0;  1 drivers
v0x55f83bf9d450_0 .net "sign_b", 0 0, L_0x55f83bfc10d0;  1 drivers
v0x55f83bf9d510_0 .var "sign_out", 0 0;
v0x55f83bf9d5d0_0 .var "signed_a", 31 0;
v0x55f83bf9d6b0_0 .var "signed_b", 31 0;
v0x55f83bf9d790_0 .var "unsigned_a", 31 0;
v0x55f83bf9d870_0 .var "unsigned_b", 31 0;
v0x55f83bf9d950_0 .net "write", 0 0, v0x55f83bf9fea0_0;  alias, 1 drivers
E_0x55f83be9b670 .event anyedge, v0x55f83bf9c860_0, v0x55f83bf9c960_0, v0x55f83bf9d390_0, v0x55f83bf9d450_0;
L_0x55f83bfbfdb0 .part L_0x55f83bfbc220, 31, 1;
L_0x55f83bfc10d0 .part L_0x55f83bfbcf30, 31, 1;
S_0x55f83bf9e660 .scope module, "cpu_alu_control" "mips_cpu_alu_control" 5 213, 8 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "toAlu";
    .port_info 3 /OUTPUT 3 "toMult";
v0x55f83bf9e860_0 .net "aluOp", 3 0, v0x55f83bf9f1f0_0;  alias, 1 drivers
v0x55f83bf9e960_0 .net "funct", 5 0, L_0x55f83bfbea20;  alias, 1 drivers
v0x55f83bf9ea40_0 .var "toAlu", 4 0;
v0x55f83bf9eb40_0 .var "toMult", 2 0;
E_0x55f83bf84ec0 .event anyedge, v0x55f83bf9e860_0, v0x55f83bf9e960_0;
S_0x55f83bf9ecb0 .scope module, "cpu_control" "mips_cpu_controller" 5 145, 9 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "fncode";
    .port_info 2 /INPUT 32 "memoryadress";
    .port_info 3 /INPUT 5 "regimm";
    .port_info 4 /INPUT 3 "state";
    .port_info 5 /INPUT 1 "waitrequest";
    .port_info 6 /OUTPUT 2 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "iord";
    .port_info 9 /OUTPUT 1 "irwrite";
    .port_info 10 /OUTPUT 1 "pcwrite";
    .port_info 11 /OUTPUT 2 "pcsource";
    .port_info 12 /OUTPUT 1 "pcwritecond";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "threecycle";
    .port_info 15 /OUTPUT 1 "memread";
    .port_info 16 /OUTPUT 1 "memwrite";
    .port_info 17 /OUTPUT 4 "byteenable";
    .port_info 18 /OUTPUT 1 "memtoreg";
    .port_info 19 /OUTPUT 4 "aluop";
    .port_info 20 /OUTPUT 1 "muldivwrite";
    .port_info 21 /OUTPUT 1 "alusrca";
    .port_info 22 /OUTPUT 3 "alusrcb";
    .port_info 23 /OUTPUT 1 "aluouten";
v0x55f83bf9f1f0_0 .var "aluop", 3 0;
v0x55f83bf9f300_0 .var "aluouten", 0 0;
v0x55f83bf9f3a0_0 .var "alusrca", 0 0;
v0x55f83bf9f470_0 .var "alusrcb", 2 0;
v0x55f83bf9f550_0 .var "byteenable", 3 0;
v0x55f83bf9f680_0 .var "exec1", 0 0;
v0x55f83bf9f740_0 .var "exec2", 0 0;
v0x55f83bf9f800_0 .net "fncode", 5 0, L_0x55f83bfbea20;  alias, 1 drivers
v0x55f83bf9f8c0_0 .var "iord", 0 0;
v0x55f83bf9f9f0_0 .var "irwrite", 0 0;
v0x55f83bf9fab0_0 .var "jump", 0 0;
v0x55f83bf9fb70_0 .net "memoryadress", 31 0, v0x55f83bf9e2f0_0;  alias, 1 drivers
v0x55f83bf9fc60_0 .var "memread", 0 0;
v0x55f83bf9fd30_0 .var "memtoreg", 0 0;
v0x55f83bf9fdd0_0 .var "memwrite", 0 0;
v0x55f83bf9fea0_0 .var "muldivwrite", 0 0;
v0x55f83bf9ff40_0 .net "opcode", 5 0, L_0x55f83bfbe540;  alias, 1 drivers
v0x55f83bfa00f0_0 .var "pcsource", 1 0;
v0x55f83bfa01d0_0 .var "pcwrite", 0 0;
v0x55f83bfa0290_0 .var "pcwritecond", 0 0;
v0x55f83bfa0350_0 .var "regdst", 1 0;
v0x55f83bfa0430_0 .net "regimm", 4 0, L_0x55f83bfbe6d0;  alias, 1 drivers
v0x55f83bfa0510_0 .var "regwrite", 0 0;
v0x55f83bfa05d0_0 .net "state", 2 0, v0x55f83bfa9300_0;  1 drivers
v0x55f83bfa06b0_0 .var "threecycle", 0 0;
v0x55f83bfa0770_0 .net "waitrequest", 0 0, v0x55f83bf9bb90_0;  alias, 1 drivers
E_0x55f83bf855a0/0 .event anyedge, v0x55f83bfa05d0_0, v0x55f83bf9bb90_0, v0x55f83bf9ff40_0, v0x55f83bf9e960_0;
E_0x55f83bf855a0/1 .event anyedge, v0x55f83bfa0430_0, v0x55f83bf9e2f0_0;
E_0x55f83bf855a0 .event/or E_0x55f83bf855a0/0, E_0x55f83bf855a0/1;
S_0x55f83bfa0bc0 .scope module, "cpu_instruction_register" "mips_cpu_instruction_reg" 5 171, 10 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /INPUT 32 "memory_output";
    .port_info 4 /OUTPUT 6 "control_input";
    .port_info 5 /OUTPUT 5 "source_1";
    .port_info 6 /OUTPUT 5 "source_2";
    .port_info 7 /OUTPUT 5 "dest";
    .port_info 8 /OUTPUT 16 "immediate";
    .port_info 9 /OUTPUT 26 "jmp_address";
    .port_info 10 /OUTPUT 6 "funct";
    .port_info 11 /OUTPUT 5 "shamt";
v0x55f83bfa0ed0_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bfa0f90_0 .net "control_input", 5 0, L_0x55f83bfbe540;  alias, 1 drivers
v0x55f83bfa1080_0 .net "dest", 4 0, L_0x55f83bfbe770;  alias, 1 drivers
v0x55f83bfa1150_0 .net "enable", 0 0, v0x55f83bf9f9f0_0;  alias, 1 drivers
v0x55f83bfa1220_0 .net "funct", 5 0, L_0x55f83bfbea20;  alias, 1 drivers
v0x55f83bfa1360_0 .net "immediate", 15 0, L_0x55f83bfbe8a0;  alias, 1 drivers
v0x55f83bfa1440_0 .var "instruction", 31 0;
v0x55f83bfa1520_0 .net "jmp_address", 25 0, L_0x55f83bfbe940;  alias, 1 drivers
v0x55f83bfa1600_0 .net "memory_output", 31 0, v0x55f83bf9b8f0_0;  alias, 1 drivers
v0x55f83bfa16c0_0 .net "shamt", 4 0, L_0x55f83bfbeb50;  alias, 1 drivers
v0x55f83bfa1760_0 .net "source_1", 4 0, L_0x55f83bfbe5e0;  alias, 1 drivers
v0x55f83bfa1820_0 .net "source_2", 4 0, L_0x55f83bfbe6d0;  alias, 1 drivers
v0x55f83bfa1910_0 .net "state", 2 0, v0x55f83bfa9300_0;  alias, 1 drivers
L_0x55f83bfbe540 .part v0x55f83bfa1440_0, 26, 6;
L_0x55f83bfbe5e0 .part v0x55f83bfa1440_0, 21, 5;
L_0x55f83bfbe6d0 .part v0x55f83bfa1440_0, 16, 5;
L_0x55f83bfbe770 .part v0x55f83bfa1440_0, 11, 5;
L_0x55f83bfbe8a0 .part v0x55f83bfa1440_0, 0, 16;
L_0x55f83bfbe940 .part v0x55f83bfa1440_0, 0, 26;
L_0x55f83bfbea20 .part v0x55f83bfa1440_0, 0, 6;
L_0x55f83bfbeb50 .part v0x55f83bfa1440_0, 6, 5;
S_0x55f83bfa1b40 .scope module, "cpu_pc" "mips_cpu_pc" 5 137, 11 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcenable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "pcin";
    .port_info 4 /OUTPUT 32 "pcout";
v0x55f83bfa1d20_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bfa1e70_0 .net "pcenable", 0 0, v0x55f83bfa01d0_0;  alias, 1 drivers
v0x55f83bfa1f60_0 .net "pcin", 31 0, L_0x55f83bfbe270;  alias, 1 drivers
v0x55f83bfa2030_0 .var "pcout", 31 0;
v0x55f83bfa20f0_0 .net "reset", 0 0, v0x55f83bfaa770_0;  alias, 1 drivers
S_0x55f83bfa2280 .scope module, "cpu_register_file" "mips_cpu_register_file" 5 186, 12 1 0, S_0x55f83bf9bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "read_data_v0";
    .port_info 10 /OUTPUT 1024 "register";
L_0x55f83bfbbd30 .functor BUFZ 32, v0x55f83bfa3330_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f83bf73440 .functor BUFZ 32, L_0x55f83bfbec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f83bf272f0 .functor BUFZ 32, L_0x55f83bfbedd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f83bfa2870_0 .net *"_ivl_11", 31 0, L_0x55f83bfbedd0;  1 drivers
v0x55f83bfa2970_0 .net *"_ivl_13", 6 0, L_0x55f83bfbee70;  1 drivers
L_0x7f8ca1def498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa2a50_0 .net *"_ivl_16", 1 0, L_0x7f8ca1def498;  1 drivers
v0x55f83bfa2b10_0 .net *"_ivl_3", 31 0, L_0x55f83bfbec40;  1 drivers
v0x55f83bfa2bf0_0 .net *"_ivl_5", 6 0, L_0x55f83bfbece0;  1 drivers
L_0x7f8ca1def450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f83bfa2d20_0 .net *"_ivl_8", 1 0, L_0x7f8ca1def450;  1 drivers
v0x55f83bfa2e00_0 .net "clk", 0 0, v0x55f83bfa9b60_0;  alias, 1 drivers
v0x55f83bfa2ea0_0 .net "read_data_1", 31 0, L_0x55f83bf73440;  alias, 1 drivers
v0x55f83bfa2f80_0 .net "read_data_2", 31 0, L_0x55f83bf272f0;  alias, 1 drivers
v0x55f83bfa30f0_0 .net "read_data_v0", 31 0, L_0x55f83bfbbd30;  alias, 1 drivers
v0x55f83bfa31d0_0 .net "read_reg_1", 4 0, L_0x55f83bfbe5e0;  alias, 1 drivers
v0x55f83bfa3290_0 .net "read_reg_2", 4 0, L_0x55f83bfbe6d0;  alias, 1 drivers
v0x55f83bfa3330 .array "register", 0 31, 31 0;
v0x55f83bfa3900_0 .net "reset", 0 0, v0x55f83bfaa770_0;  alias, 1 drivers
v0x55f83bfa39a0_0 .net "write_data", 31 0, L_0x55f83bfbbfd0;  alias, 1 drivers
v0x55f83bfa3a80_0 .net "write_enable", 0 0, v0x55f83bfa0510_0;  alias, 1 drivers
v0x55f83bfa3b20_0 .net "write_reg", 4 0, L_0x55f83bfbbe90;  alias, 1 drivers
L_0x55f83bfbec40 .array/port v0x55f83bfa3330, L_0x55f83bfbece0;
L_0x55f83bfbece0 .concat [ 5 2 0 0], L_0x55f83bfbe5e0, L_0x7f8ca1def450;
L_0x55f83bfbedd0 .array/port v0x55f83bfa3330, L_0x55f83bfbee70;
L_0x55f83bfbee70 .concat [ 5 2 0 0], L_0x55f83bfbe6d0, L_0x7f8ca1def498;
S_0x55f83bfa2570 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 12 29, 12 29 0, S_0x55f83bfa2280;
 .timescale 0 0;
v0x55f83bfa2770_0 .var/2s "i", 31 0;
    .scope S_0x55f83bf9ab60;
T_0 ;
    %fork t_1, S_0x55f83bf9ae60;
    %jmp t_0;
    .scope S_0x55f83bf9ae60;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f83bf7e340_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f83bf7e340_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f83bf7e340_0;
    %store/vec4a v0x55f83bf9b770, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f83bf7e340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f83bf7e340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55f83bf9ab60;
t_0 %join;
    %vpi_call/w 4 27 "$display", "Loading RAM contents from %s", P_0x55f83bf9ad10 {0 0 0};
    %vpi_call/w 4 28 "$readmemh", P_0x55f83bf9ad10, v0x55f83bf9b770, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000001000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55f83bf9ab60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9bb90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f83bf9b8f0_0, 0, 32;
    %vpi_func 4 38 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %store/vec4 v0x55f83bf9bab0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55f83bf9ab60;
T_2 ;
    %wait E_0x55f83beb0f70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f83bf9bb90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f83bf9ab60;
T_3 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bf9bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f83bf9bab0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55f83bf9bab0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55f83bf9bab0_0, 0;
    %load/vec4 v0x55f83bf9b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 4 51 "$display", "Address: %h data: %h", v0x55f83bf9b4f0_0, &A<v0x55f83bf9b770, v0x55f83bf9b4f0_0 > {0 0 0};
    %ix/getv 4, v0x55f83bf9b9d0_0;
    %load/vec4a v0x55f83bf9b770, 4;
    %assign/vec4 v0x55f83bf9b8f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55f83bf9bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 4 54 "$display", "Bytenable: %b address: %h data: %h", v0x55f83bf9b5d0_0, v0x55f83bf9b4f0_0, v0x55f83bf9bd10_0 {0 0 0};
    %load/vec4 v0x55f83bf9b5d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x55f83bf9bd10_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %ix/getv 4, v0x55f83bf9b4f0_0;
    %load/vec4a v0x55f83bf9b770, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %load/vec4 v0x55f83bf9b5d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x55f83bf9bd10_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/getv 4, v0x55f83bf9b4f0_0;
    %load/vec4a v0x55f83bf9b770, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f83bf9b5d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x55f83bf9bd10_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/getv 4, v0x55f83bf9b4f0_0;
    %load/vec4a v0x55f83bf9b770, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f83bf9b5d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x55f83bf9bd10_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %ix/getv 4, v0x55f83bf9b4f0_0;
    %load/vec4a v0x55f83bf9b770, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55f83bf9b4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f83bf9b770, 0, 4;
T_3.6 ;
T_3.5 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f83bf9bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f83bf9bb90_0, 0;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f83bfa1b40;
T_4 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bfa20f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55f83bfa2030_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f83bfa1e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f83bfa1f60_0;
    %assign/vec4 v0x55f83bfa2030_0, 0;
T_4.2 ;
T_4.1 ;
    %vpi_call/w 11 18 "$display", "pc = %h", v0x55f83bfa2030_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f83bf9ecb0;
T_5 ;
Ewait_0 .event/or E_0x55f83bf855a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55f83bfa05d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f83bf9f680_0, 0, 1;
    %load/vec4 v0x55f83bfa05d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f83bf9f740_0, 0, 1;
    %load/vec4 v0x55f83bfa05d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %load/vec4 v0x55f83bfa0770_0;
    %nor/r;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f83bfa05d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55f83bf9ff40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x55f83bf9f800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x55f83bfa0430_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_5.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %load/vec4 v0x55f83bfa0430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %load/vec4 v0x55f83bf9f680_0;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %load/vec4 v0x55f83bf9f740_0;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %load/vec4 v0x55f83bf9f740_0;
    %load/vec4 v0x55f83bfa0430_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %mul;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %load/vec4 v0x55f83bf9f740_0;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
T_5.21 ;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.28, 9;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_5.29, 9;
T_5.28 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.30, 10;
    %pushi/vec4 6, 0, 5;
    %jmp/1 T_5.31, 10;
T_5.30 ; End of true expr.
    %pushi/vec4 5, 0, 5;
    %jmp/0 T_5.31, 10;
 ; End of false expr.
    %blend;
T_5.31;
    %jmp/0 T_5.29, 9;
 ; End of false expr.
    %blend;
T_5.29;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %pad/s 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 11, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.34, 9;
    %pushi/vec4 14, 0, 5;
    %jmp/1 T_5.35, 9;
T_5.34 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.36, 10;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_5.37, 10;
T_5.36 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.38, 11;
    %pushi/vec4 11, 0, 5;
    %jmp/1 T_5.39, 11;
T_5.38 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_5.39, 11;
 ; End of false expr.
    %blend;
T_5.39;
    %jmp/0 T_5.37, 10;
 ; End of false expr.
    %blend;
T_5.37;
    %jmp/0 T_5.35, 9;
 ; End of false expr.
    %blend;
T_5.35;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %pad/s 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %load/vec4 v0x55f83bf9f740_0;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %load/vec4 v0x55f83bf9f680_0;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa0350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa01d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f83bfa00f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa0290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bfa06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9fdd0_0, 0, 1;
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 40, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.40, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_5.41, 8;
T_5.40 ; End of true expr.
    %load/vec4 v0x55f83bf9ff40_0;
    %cmpi/e 41, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.42, 9;
    %load/vec4 v0x55f83bf9fb70_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_5.44, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_5.45, 10;
T_5.44 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_5.45, 10;
 ; End of false expr.
    %blend;
T_5.45;
    %jmp/1 T_5.43, 9;
T_5.42 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55f83bf9fb70_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %jmp/0 T_5.43, 9;
 ; End of false expr.
    %blend;
T_5.43;
    %jmp/0 T_5.41, 8;
 ; End of false expr.
    %blend;
T_5.41;
    %store/vec4 v0x55f83bf9f550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fd30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f83bf9f1f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f3a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f83bf9f470_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f83bf9f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bf9fea0_0, 0, 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f83bfa0bc0;
T_6 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bfa1150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55f83bfa1910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55f83bfa1600_0;
    %assign/vec4 v0x55f83bfa1440_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f83bfa2280;
T_7 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bfa3900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x55f83bfa2570;
    %jmp t_2;
    .scope S_0x55f83bfa2570;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f83bfa2770_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55f83bfa2770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f83bfa2770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f83bfa3330, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f83bfa2770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f83bfa2770_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x55f83bfa2280;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f83bfa3a80_0;
    %load/vec4 v0x55f83bfa3b20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call/w 12 35 "$display", "writing" {0 0 0};
    %vpi_call/w 12 36 "$display", "reg = %d", v0x55f83bfa3b20_0 {0 0 0};
    %vpi_call/w 12 37 "$display", "reg = %d", v0x55f83bfa39a0_0 {0 0 0};
    %load/vec4 v0x55f83bfa39a0_0;
    %load/vec4 v0x55f83bfa3b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f83bfa3330, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f83bf9c4f0;
T_8 ;
Ewait_1 .event/or E_0x55f83be9b670, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55f83bf9c860_0;
    %store/vec4 v0x55f83bf9d5d0_0, 0, 32;
    %load/vec4 v0x55f83bf9c960_0;
    %store/vec4 v0x55f83bf9d6b0_0, 0, 32;
    %load/vec4 v0x55f83bf9c860_0;
    %store/vec4 v0x55f83bf9d790_0, 0, 32;
    %load/vec4 v0x55f83bf9c960_0;
    %store/vec4 v0x55f83bf9d870_0, 0, 32;
    %load/vec4 v0x55f83bf9d390_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55f83bf9c860_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55f83bf9c860_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55f83bf9ce70_0, 0, 32;
    %load/vec4 v0x55f83bf9d450_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x55f83bf9c960_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x55f83bf9c960_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x55f83bf9cf50_0, 0, 32;
    %load/vec4 v0x55f83bf9d790_0;
    %pad/u 64;
    %load/vec4 v0x55f83bf9d870_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55f83bf9cb80_0, 0, 64;
    %load/vec4 v0x55f83bf9d790_0;
    %pad/u 64;
    %load/vec4 v0x55f83bf9d870_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f83bf9d110_0, 0, 64;
    %load/vec4 v0x55f83bf9ce70_0;
    %pad/u 64;
    %load/vec4 v0x55f83bf9cf50_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x55f83bf9cae0_0, 0, 64;
    %load/vec4 v0x55f83bf9ce70_0;
    %pad/u 64;
    %load/vec4 v0x55f83bf9cf50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f83bf9d030_0, 0, 64;
    %load/vec4 v0x55f83bf9d390_0;
    %load/vec4 v0x55f83bf9d450_0;
    %add;
    %store/vec4 v0x55f83bf9d510_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f83bf9c4f0;
T_9 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bf9d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f83bf9ccb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f83bf9d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f83bf9d1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x55f83bf9cb80_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55f83bf9ccb0_0, 0;
    %load/vec4 v0x55f83bf9cb80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x55f83bf9d110_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55f83bf9ccb0_0, 0;
    %load/vec4 v0x55f83bf9d110_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x55f83bf9d510_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f83bf9ccb0_0, 4, 5;
    %load/vec4 v0x55f83bf9cae0_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f83bf9ccb0_0, 4, 5;
    %load/vec4 v0x55f83bf9cae0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x55f83bf9d510_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f83bf9ccb0_0, 4, 5;
    %load/vec4 v0x55f83bf9d030_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f83bf9ccb0_0, 4, 5;
    %load/vec4 v0x55f83bf9d030_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x55f83bf9c860_0;
    %assign/vec4 v0x55f83bf9ccb0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x55f83bf9c860_0;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x55f83bf9ccb0_0;
    %assign/vec4 v0x55f83bf9ccb0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x55f83bf9cd90_0;
    %assign/vec4 v0x55f83bf9cd90_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f83bf9c1b0;
T_10 ;
Ewait_2 .event/or E_0x55f83beb1670, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55f83bf9e150_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f83bf9dff0_0;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f83bf9e150_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55f83bf9e0b0_0;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55f83bf9dcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.4 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %add;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.5 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %and;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.6 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %or;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.7 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %sub;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.8 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.9 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.10 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9e390_0;
    %shiftl 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.11 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9dc10_0;
    %shiftl 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.12 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9e390_0;
    %shiftr 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.13 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9dc10_0;
    %shiftr 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.14 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9e390_0;
    %shiftr/s 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.15 ;
    %load/vec4 v0x55f83bf9dd70_0;
    %ix/getv 4, v0x55f83bf9dc10_0;
    %shiftr/s 4;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.16 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %xor;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.17 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f83bf9dc10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f83bf9dc10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0x55f83bf9dc10_0;
    %load/vec4 v0x55f83bf9dd70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55f83bf9e2f0_0, 0, 32;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f83bf9e660;
T_11 ;
Ewait_3 .event/or E_0x55f83bf84ec0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55f83bf9e860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0x55f83bf9e960_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0x55f83bf9e960_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.38 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f83bf9eb40_0, 0, 3;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f83bf9ea40_0, 0, 5;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f83bf9bef0;
T_12 ;
    %wait E_0x55f83beb1ae0;
    %vpi_call/w 5 20 "$display", "address bus = %h", v0x55f83bfa7300_0 {0 0 0};
    %vpi_call/w 5 21 "$display", "pc value = %h", v0x55f83bfa7f40_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f83bf9bef0;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f83bfa9300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa62f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f83bfa7180_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55f83bf9bef0;
T_14 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bfa90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f83bfa9300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f83bfa62f0_0, 0;
    %vpi_call/w 5 90 "$display", "reset state = %d", v0x55f83bfa9300_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f83bfa7f40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f83bfa9300_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f83bfa9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f83bfa62f0_0, 0;
    %vpi_call/w 5 94 "$display", "hault state = %d", v0x55f83bfa9300_0 {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55f83bfa9660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55f83bfa9300_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55f83bfa9300_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f83bfa9410_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.6, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f83bfa9300_0, 0;
    %vpi_call/w 5 98 "$display", "state = %d", v0x55f83bfa9300_0 {0 0 0};
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55f83bfa9300_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f83bfa9300_0, 0;
    %vpi_call/w 5 101 "$display", "state = %d", v0x55f83bfa9300_0 {0 0 0};
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f83bf9bef0;
T_15 ;
    %wait E_0x55f83beb1ae0;
    %load/vec4 v0x55f83bfa75a0_0;
    %assign/vec4 v0x55f83bfa73f0_0, 0;
    %load/vec4 v0x55f83bfa8240_0;
    %assign/vec4 v0x55f83bfa83e0_0, 0;
    %load/vec4 v0x55f83bfa8310_0;
    %assign/vec4 v0x55f83bfa8480_0, 0;
    %load/vec4 v0x55f83bfa6ba0_0;
    %load/vec4 v0x55f83bfa81a0_0;
    %and;
    %load/vec4 v0x55f83bfa70b0_0;
    %or;
    %pad/u 32;
    %assign/vec4 v0x55f83bfa7180_0, 0;
    %load/vec4 v0x55f83bfa6ba0_0;
    %load/vec4 v0x55f83bfa81a0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f83bfa70b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %load/vec4 v0x55f83bfa6db0_0;
    %assign/vec4 v0x55f83bfa7220_0, 0;
T_15.0 ;
    %load/vec4 v0x55f83bfa6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55f83bfa6660_0;
    %assign/vec4 v0x55f83bfa6580_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f83bf4d570;
T_16 ;
    %vpi_call/w 3 52 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f83bf4d570 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f83bfa9b60_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55f83bfa9b60_0;
    %nor/r;
    %store/vec4 v0x55f83bfa9b60_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55f83bfa9b60_0;
    %nor/r;
    %store/vec4 v0x55f83bfa9b60_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 63 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55f83bf81e60 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55f83bf4d570;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f83bfaa770_0, 0;
    %wait E_0x55f83beb1ae0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f83bfaa770_0, 0;
    %wait E_0x55f83beb1ae0;
    %vpi_call/w 3 74 "$display", "address = %h", v0x55f83bfa9c00_0 {0 0 0};
    %load/vec4 v0x55f83bfa99b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 76 "$display", "TB: CPU did not set active=1 after reset." {0 0 0};
T_17.1 ;
    %delay 150, 0;
    %fork t_5, S_0x55f83bf4c8a0;
    %jmp t_4;
    .scope S_0x55f83bf4c8a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f83bf7bde0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55f83bf7bde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %vpi_call/w 3 88 "$display", "TB: INFO: register_v", v0x55f83bf7bde0_0, " = %d", v0x55f83bfaa6b0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f83bf7bde0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f83bf7bde0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .scope S_0x55f83bf4d570;
t_4 %join;
    %vpi_call/w 3 91 "$display", "TB: INFO: register_v0 = %d", v0x55f83bfaa6b0_0 {0 0 0};
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_bus_tb.v";
    "mips_cpu_avalon_RAM.v";
    "mips_cpu_bus.v";
    "mips_cpu_alu.v";
    "mips_cpu_alu_mult_div.v";
    "mips_cpu_alu_control.v";
    "mips_cpu_controller.v";
    "mips_cpu_instruction_reg.v";
    "mips_cpu_pc.v";
    "mips_cpu_register_file.v";
