// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "03/19/2024 17:18:49"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Basic_FQ (
	UART_TXD,
	Clock1,
	ReadBuff,
	Tx,
	To_Oscilator,
	Btn,
	rst,
	DIN_RDY,
	DOUT_VLD,
	FRAME_ERROR,
	PARITY_ERROR);
output 	UART_TXD;
input 	Clock1;
input 	ReadBuff;
input 	Tx;
input 	To_Oscilator;
input 	Btn;
input 	rst;
output 	DIN_RDY;
output 	DOUT_VLD;
output 	FRAME_ERROR;
output 	PARITY_ERROR;

// Design Ports Information
// UART_TXD	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DIN_RDY	=>  Location: PIN_AA21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// DOUT_VLD	=>  Location: PIN_T20,	 I/O Standard: 1.5 V,	 Current Strength: Default
// FRAME_ERROR	=>  Location: PIN_U22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// PARITY_ERROR	=>  Location: PIN_U21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// Clock1	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadBuff	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// Tx	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// To_Oscilator	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Btn	=>  Location: PIN_L22,	 I/O Standard: 1.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \UART_TXD~output_o ;
wire \DIN_RDY~output_o ;
wire \DOUT_VLD~output_o ;
wire \FRAME_ERROR~output_o ;
wire \PARITY_ERROR~output_o ;
wire \Clock1~input_o ;
wire \Clock1~inputclkctrl_outclk ;
wire \ReadBuff~input_o ;
wire \inst1|uart_tx_i|Selector0~0_combout ;
wire \inst1|uart_tx_i|tx_pstate.idle~feeder_combout ;
wire \inst1|uart_tx_i|tx_pstate.idle~q ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ;
wire \inst1|os_clk_divider_i|Add0~0_combout ;
wire \inst1|os_clk_divider_i|clk_div_cnt~3_combout ;
wire \inst1|os_clk_divider_i|Add0~1 ;
wire \inst1|os_clk_divider_i|Add0~2_combout ;
wire \inst1|os_clk_divider_i|clk_div_cnt~1_combout ;
wire \inst1|os_clk_divider_i|Add0~3 ;
wire \inst1|os_clk_divider_i|Add0~4_combout ;
wire \inst1|os_clk_divider_i|Add0~5 ;
wire \inst1|os_clk_divider_i|Add0~6_combout ;
wire \inst1|os_clk_divider_i|clk_div_cnt~2_combout ;
wire \inst1|os_clk_divider_i|Equal0~0_combout ;
wire \inst1|os_clk_divider_i|Add0~7 ;
wire \inst1|os_clk_divider_i|Add0~8_combout ;
wire \inst1|os_clk_divider_i|clk_div_cnt~0_combout ;
wire \inst1|os_clk_divider_i|Equal0~1_combout ;
wire \inst1|os_clk_divider_i|DIV_MARK~q ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout ;
wire \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ;
wire \inst1|uart_tx_i|Selector3~0_combout ;
wire \inst1|uart_tx_i|tx_pstate.databits~q ;
wire \inst1|uart_tx_i|tx_bit_count[0]~1_combout ;
wire \inst1|uart_tx_i|tx_bit_count[1]~0_combout ;
wire \inst1|uart_tx_i|tx_bit_count[2]~2_combout ;
wire \inst1|uart_tx_i|tx_bit_count[2]~3_combout ;
wire \inst1|uart_tx_i|Selector4~0_combout ;
wire \inst1|uart_tx_i|Selector4~1_combout ;
wire \inst1|uart_tx_i|Selector4~2_combout ;
wire \inst1|uart_tx_i|tx_pstate.stopbit~q ;
wire \inst1|uart_tx_i|DIN_RDY~combout ;
wire \inst1|uart_tx_i|Selector1~1_combout ;
wire \inst1|uart_tx_i|tx_pstate.txsync~q ;
wire \inst1|uart_tx_i|tx_pstate.startbit~0_combout ;
wire \inst1|uart_tx_i|tx_pstate.startbit~q ;
wire \inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \rst~input_o ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \To_Oscilator~input_o ;
wire \Tx~input_o ;
wire \inst~combout ;
wire \inst~clkctrl_outclk ;
wire \inst16~feeder_combout ;
wire \Btn~input_o ;
wire \inst16~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout ;
wire \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ;
wire \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout ;
wire \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \inst15|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ;
wire \Tx~inputclkctrl_outclk ;
wire \inst2|count[0]~4_combout ;
wire \inst2|count[0]~feeder_combout ;
wire \inst2|count[1]~1_combout ;
wire \inst2|count[1]~feeder_combout ;
wire \inst2|count[2]~0_combout ;
wire \inst2|count[2]~feeder_combout ;
wire \inst2|count[3]~2_combout ;
wire \inst2|count[3]~3_combout ;
wire \inst2|count[3]~feeder_combout ;
wire \inst17|Q[3]~feeder_combout ;
wire \inst8|Q[3]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout ;
wire \inst1|uart_tx_i|Selector1~0_combout ;
wire \inst17|Q[2]~feeder_combout ;
wire \inst8|Q[2]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout ;
wire \inst17|Q[0]~feeder_combout ;
wire \inst8|Q[0]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout ;
wire \inst17|Q[1]~feeder_combout ;
wire \inst8|Q[1]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout ;
wire \inst1|uart_tx_i|Mux0~0_combout ;
wire \inst1|uart_tx_i|Mux0~1_combout ;
wire \inst1|uart_tx_i|Mux1~0_combout ;
wire \To_Oscilator~inputclkctrl_outclk ;
wire \inst3|count[0]~4_combout ;
wire \inst3|count[0]~feeder_combout ;
wire \inst3|count[1]~1_combout ;
wire \inst3|count[1]~feeder_combout ;
wire \inst3|count[2]~0_combout ;
wire \inst3|count[2]~feeder_combout ;
wire \inst6|Q[2]~feeder_combout ;
wire \inst8|Q[6]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout ;
wire \inst3|count[3]~2_combout ;
wire \inst3|count[3]~3_combout ;
wire \inst3|count[3]~feeder_combout ;
wire \inst6|Q[3]~feeder_combout ;
wire \inst8|Q[7]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout ;
wire \inst6|Q[1]~feeder_combout ;
wire \inst8|Q[5]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout ;
wire \inst6|Q[0]~feeder_combout ;
wire \inst8|Q[4]~feeder_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout ;
wire \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout ;
wire \inst1|uart_tx_i|Mux0~2_combout ;
wire \inst1|uart_tx_i|Mux0~3_combout ;
wire \inst1|uart_tx_i|Mux1~1_combout ;
wire \inst1|uart_tx_i|UART_TXD~q ;
wire \inst1|uart_rx_i|fsm_pstate.idle~0_combout ;
wire \inst1|uart_rx_i|fsm_pstate.idle~q ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout ;
wire \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \inst1|uart_rx_i|Selector1~0_combout ;
wire \inst1|uart_rx_i|fsm_pstate.startbit~q ;
wire \inst1|uart_rx_i|rx_bit_count[0]~0_combout ;
wire \inst1|uart_rx_i|rx_bit_count[1]~1_combout ;
wire \inst1|uart_rx_i|rx_bit_count[2]~2_combout ;
wire \inst1|uart_rx_i|rx_bit_count[2]~3_combout ;
wire \inst1|uart_rx_i|Selector3~0_combout ;
wire \inst1|uart_rx_i|Selector2~0_combout ;
wire \inst1|uart_rx_i|fsm_pstate.databits~q ;
wire \inst1|uart_rx_i|Selector3~1_combout ;
wire \inst1|uart_rx_i|fsm_pstate.stopbit~q ;
wire \inst1|uart_rx_i|Selector0~0_combout ;
wire \inst1|uart_rx_i|FRAME_ERROR~q ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w ;
wire [3:0] \inst2|count ;
wire [2:0] \inst1|uart_rx_i|rx_bit_count ;
wire [7:0] \inst1|uart_tx_i|tx_data ;
wire [2:0] \inst1|uart_tx_i|tx_bit_count ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b ;
wire [17:0] \inst15|dcfifo_component|auto_generated|wrptr_g ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w ;
wire [3:0] \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [1:0] \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w ;
wire [7:0] \inst8|Q ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w ;
wire [1:0] \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w ;
wire [16:0] \inst15|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt ;
wire [4:0] \inst1|os_clk_divider_i|clk_div_cnt ;
wire [17:0] \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a ;
wire [3:0] \inst3|count ;
wire [17:0] \inst15|dcfifo_component|auto_generated|rdptr_g ;
wire [17:0] \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a ;
wire [3:0] \inst17|Q ;
wire [3:0] \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b ;
wire [3:0] \inst6|Q ;
wire [17:0] \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a ;
wire [4:0] \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [17:0] \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a ;
wire [17:0] \inst15|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [4:0] \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a ;

wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus ;
wire [0:0] \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus ;

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus [0];

assign \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout  = \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y47_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \UART_TXD~output (
	.i(\inst1|uart_tx_i|UART_TXD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DIN_RDY~output (
	.i(\inst1|uart_tx_i|DIN_RDY~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN_RDY~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN_RDY~output .bus_hold = "false";
defparam \DIN_RDY~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DOUT_VLD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_VLD~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_VLD~output .bus_hold = "false";
defparam \DOUT_VLD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \FRAME_ERROR~output (
	.i(\inst1|uart_rx_i|FRAME_ERROR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FRAME_ERROR~output_o ),
	.obar());
// synopsys translate_off
defparam \FRAME_ERROR~output .bus_hold = "false";
defparam \FRAME_ERROR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \PARITY_ERROR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PARITY_ERROR~output_o ),
	.obar());
// synopsys translate_off
defparam \PARITY_ERROR~output .bus_hold = "false";
defparam \PARITY_ERROR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \Clock1~input (
	.i(Clock1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock1~input_o ));
// synopsys translate_off
defparam \Clock1~input .bus_hold = "false";
defparam \Clock1~input .listen_to_nsleep_signal = "false";
defparam \Clock1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \Clock1~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock1~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock1~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock1~inputclkctrl .clock_type = "global clock";
defparam \Clock1~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \ReadBuff~input (
	.i(ReadBuff),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ReadBuff~input_o ));
// synopsys translate_off
defparam \ReadBuff~input .bus_hold = "false";
defparam \ReadBuff~input .listen_to_nsleep_signal = "false";
defparam \ReadBuff~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector0~0 (
// Equation(s):
// \inst1|uart_tx_i|Selector0~0_combout  = ((\inst1|uart_tx_i|tx_pstate.idle~q  & ((!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # (!\inst1|uart_tx_i|tx_pstate.stopbit~q )))) # (!\ReadBuff~input_o )

	.dataa(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.datab(\inst1|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\ReadBuff~input_o ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector0~0 .lut_mask = 16'h2FAF;
defparam \inst1|uart_tx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_pstate.idle~feeder (
// Equation(s):
// \inst1|uart_tx_i|tx_pstate.idle~feeder_combout  = \inst1|uart_tx_i|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_pstate.idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.idle~feeder .lut_mask = 16'hF0F0;
defparam \inst1|uart_tx_i|tx_pstate.idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N19
dffeas \inst1|uart_tx_i|tx_pstate.idle (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_pstate.idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.idle .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout  = (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \inst1|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Add0~0 (
// Equation(s):
// \inst1|os_clk_divider_i|Add0~0_combout  = \inst1|os_clk_divider_i|clk_div_cnt [0] $ (VCC)
// \inst1|os_clk_divider_i|Add0~1  = CARRY(\inst1|os_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|Add0~0_combout ),
	.cout(\inst1|os_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Add0~0 .lut_mask = 16'h33CC;
defparam \inst1|os_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \inst1|os_clk_divider_i|clk_div_cnt~3_combout  = (\inst1|os_clk_divider_i|Add0~0_combout  & ((!\inst1|os_clk_divider_i|clk_div_cnt [4]) # (!\inst1|os_clk_divider_i|Equal0~0_combout )))

	.dataa(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\inst1|os_clk_divider_i|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h7700;
defparam \inst1|os_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N9
dffeas \inst1|os_clk_divider_i|clk_div_cnt[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Add0~2 (
// Equation(s):
// \inst1|os_clk_divider_i|Add0~2_combout  = (\inst1|os_clk_divider_i|clk_div_cnt [1] & (!\inst1|os_clk_divider_i|Add0~1 )) # (!\inst1|os_clk_divider_i|clk_div_cnt [1] & ((\inst1|os_clk_divider_i|Add0~1 ) # (GND)))
// \inst1|os_clk_divider_i|Add0~3  = CARRY((!\inst1|os_clk_divider_i|Add0~1 ) # (!\inst1|os_clk_divider_i|clk_div_cnt [1]))

	.dataa(\inst1|os_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|os_clk_divider_i|Add0~1 ),
	.combout(\inst1|os_clk_divider_i|Add0~2_combout ),
	.cout(\inst1|os_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst1|os_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \inst1|os_clk_divider_i|clk_div_cnt~1_combout  = (\inst1|os_clk_divider_i|Add0~2_combout  & ((!\inst1|os_clk_divider_i|Equal0~0_combout ) # (!\inst1|os_clk_divider_i|clk_div_cnt [4])))

	.dataa(gnd),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.datac(\inst1|os_clk_divider_i|Add0~2_combout ),
	.datad(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h30F0;
defparam \inst1|os_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N13
dffeas \inst1|os_clk_divider_i|clk_div_cnt[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Add0~4 (
// Equation(s):
// \inst1|os_clk_divider_i|Add0~4_combout  = (\inst1|os_clk_divider_i|clk_div_cnt [2] & (\inst1|os_clk_divider_i|Add0~3  $ (GND))) # (!\inst1|os_clk_divider_i|clk_div_cnt [2] & (!\inst1|os_clk_divider_i|Add0~3  & VCC))
// \inst1|os_clk_divider_i|Add0~5  = CARRY((\inst1|os_clk_divider_i|clk_div_cnt [2] & !\inst1|os_clk_divider_i|Add0~3 ))

	.dataa(gnd),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|os_clk_divider_i|Add0~3 ),
	.combout(\inst1|os_clk_divider_i|Add0~4_combout ),
	.cout(\inst1|os_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Add0~4 .lut_mask = 16'hC30C;
defparam \inst1|os_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y20_N25
dffeas \inst1|os_clk_divider_i|clk_div_cnt[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Add0~6 (
// Equation(s):
// \inst1|os_clk_divider_i|Add0~6_combout  = (\inst1|os_clk_divider_i|clk_div_cnt [3] & (!\inst1|os_clk_divider_i|Add0~5 )) # (!\inst1|os_clk_divider_i|clk_div_cnt [3] & ((\inst1|os_clk_divider_i|Add0~5 ) # (GND)))
// \inst1|os_clk_divider_i|Add0~7  = CARRY((!\inst1|os_clk_divider_i|Add0~5 ) # (!\inst1|os_clk_divider_i|clk_div_cnt [3]))

	.dataa(\inst1|os_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|os_clk_divider_i|Add0~5 ),
	.combout(\inst1|os_clk_divider_i|Add0~6_combout ),
	.cout(\inst1|os_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst1|os_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \inst1|os_clk_divider_i|clk_div_cnt~2_combout  = (\inst1|os_clk_divider_i|Add0~6_combout  & ((!\inst1|os_clk_divider_i|Equal0~0_combout ) # (!\inst1|os_clk_divider_i|clk_div_cnt [4])))

	.dataa(gnd),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.datac(\inst1|os_clk_divider_i|Add0~6_combout ),
	.datad(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h30F0;
defparam \inst1|os_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N7
dffeas \inst1|os_clk_divider_i|clk_div_cnt[3] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N10
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Equal0~0 (
// Equation(s):
// \inst1|os_clk_divider_i|Equal0~0_combout  = (\inst1|os_clk_divider_i|clk_div_cnt [3] & (!\inst1|os_clk_divider_i|clk_div_cnt [2] & (!\inst1|os_clk_divider_i|clk_div_cnt [0] & \inst1|os_clk_divider_i|clk_div_cnt [1])))

	.dataa(\inst1|os_clk_divider_i|clk_div_cnt [3]),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [2]),
	.datac(\inst1|os_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|os_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Equal0~0 .lut_mask = 16'h0200;
defparam \inst1|os_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Add0~8 (
// Equation(s):
// \inst1|os_clk_divider_i|Add0~8_combout  = \inst1|os_clk_divider_i|Add0~7  $ (!\inst1|os_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.cin(\inst1|os_clk_divider_i|Add0~7 ),
	.combout(\inst1|os_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \inst1|os_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \inst1|os_clk_divider_i|clk_div_cnt~0_combout  = (\inst1|os_clk_divider_i|Add0~8_combout  & ((!\inst1|os_clk_divider_i|clk_div_cnt [4]) # (!\inst1|os_clk_divider_i|Equal0~0_combout )))

	.dataa(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.datad(\inst1|os_clk_divider_i|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h5F00;
defparam \inst1|os_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N19
dffeas \inst1|os_clk_divider_i|clk_div_cnt[4] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
fiftyfivenm_lcell_comb \inst1|os_clk_divider_i|Equal0~1 (
// Equation(s):
// \inst1|os_clk_divider_i|Equal0~1_combout  = (\inst1|os_clk_divider_i|clk_div_cnt [4] & \inst1|os_clk_divider_i|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst1|os_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\inst1|os_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|os_clk_divider_i|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|os_clk_divider_i|Equal0~1 .lut_mask = 16'hCC00;
defparam \inst1|os_clk_divider_i|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N5
dffeas \inst1|os_clk_divider_i|DIV_MARK (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|os_clk_divider_i|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|os_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|os_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \inst1|os_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout  = (\inst1|os_clk_divider_i|DIV_MARK~q ) # (!\inst1|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|os_clk_divider_i|DIV_MARK~q ),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1 .lut_mask = 16'hF0FF;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N31
dffeas \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout  & (\inst1|uart_tx_i|tx_pstate.idle~q  & (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] $ 
// (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout ),
	.datab(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h2800;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N21
dffeas \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout  = (((!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]) # (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])) # (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2])) # 
// (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3])

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datab(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2 .lut_mask = 16'h7FFF;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|Add0~0 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|Add0~0 .lut_mask = 16'hF000;
defparam \inst1|uart_tx_i|tx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout  & (\inst1|uart_tx_i|tx_pstate.idle~q  & (\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout  $ 
// (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]))))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~2_combout ),
	.datab(\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2800;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N7
dffeas \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout  = (\inst1|uart_tx_i|tx_pstate.idle~q  & (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] $ (((\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout 
// )))))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datab(\inst1|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5 .lut_mask = 16'h7800;
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N27
dffeas \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & (\inst1|os_clk_divider_i|DIV_MARK~q  & !\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datac(\inst1|os_clk_divider_i|DIV_MARK~q ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0 .lut_mask = 16'h0020;
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1 (
// Equation(s):
// \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout  = (!\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1 .lut_mask = 16'h0F00;
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N17
dffeas \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector3~0 (
// Equation(s):
// \inst1|uart_tx_i|Selector3~0_combout  = (\inst1|uart_tx_i|tx_pstate.startbit~q  & ((\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # ((!\inst1|uart_tx_i|Selector4~0_combout  & \inst1|uart_tx_i|tx_pstate.databits~q )))) # 
// (!\inst1|uart_tx_i|tx_pstate.startbit~q  & (!\inst1|uart_tx_i|Selector4~0_combout  & (\inst1|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\inst1|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\inst1|uart_tx_i|Selector4~0_combout ),
	.datac(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector3~0 .lut_mask = 16'hBA30;
defparam \inst1|uart_tx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N31
dffeas \inst1|uart_tx_i|tx_pstate.databits (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.databits .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_bit_count[0]~1 (
// Equation(s):
// \inst1|uart_tx_i|tx_bit_count[0]~1_combout  = \inst1|uart_tx_i|tx_bit_count [0] $ (((\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \inst1|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_bit_count [0]),
	.datad(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_bit_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[0]~1 .lut_mask = 16'h5AF0;
defparam \inst1|uart_tx_i|tx_bit_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N23
dffeas \inst1|uart_tx_i|tx_bit_count[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_bit_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[0] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_bit_count[1]~0 (
// Equation(s):
// \inst1|uart_tx_i|tx_bit_count[1]~0_combout  = \inst1|uart_tx_i|tx_bit_count [1] $ (((\inst1|uart_tx_i|tx_bit_count [0] & (\inst1|uart_tx_i|tx_pstate.databits~q  & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\inst1|uart_tx_i|tx_bit_count [0]),
	.datab(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.datac(\inst1|uart_tx_i|tx_bit_count [1]),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_bit_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[1]~0 .lut_mask = 16'h78F0;
defparam \inst1|uart_tx_i|tx_bit_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N15
dffeas \inst1|uart_tx_i|tx_bit_count[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_bit_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[1] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_bit_count[2]~2 (
// Equation(s):
// \inst1|uart_tx_i|tx_bit_count[2]~2_combout  = (\inst1|uart_tx_i|tx_bit_count [0] & (\inst1|uart_tx_i|tx_pstate.databits~q  & (\inst1|uart_tx_i|tx_bit_count [1] & \inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))

	.dataa(\inst1|uart_tx_i|tx_bit_count [0]),
	.datab(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.datac(\inst1|uart_tx_i|tx_bit_count [1]),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[2]~2 .lut_mask = 16'h8000;
defparam \inst1|uart_tx_i|tx_bit_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_bit_count[2]~3 (
// Equation(s):
// \inst1|uart_tx_i|tx_bit_count[2]~3_combout  = \inst1|uart_tx_i|tx_bit_count [2] $ (\inst1|uart_tx_i|tx_bit_count[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_bit_count [2]),
	.datad(\inst1|uart_tx_i|tx_bit_count[2]~2_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_bit_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[2]~3 .lut_mask = 16'h0FF0;
defparam \inst1|uart_tx_i|tx_bit_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N3
dffeas \inst1|uart_tx_i|tx_bit_count[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_bit_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_bit_count[2] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector4~0 (
// Equation(s):
// \inst1|uart_tx_i|Selector4~0_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\inst1|uart_tx_i|tx_bit_count [1] & (\inst1|uart_tx_i|tx_bit_count [0] & \inst1|uart_tx_i|tx_bit_count [2])))

	.dataa(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(\inst1|uart_tx_i|tx_bit_count [1]),
	.datac(\inst1|uart_tx_i|tx_bit_count [0]),
	.datad(\inst1|uart_tx_i|tx_bit_count [2]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector4~0 .lut_mask = 16'h8000;
defparam \inst1|uart_tx_i|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector4~1 (
// Equation(s):
// \inst1|uart_tx_i|Selector4~1_combout  = (\inst1|uart_tx_i|tx_pstate.stopbit~q  & (\ReadBuff~input_o  & !\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))

	.dataa(gnd),
	.datab(\inst1|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\ReadBuff~input_o ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector4~1 .lut_mask = 16'h00C0;
defparam \inst1|uart_tx_i|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector4~2 (
// Equation(s):
// \inst1|uart_tx_i|Selector4~2_combout  = (\inst1|uart_tx_i|Selector4~1_combout ) # ((\inst1|uart_tx_i|Selector4~0_combout  & \inst1|uart_tx_i|tx_pstate.databits~q ))

	.dataa(\inst1|uart_tx_i|Selector4~0_combout ),
	.datab(gnd),
	.datac(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.datad(\inst1|uart_tx_i|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector4~2 .lut_mask = 16'hFFA0;
defparam \inst1|uart_tx_i|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N13
dffeas \inst1|uart_tx_i|tx_pstate.stopbit (
	.clk(\Clock1~input_o ),
	.d(\inst1|uart_tx_i|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.stopbit .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
fiftyfivenm_lcell_comb \inst1|uart_tx_i|DIN_RDY (
// Equation(s):
// \inst1|uart_tx_i|DIN_RDY~combout  = LCELL((\inst1|uart_tx_i|tx_pstate.stopbit~q ) # (!\inst1|uart_tx_i|tx_pstate.idle~q ))

	.dataa(gnd),
	.datab(\inst1|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(gnd),
	.datad(\inst1|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|DIN_RDY~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|DIN_RDY .lut_mask = 16'hCCFF;
defparam \inst1|uart_tx_i|DIN_RDY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector1~1 (
// Equation(s):
// \inst1|uart_tx_i|Selector1~1_combout  = (\ReadBuff~input_o  & (((\inst1|uart_tx_i|tx_pstate.txsync~q  & !\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))) # (!\ReadBuff~input_o  & ((\inst1|uart_tx_i|DIN_RDY~combout ) # 
// ((\inst1|uart_tx_i|tx_pstate.txsync~q  & !\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\ReadBuff~input_o ),
	.datab(\inst1|uart_tx_i|DIN_RDY~combout ),
	.datac(\inst1|uart_tx_i|tx_pstate.txsync~q ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector1~1 .lut_mask = 16'h44F4;
defparam \inst1|uart_tx_i|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \inst1|uart_tx_i|tx_pstate.txsync (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|uart_tx_i|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_pstate.txsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.txsync .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_pstate.txsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
fiftyfivenm_lcell_comb \inst1|uart_tx_i|tx_pstate.startbit~0 (
// Equation(s):
// \inst1|uart_tx_i|tx_pstate.startbit~0_combout  = (\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\inst1|uart_tx_i|tx_pstate.txsync~q )) # (!\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & ((\inst1|uart_tx_i|tx_pstate.startbit~q )))

	.dataa(gnd),
	.datab(\inst1|uart_tx_i|tx_pstate.txsync~q ),
	.datac(\inst1|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\inst1|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|tx_pstate.startbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.startbit~0 .lut_mask = 16'hCCF0;
defparam \inst1|uart_tx_i|tx_pstate.startbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N27
dffeas \inst1|uart_tx_i|tx_pstate.startbit (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|tx_pstate.startbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_pstate.startbit .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \inst1|uart_tx_i|DIN_RDY~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|uart_tx_i|DIN_RDY~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|uart_tx_i|DIN_RDY~clkctrl .clock_type = "global clock";
defparam \inst1|uart_tx_i|DIN_RDY~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0E1;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N3
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \To_Oscilator~input (
	.i(To_Oscilator),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\To_Oscilator~input_o ));
// synopsys translate_off
defparam \To_Oscilator~input .bus_hold = "false";
defparam \To_Oscilator~input .listen_to_nsleep_signal = "false";
defparam \To_Oscilator~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \Tx~input (
	.i(Tx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Tx~input_o ));
// synopsys translate_off
defparam \Tx~input .bus_hold = "false";
defparam \Tx~input .listen_to_nsleep_signal = "false";
defparam \Tx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
fiftyfivenm_lcell_comb inst(
// Equation(s):
// \inst~combout  = LCELL((\To_Oscilator~input_o  & \Tx~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\To_Oscilator~input_o ),
	.datad(\Tx~input_o ),
	.cin(gnd),
	.combout(\inst~combout ),
	.cout());
// synopsys translate_off
defparam inst.lut_mask = 16'hF000;
defparam inst.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \inst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst~clkctrl_outclk ));
// synopsys translate_off
defparam \inst~clkctrl .clock_type = "global clock";
defparam \inst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
fiftyfivenm_lcell_comb \inst16~feeder (
// Equation(s):
// \inst16~feeder_combout  = \inst~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16~feeder .lut_mask = 16'hF0F0;
defparam \inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \Btn~input (
	.i(Btn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Btn~input_o ));
// synopsys translate_off
defparam \Btn~input .bus_hold = "false";
defparam \Btn~input .listen_to_nsleep_signal = "false";
defparam \Btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas inst16(
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst16~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Btn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst16.is_wysiwyg = "true";
defparam inst16.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0 .lut_mask = 16'hD2F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0002;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & 
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0 .lut_mask = 16'h7878;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q  $ (((!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0 .lut_mask = 16'hB4F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0004;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h1000;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0 .lut_mask = 16'h3C3C;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0 .lut_mask = 16'h3CF0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N17
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0 .lut_mask = 16'hF078;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0 .lut_mask = 16'h0010;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q  & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h0040;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q )

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0 .lut_mask = 16'h3C3C;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout  & 
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0 .lut_mask = 16'h5AF0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0 .lut_mask = 16'hF078;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[16] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N17
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[16] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[16] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[16] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [16]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[16] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[16] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N9
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[13] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [13]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[13] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[13] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[13] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g [16] & (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [13])))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g [16] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [13]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h6006;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N31
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[14] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[14] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[14] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N3
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q 

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[14] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N5
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14] & (\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [11] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11])))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & (\inst15|dcfifo_component|auto_generated|wrptr_g [11] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11]))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datad(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[15] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[14]~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0 .lut_mask = 16'hF0D2;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[17] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[15] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[15] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[15] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [15]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[15] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[15] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[17] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [17]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[17] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [17]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[17] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17])))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15] & (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15]),
	.datad(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h2184;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N1
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N15
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[12] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [12]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[12] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N15
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N5
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[9] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[9] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g [9] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [12])))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [12]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [12]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout  = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  & 
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hF078;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y23_N3
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[10] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[10] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13] & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q  $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16])))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q  $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16]))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [13]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [16]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h2814;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q )))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [9]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [12]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14] & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q  & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [14]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [11]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17] $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q )))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17] $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [15]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [17]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h0990;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & 
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q  $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [10])))) # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [10]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.datab(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [10]),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10 .lut_mask = 16'h8703;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N17
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout )))) 
// # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout  $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [10]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~10_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11 .lut_mask = 16'hC2E0;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  = (\inst16~q  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q  & ((!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # 
// (!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datab(\inst16~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 .lut_mask = 16'h004C;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0 .lut_mask = 16'h78F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0200;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0 .lut_mask = 16'h5AF0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0 .lut_mask = 16'hF078;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q  & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0400;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q )

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0 .lut_mask = 16'h3C3C;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N5
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q  $ (((\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q  & 
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0 .lut_mask = 16'h5AF0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N19
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q  $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q  $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a13~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a15~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a12~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a14~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q  $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a10~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q  $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15 .lut_mask = 16'h9669;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [1] $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [3] $ 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [2] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [0])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [1]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [3]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [2]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q )

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a17~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a16~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16 .lut_mask = 16'h55AA;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N1
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [4]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|sub_parity11a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N13
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q  $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q )

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a0~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|int_parity12a1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9999;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q )

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h5A5A;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  $ (((!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q  & \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datad(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0 .lut_mask = 16'hE1F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N1
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N29
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N31
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N17
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N9
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N11
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N15
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q 

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] & (\inst15|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [7] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7])))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g [4] & (\inst15|dcfifo_component|auto_generated|wrptr_g [7] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7]))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N5
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N23
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N7
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N7
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N13
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N19
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q 

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N11
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g [5] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [2])))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N13
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N21
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [8]

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N27
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N15
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N1
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N7
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N17
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q 

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8] & (\inst15|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [6])))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g [8] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q 

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h5555;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N17
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N5
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N31
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g [0] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3])))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g [0] & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0] & (\inst15|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]),
	.datad(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & 
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N13
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N31
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N3
dffeas \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2] & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q  & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q )))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7] & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q )))) # (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q  & 
// (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7] & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [7]),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8] & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & 
// (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q )))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q  & (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [8]),
	.datab(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3] & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q  $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0])))) # (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3] & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  & (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q  $ (\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]))))

	.dataa(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h2184;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  $ (!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1])))) # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((!\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]))))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datac(\inst15|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'h8705;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout )))) 
// # (!\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  & (\inst15|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11 .lut_mask = 16'hDC20;
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst16~q  & ((!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # (!\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )))

	.dataa(gnd),
	.datab(\inst16~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h0CCC;
defparam \inst15|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q  & 
// (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q  & \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|parity10~q ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a1~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0100;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a4~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0020;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q  & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q  & !\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a6~q ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a7~q ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a5~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0020;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  $ (\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q )

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0 .lut_mask = 16'h5A5A;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8 (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g1p|counter9a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N23
dffeas \inst15|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N5
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N17
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N27
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N21
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N19
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8] & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6])))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8] & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N29
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N9
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N3
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N1
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N23
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N27
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N15
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N21
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[7] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y22_N7
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N15
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N15
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y22_N29
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout  = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h0990;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout  = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  & 
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N5
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y22_N19
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [7] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7] & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [4] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7] & (\inst15|dcfifo_component|auto_generated|rdptr_g [4] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [7]),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [0] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [2] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [5])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [8] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [6])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [8]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [1] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1])))) # (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & 
// (((!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]))))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'h8705;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (((!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11 .lut_mask = 16'h45BF;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N25
dffeas \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hAAAA;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N3
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N1
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[10] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N5
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y24_N11
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[13] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[13] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[13] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[13] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N1
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[16] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y24_N25
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[16] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [16]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[16] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[16] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[16] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13] & (\inst15|dcfifo_component|auto_generated|rdptr_g [13] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [16])))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13] & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g [13] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g [16]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [13]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [12]

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder .lut_mask = 16'hCCCC;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N17
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N15
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [12]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N11
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [9] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9] & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [12] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9] & (\inst15|dcfifo_component|auto_generated|rdptr_g [12] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12]),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N19
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [17]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[17] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N23
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[17] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [17]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[17] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[17] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[17] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[15] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [15]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N13
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[15] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y24_N31
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[15] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [15]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[15] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[15] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[15] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [17] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17] & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [15] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [17] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17] & (\inst15|dcfifo_component|auto_generated|rdptr_g [15] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [17]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [15]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17]),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N25
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14] (
	.clk(\inst~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N7
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[14] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N17
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[14] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [14]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[14] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[14] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[14] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \inst15|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N29
dffeas \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout  = \inst15|dcfifo_component|auto_generated|delayed_wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X58_Y24_N15
dffeas \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[11] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g [14] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14] & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [11] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11])))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g [14] & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14] & (\inst15|dcfifo_component|auto_generated|rdptr_g [11] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [14]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g [11]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14]),
	.datad(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & 
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g [10] $ (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [10])))) # (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & 
// (((!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [10]))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [10]),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10 .lut_mask = 16'h8703;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q )))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q  & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [16]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [13]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [14]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [11]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17] & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q )))) # (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q  & 
// (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17] & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [17]),
	.datac(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [15]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h9009;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout  = (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9] & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q )))) # (!\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9] & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [9]),
	.datab(\inst15|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [12]),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'h8241;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout  = (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout  & (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  & 
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (((!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~10_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11 .lut_mask = 16'h4B5F;
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N7
dffeas \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|valid_rdreq~combout  = (\ReadBuff~input_o ) # ((!\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))

	.dataa(\ReadBuff~input_o ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'hAABB;
defparam \inst15|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N21
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\ReadBuff~input_o  & ((\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\ReadBuff~input_o ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0054;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N21
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N9
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0008;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N1
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h0100;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 .lut_mask = 16'hD2F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N29
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h0010;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  & 
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0 .lut_mask = 16'h3CF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N19
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q  $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0 .lut_mask = 16'hE1F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N27
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|ram_address_b[16] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|ram_address_b [16] = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|ram_address_b [16]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|ram_address_b[16] .lut_mask = 16'h0FF0;
defparam \inst15|dcfifo_component|auto_generated|ram_address_b[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N11
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[4] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|ram_address_b [16]),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[4] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N17
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17 .lut_mask = 16'h9669;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N23
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q  $ 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N13
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N5
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15 .lut_mask = 16'h6996;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N1
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3] $ 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2])))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [3]),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13 .lut_mask = 16'h9669;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q  $ (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q )

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a1~q ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|int_parity8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12 .lut_mask = 16'hA5A5;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N27
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N23
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0010;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N3
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0100;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & 
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N13
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h0040;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'h0FF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N29
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & 
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 16'h3CF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N9
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = (!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  & !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h0040;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  $ (\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0 .lut_mask = 16'h0FF0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N21
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q  $ (((!\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q  & 
// (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q  & \inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0 .lut_mask = 16'hB4F0;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N7
dffeas \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16 (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16 .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout  = \inst15|dcfifo_component|auto_generated|ram_address_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|ram_address_b [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N25
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|_~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (((\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [3])))) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q  $ ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ))))

	.dataa(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a16~q ),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a17~q ),
	.datac(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [3]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~2 .lut_mask = 16'hF606;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N21
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout  = \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [3]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N17
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N19
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|_~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [2])) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a15~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~3 .lut_mask = 16'hCFC0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N23
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N1
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[2] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder .lut_mask = 16'hFF00;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N29
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|_~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]))) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a13~q ),
	.datac(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~0 .lut_mask = 16'hFC0C;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N9
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N17
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout  = \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N27
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|_~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout  = (\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout  & ((\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q )))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|addr_store_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.datac(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a14~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~1 .lut_mask = 16'hB8B8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N15
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N27
dffeas \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[1] (
	.clk(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|dcfifo_component|auto_generated|fifo_ram|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g [16]))))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datab(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0 .lut_mask = 16'h0084;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout  & (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// \inst15|dcfifo_component|auto_generated|wrptr_g [14]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w[3] .lut_mask = 16'h8800;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout  = !\inst15|dcfifo_component|auto_generated|valid_rdreq~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell .lut_mask = 16'h00FF;
defparam \inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \Tx~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Tx~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Tx~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Tx~inputclkctrl .clock_type = "global clock";
defparam \Tx~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
fiftyfivenm_lcell_comb \inst2|count[0]~4 (
// Equation(s):
// \inst2|count[0]~4_combout  = !\inst2|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|count [0]),
	.cin(gnd),
	.combout(\inst2|count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[0]~4 .lut_mask = 16'h00FF;
defparam \inst2|count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
fiftyfivenm_lcell_comb \inst2|count[0]~feeder (
// Equation(s):
// \inst2|count[0]~feeder_combout  = \inst2|count[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|count[0]~4_combout ),
	.cin(gnd),
	.combout(\inst2|count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \inst2|count[0] (
	.clk(\Tx~inputclkctrl_outclk ),
	.d(\inst2|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[0] .is_wysiwyg = "true";
defparam \inst2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
fiftyfivenm_lcell_comb \inst2|count[1]~1 (
// Equation(s):
// \inst2|count[1]~1_combout  = \inst2|count [1] $ (((\inst2|count [0] & \inst16~q )))

	.dataa(\inst2|count [0]),
	.datab(gnd),
	.datac(\inst2|count [1]),
	.datad(\inst16~q ),
	.cin(gnd),
	.combout(\inst2|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[1]~1 .lut_mask = 16'h5AF0;
defparam \inst2|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
fiftyfivenm_lcell_comb \inst2|count[1]~feeder (
// Equation(s):
// \inst2|count[1]~feeder_combout  = \inst2|count[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|count[1]~1_combout ),
	.cin(gnd),
	.combout(\inst2|count[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|count[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N3
dffeas \inst2|count[1] (
	.clk(\Tx~inputclkctrl_outclk ),
	.d(\inst2|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[1] .is_wysiwyg = "true";
defparam \inst2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
fiftyfivenm_lcell_comb \inst2|count[2]~0 (
// Equation(s):
// \inst2|count[2]~0_combout  = \inst2|count [2] $ (((\inst2|count [0] & (\inst2|count [1] & \inst16~q ))))

	.dataa(\inst2|count [0]),
	.datab(\inst2|count [2]),
	.datac(\inst2|count [1]),
	.datad(\inst16~q ),
	.cin(gnd),
	.combout(\inst2|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[2]~0 .lut_mask = 16'h6CCC;
defparam \inst2|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
fiftyfivenm_lcell_comb \inst2|count[2]~feeder (
// Equation(s):
// \inst2|count[2]~feeder_combout  = \inst2|count[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|count[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N21
dffeas \inst2|count[2] (
	.clk(\Tx~inputclkctrl_outclk ),
	.d(\inst2|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[2] .is_wysiwyg = "true";
defparam \inst2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
fiftyfivenm_lcell_comb \inst2|count[3]~2 (
// Equation(s):
// \inst2|count[3]~2_combout  = (\inst2|count [0] & (\inst2|count [2] & (\inst16~q  & \inst2|count [1])))

	.dataa(\inst2|count [0]),
	.datab(\inst2|count [2]),
	.datac(\inst16~q ),
	.datad(\inst2|count [1]),
	.cin(gnd),
	.combout(\inst2|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[3]~2 .lut_mask = 16'h8000;
defparam \inst2|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
fiftyfivenm_lcell_comb \inst2|count[3]~3 (
// Equation(s):
// \inst2|count[3]~3_combout  = \inst2|count [3] $ (\inst2|count[3]~2_combout )

	.dataa(gnd),
	.datab(\inst2|count [3]),
	.datac(gnd),
	.datad(\inst2|count[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[3]~3 .lut_mask = 16'h33CC;
defparam \inst2|count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
fiftyfivenm_lcell_comb \inst2|count[3]~feeder (
// Equation(s):
// \inst2|count[3]~feeder_combout  = \inst2|count[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|count[3]~3_combout ),
	.cin(gnd),
	.combout(\inst2|count[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|count[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|count[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N29
dffeas \inst2|count[3] (
	.clk(\Tx~inputclkctrl_outclk ),
	.d(\inst2|count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|count[3] .is_wysiwyg = "true";
defparam \inst2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
fiftyfivenm_lcell_comb \inst17|Q[3]~feeder (
// Equation(s):
// \inst17|Q[3]~feeder_combout  = \inst2|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|count [3]),
	.cin(gnd),
	.combout(\inst17|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \inst17|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N23
dffeas \inst17|Q[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst17|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Q[3] .is_wysiwyg = "true";
defparam \inst17|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
fiftyfivenm_lcell_comb \inst8|Q[3]~feeder (
// Equation(s):
// \inst8|Q[3]~feeder_combout  = \inst17|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N27
dffeas \inst8|Q[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[3] .is_wysiwyg = "true";
defparam \inst8|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w[3] .lut_mask = 16'h0C00;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a51~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a35~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w[1] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1] = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (!\inst15|dcfifo_component|auto_generated|wrptr_g 
// [16])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w[1] .lut_mask = 16'hA050;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & \inst15|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w[3] .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1] & !\inst15|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w[3] .lut_mask = 16'h0080;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout ))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~12_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a59~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a43~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13 .lut_mask = 16'hE6C4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1] & (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & !\inst15|dcfifo_component|auto_generated|wrptr_g [15])))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w[3] .lut_mask = 16'h0020;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3] = (!\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w[3] .lut_mask = 16'h0300;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [14] & (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout  & 
// !\inst15|dcfifo_component|auto_generated|wrptr_g [15]))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3]~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3] .lut_mask = 16'h0808;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3] = (!\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & \inst15|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1516w [1]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w[3] .lut_mask = 16'h4000;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout )))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a19~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a27~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14 .lut_mask = 16'hEA62;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a11~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a3~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~14_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15 .lut_mask = 16'hEE50;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~13_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~15_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21 .lut_mask = 16'h5140;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w[1] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1] = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (\inst15|dcfifo_component|auto_generated|wrptr_g 
// [16])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w[1] .lut_mask = 16'h50A0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & \inst15|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w[3] .lut_mask = 16'h8000;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1] & (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & !\inst15|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w[3] .lut_mask = 16'h0080;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a123~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a107~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25 .lut_mask = 16'hA280;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout  = (\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [17] $ (\inst15|dcfifo_component|auto_generated|wrptr_g [16]))))

	.dataa(\inst15|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [17]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [16]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0 .lut_mask = 16'h0220;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout  & (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// !\inst15|dcfifo_component|auto_generated|wrptr_g [14]))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w[3] .lut_mask = 16'h00C0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3] = (\inst15|dcfifo_component|auto_generated|wrptr_g [14] & (\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3] .lut_mask = 16'hA000;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout ))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a99~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a115~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26 .lut_mask = 16'hFC30;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout ) # 
// ((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~25_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~26_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27 .lut_mask = 16'hC4C0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1] & (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & !\inst15|dcfifo_component|auto_generated|wrptr_g [15])))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w[3] .lut_mask = 16'h0020;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3] = (!\inst15|dcfifo_component|auto_generated|wrptr_g [14] & (!\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ))

	.dataa(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w[3] .lut_mask = 16'h0500;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a75~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a67~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23 .lut_mask = 16'h3120;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout  & (!\inst15|dcfifo_component|auto_generated|wrptr_g [15] & 
// \inst15|dcfifo_component|auto_generated|wrptr_g [14]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w[3]~0_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.datac(gnd),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w[3] .lut_mask = 16'h2200;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w[3] (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3] = (\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1] & (\inst15|dcfifo_component|auto_generated|wrptr_g [14] & 
// (\inst15|dcfifo_component|auto_generated|wrptr_g [13] & !\inst15|dcfifo_component|auto_generated|wrptr_g [15])))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|w_anode1614w [1]),
	.datab(\inst15|dcfifo_component|auto_generated|wrptr_g [14]),
	.datac(\inst15|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\inst15|dcfifo_component|auto_generated|wrptr_g [15]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w[3] .lut_mask = 16'h0080;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [3]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_first_bit_number = 3;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a83~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a91~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22 .lut_mask = 16'hC840;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout ) # 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout )))

	.dataa(gnd),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~23_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24 .lut_mask = 16'h3330;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout ) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~21_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~27_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~24_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28 .lut_mask = 16'hEEEC;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Selector1~0 (
// Equation(s):
// \inst1|uart_tx_i|Selector1~0_combout  = (\inst1|uart_tx_i|DIN_RDY~combout  & !\ReadBuff~input_o )

	.dataa(\inst1|uart_tx_i|DIN_RDY~combout ),
	.datab(gnd),
	.datac(\ReadBuff~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Selector1~0 .lut_mask = 16'h0A0A;
defparam \inst1|uart_tx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y21_N31
dffeas \inst1|uart_tx_i|tx_data[3] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[3] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
fiftyfivenm_lcell_comb \inst17|Q[2]~feeder (
// Equation(s):
// \inst17|Q[2]~feeder_combout  = \inst2|count [2]

	.dataa(gnd),
	.datab(\inst2|count [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Q[2]~feeder .lut_mask = 16'hCCCC;
defparam \inst17|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N25
dffeas \inst17|Q[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst17|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Q[2] .is_wysiwyg = "true";
defparam \inst17|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
fiftyfivenm_lcell_comb \inst8|Q[2]~feeder (
// Equation(s):
// \inst8|Q[2]~feeder_combout  = \inst17|Q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|Q [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \inst8|Q[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[2] .is_wysiwyg = "true";
defparam \inst8|Q[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a18~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a2~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout ))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~2_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a10~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a26~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3 .lut_mask = 16'hEC64;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a50~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a34~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a42~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a58~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1 .lut_mask = 16'hF858;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a98~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a114~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0 .lut_mask = 16'h0E02;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a82~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a90~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1 .lut_mask = 16'hC840;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a106~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a122~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3 .lut_mask = 16'hE040;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [2]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_first_bit_number = 2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a74~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a66~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2 .lut_mask = 16'h3120;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~1_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~3_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4 .lut_mask = 16'hF5E4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~0_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5 .lut_mask = 16'hEEC4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~3_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~1_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6 .lut_mask = 16'hFA44;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y21_N13
dffeas \inst1|uart_tx_i|tx_data[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[2] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
fiftyfivenm_lcell_comb \inst17|Q[0]~feeder (
// Equation(s):
// \inst17|Q[0]~feeder_combout  = \inst2|count [0]

	.dataa(\inst2|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Q[0]~feeder .lut_mask = 16'hAAAA;
defparam \inst17|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N5
dffeas \inst17|Q[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst17|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Q[0] .is_wysiwyg = "true";
defparam \inst17|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
fiftyfivenm_lcell_comb \inst8|Q[0]~feeder (
// Equation(s):
// \inst8|Q[0]~feeder_combout  = \inst17|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N9
dffeas \inst8|Q[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[0] .is_wysiwyg = "true";
defparam \inst8|Q[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a16~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a0~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10 .lut_mask = 16'hB9A8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a24~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~10_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a8~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11 .lut_mask = 16'hBCB0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a48~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a32~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8 .lut_mask = 16'hE3E0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a56~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a40~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~8_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9 .lut_mask = 16'hBBC0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a96~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a112~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14 .lut_mask = 16'h5410;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a80~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a88~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15 .lut_mask = 16'hA808;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a104~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a120~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17 .lut_mask = 16'hC840;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [0]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_first_bit_number = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a72~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a64~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16 .lut_mask = 16'h0B08;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~15_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~17_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~16_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18 .lut_mask = 16'hF3E2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~14_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19 .lut_mask = 16'hEEC4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~11_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~9_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~19_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20 .lut_mask = 16'hFA44;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N27
dffeas \inst1|uart_tx_i|tx_data[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[0] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
fiftyfivenm_lcell_comb \inst17|Q[1]~feeder (
// Equation(s):
// \inst17|Q[1]~feeder_combout  = \inst2|count [1]

	.dataa(gnd),
	.datab(\inst2|count [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Q[1]~feeder .lut_mask = 16'hCCCC;
defparam \inst17|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N19
dffeas \inst17|Q[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst17|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Q[1] .is_wysiwyg = "true";
defparam \inst17|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
fiftyfivenm_lcell_comb \inst8|Q[1]~feeder (
// Equation(s):
// \inst8|Q[1]~feeder_combout  = \inst17|Q [1]

	.dataa(\inst17|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[1]~feeder .lut_mask = 16'hAAAA;
defparam \inst8|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N15
dffeas \inst8|Q[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[1] .is_wysiwyg = "true";
defparam \inst8|Q[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y3_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a33~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a49~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4 .lut_mask = 16'hDC98;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a41~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a57~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~4_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5 .lut_mask = 16'hF588;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y2_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a17~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a1~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a9~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a25~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~6_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7 .lut_mask = 16'hCFA0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a113~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a97~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7 .lut_mask = 16'h5140;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a121~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a105~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10 .lut_mask = 16'hC480;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a81~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a89~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8 .lut_mask = 16'hC840;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [1]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_first_bit_number = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a65~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a73~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9 .lut_mask = 16'h5410;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout ) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~10_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~8_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~9_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11 .lut_mask = 16'hDDD8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~7_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~11_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12 .lut_mask = 16'hEEC4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~5_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~7_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~12_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13 .lut_mask = 16'hEE50;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N13
dffeas \inst1|uart_tx_i|tx_data[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[1] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux0~0 (
// Equation(s):
// \inst1|uart_tx_i|Mux0~0_combout  = (\inst1|uart_tx_i|tx_bit_count [0] & ((\inst1|uart_tx_i|tx_bit_count [1]) # ((\inst1|uart_tx_i|tx_data [1])))) # (!\inst1|uart_tx_i|tx_bit_count [0] & (!\inst1|uart_tx_i|tx_bit_count [1] & (\inst1|uart_tx_i|tx_data 
// [0])))

	.dataa(\inst1|uart_tx_i|tx_bit_count [0]),
	.datab(\inst1|uart_tx_i|tx_bit_count [1]),
	.datac(\inst1|uart_tx_i|tx_data [0]),
	.datad(\inst1|uart_tx_i|tx_data [1]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux0~0 .lut_mask = 16'hBA98;
defparam \inst1|uart_tx_i|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux0~1 (
// Equation(s):
// \inst1|uart_tx_i|Mux0~1_combout  = (\inst1|uart_tx_i|tx_bit_count [1] & ((\inst1|uart_tx_i|Mux0~0_combout  & (\inst1|uart_tx_i|tx_data [3])) # (!\inst1|uart_tx_i|Mux0~0_combout  & ((\inst1|uart_tx_i|tx_data [2]))))) # (!\inst1|uart_tx_i|tx_bit_count [1] & 
// (((\inst1|uart_tx_i|Mux0~0_combout ))))

	.dataa(\inst1|uart_tx_i|tx_data [3]),
	.datab(\inst1|uart_tx_i|tx_bit_count [1]),
	.datac(\inst1|uart_tx_i|tx_data [2]),
	.datad(\inst1|uart_tx_i|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux0~1 .lut_mask = 16'hBBC0;
defparam \inst1|uart_tx_i|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux1~0 (
// Equation(s):
// \inst1|uart_tx_i|Mux1~0_combout  = (!\inst1|uart_tx_i|tx_pstate.startbit~q  & (((!\inst1|uart_tx_i|tx_bit_count [2] & \inst1|uart_tx_i|Mux0~1_combout )) # (!\inst1|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\inst1|uart_tx_i|tx_pstate.databits~q ),
	.datab(\inst1|uart_tx_i|tx_bit_count [2]),
	.datac(\inst1|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\inst1|uart_tx_i|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux1~0 .lut_mask = 16'h0705;
defparam \inst1|uart_tx_i|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \To_Oscilator~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\To_Oscilator~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\To_Oscilator~inputclkctrl_outclk ));
// synopsys translate_off
defparam \To_Oscilator~inputclkctrl .clock_type = "global clock";
defparam \To_Oscilator~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
fiftyfivenm_lcell_comb \inst3|count[0]~4 (
// Equation(s):
// \inst3|count[0]~4_combout  = !\inst3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count [0]),
	.cin(gnd),
	.combout(\inst3|count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[0]~4 .lut_mask = 16'h00FF;
defparam \inst3|count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
fiftyfivenm_lcell_comb \inst3|count[0]~feeder (
// Equation(s):
// \inst3|count[0]~feeder_combout  = \inst3|count[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count[0]~4_combout ),
	.cin(gnd),
	.combout(\inst3|count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N1
dffeas \inst3|count[0] (
	.clk(\To_Oscilator~inputclkctrl_outclk ),
	.d(\inst3|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
fiftyfivenm_lcell_comb \inst3|count[1]~1 (
// Equation(s):
// \inst3|count[1]~1_combout  = \inst3|count [1] $ (((\inst3|count [0] & \inst16~q )))

	.dataa(gnd),
	.datab(\inst3|count [1]),
	.datac(\inst3|count [0]),
	.datad(\inst16~q ),
	.cin(gnd),
	.combout(\inst3|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[1]~1 .lut_mask = 16'h3CCC;
defparam \inst3|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
fiftyfivenm_lcell_comb \inst3|count[1]~feeder (
// Equation(s):
// \inst3|count[1]~feeder_combout  = \inst3|count[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count[1]~1_combout ),
	.cin(gnd),
	.combout(\inst3|count[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|count[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \inst3|count[1] (
	.clk(\To_Oscilator~inputclkctrl_outclk ),
	.d(\inst3|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[1] .is_wysiwyg = "true";
defparam \inst3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \inst3|count[2]~0 (
// Equation(s):
// \inst3|count[2]~0_combout  = \inst3|count [2] $ (((\inst3|count [1] & (\inst3|count [0] & \inst16~q ))))

	.dataa(\inst3|count [2]),
	.datab(\inst3|count [1]),
	.datac(\inst3|count [0]),
	.datad(\inst16~q ),
	.cin(gnd),
	.combout(\inst3|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[2]~0 .lut_mask = 16'h6AAA;
defparam \inst3|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
fiftyfivenm_lcell_comb \inst3|count[2]~feeder (
// Equation(s):
// \inst3|count[2]~feeder_combout  = \inst3|count[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count[2]~0_combout ),
	.cin(gnd),
	.combout(\inst3|count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N21
dffeas \inst3|count[2] (
	.clk(\To_Oscilator~inputclkctrl_outclk ),
	.d(\inst3|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[2] .is_wysiwyg = "true";
defparam \inst3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
fiftyfivenm_lcell_comb \inst6|Q[2]~feeder (
// Equation(s):
// \inst6|Q[2]~feeder_combout  = \inst3|count [2]

	.dataa(gnd),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Q[2]~feeder .lut_mask = 16'hCCCC;
defparam \inst6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \inst6|Q[2] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|Q[2] .is_wysiwyg = "true";
defparam \inst6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \inst8|Q[6]~feeder (
// Equation(s):
// \inst8|Q[6]~feeder_combout  = \inst6|Q [2]

	.dataa(\inst6|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[6]~feeder .lut_mask = 16'hAAAA;
defparam \inst8|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \inst8|Q[6] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[6] .is_wysiwyg = "true";
defparam \inst8|Q[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a6~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a22~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18 .lut_mask = 16'hDC98;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a30~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a14~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~18_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19 .lut_mask = 16'hDDA0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a54~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a38~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a46~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a62~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~16_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17 .lut_mask = 16'hCFA0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a102~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a118~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29 .lut_mask = 16'h5410;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a70~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a78~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31 .lut_mask = 16'h3210;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a126~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a110~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32 .lut_mask = 16'hA280;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [6]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_first_bit_number = 6;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a94~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a86~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30 .lut_mask = 16'hC480;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~31_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~32_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~30_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33 .lut_mask = 16'hF3E2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~29_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~33_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34 .lut_mask = 16'hEEC4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~19_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~17_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~34_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35 .lut_mask = 16'hFA44;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y21_N21
dffeas \inst1|uart_tx_i|tx_data[6] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[6] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \inst3|count[3]~2 (
// Equation(s):
// \inst3|count[3]~2_combout  = (\inst3|count [2] & (\inst3|count [1] & (\inst3|count [0] & \inst16~q )))

	.dataa(\inst3|count [2]),
	.datab(\inst3|count [1]),
	.datac(\inst3|count [0]),
	.datad(\inst16~q ),
	.cin(gnd),
	.combout(\inst3|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[3]~2 .lut_mask = 16'h8000;
defparam \inst3|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
fiftyfivenm_lcell_comb \inst3|count[3]~3 (
// Equation(s):
// \inst3|count[3]~3_combout  = \inst3|count [3] $ (\inst3|count[3]~2_combout )

	.dataa(gnd),
	.datab(\inst3|count [3]),
	.datac(gnd),
	.datad(\inst3|count[3]~2_combout ),
	.cin(gnd),
	.combout(\inst3|count[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[3]~3 .lut_mask = 16'h33CC;
defparam \inst3|count[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
fiftyfivenm_lcell_comb \inst3|count[3]~feeder (
// Equation(s):
// \inst3|count[3]~feeder_combout  = \inst3|count[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|count[3]~3_combout ),
	.cin(gnd),
	.combout(\inst3|count[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|count[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \inst3|count[3] (
	.clk(\To_Oscilator~inputclkctrl_outclk ),
	.d(\inst3|count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[3] .is_wysiwyg = "true";
defparam \inst3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
fiftyfivenm_lcell_comb \inst6|Q[3]~feeder (
// Equation(s):
// \inst6|Q[3]~feeder_combout  = \inst3|count [3]

	.dataa(\inst3|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Q[3]~feeder .lut_mask = 16'hAAAA;
defparam \inst6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \inst6|Q[3] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|Q[3] .is_wysiwyg = "true";
defparam \inst6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \inst8|Q[7]~feeder (
// Equation(s):
// \inst8|Q[7]~feeder_combout  = \inst6|Q [3]

	.dataa(gnd),
	.datab(\inst6|Q [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[7]~feeder .lut_mask = 16'hCCCC;
defparam \inst8|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \inst8|Q[7] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[7] .is_wysiwyg = "true";
defparam \inst8|Q[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a55~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a39~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28 .lut_mask = 16'hE5E0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y43_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout ))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~28_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a63~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a47~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29 .lut_mask = 16'hE6C4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a7~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a23~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30 .lut_mask = 16'hF4A4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a31~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a15~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~30_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31 .lut_mask = 16'hDDA0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y44_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a119~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a103~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51 .lut_mask = 16'h4540;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a127~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a111~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54 .lut_mask = 16'h8A80;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a71~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a79~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53 .lut_mask = 16'h3202;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [7]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_first_bit_number = 7;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a95~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a87~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52 .lut_mask = 16'hC480;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout ) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~54_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~53_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~52_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55 .lut_mask = 16'hAFAC;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout )))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~51_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~55_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56 .lut_mask = 16'hEEA2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~29_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~31_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~56_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57 .lut_mask = 16'hEE30;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N15
dffeas \inst1|uart_tx_i|tx_data[7] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[7]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[7] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
fiftyfivenm_lcell_comb \inst6|Q[1]~feeder (
// Equation(s):
// \inst6|Q[1]~feeder_combout  = \inst3|count [1]

	.dataa(\inst3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Q[1]~feeder .lut_mask = 16'hAAAA;
defparam \inst6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \inst6|Q[1] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|Q[1] .is_wysiwyg = "true";
defparam \inst6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
fiftyfivenm_lcell_comb \inst8|Q[5]~feeder (
// Equation(s):
// \inst8|Q[5]~feeder_combout  = \inst6|Q [1]

	.dataa(gnd),
	.datab(\inst6|Q [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[5]~feeder .lut_mask = 16'hCCCC;
defparam \inst8|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N3
dffeas \inst8|Q[5] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[5] .is_wysiwyg = "true";
defparam \inst8|Q[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y1_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a53~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a37~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20 .lut_mask = 16'hD9C8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout  & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout ))))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a61~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a45~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~20_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21 .lut_mask = 16'hDDA0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1])) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout ))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a5~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a21~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22 .lut_mask = 16'hDC98;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a13~portbdataout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a29~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~22_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23 .lut_mask = 16'hF388;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a117~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a101~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36 .lut_mask = 16'h5140;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a77~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a69~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38 .lut_mask = 16'h3120;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a125~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a109~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39 .lut_mask = 16'hA280;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [5]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_first_bit_number = 5;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a85~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a93~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37 .lut_mask = 16'hC840;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~38_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~39_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~37_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40 .lut_mask = 16'hF3E2;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout  & \inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2])))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// (((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~36_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~40_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41 .lut_mask = 16'hFCB0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout  & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~21_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~23_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~41_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42 .lut_mask = 16'hEE30;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N21
dffeas \inst1|uart_tx_i|tx_data[5] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[5] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
fiftyfivenm_lcell_comb \inst6|Q[0]~feeder (
// Equation(s):
// \inst6|Q[0]~feeder_combout  = \inst3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \inst6|Q[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|Q[0] .is_wysiwyg = "true";
defparam \inst6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \inst8|Q[4]~feeder (
// Equation(s):
// \inst8|Q[4]~feeder_combout  = \inst6|Q [0]

	.dataa(\inst6|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Q[4]~feeder .lut_mask = 16'hAAAA;
defparam \inst8|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \inst8|Q[4] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst8|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|Q[4] .is_wysiwyg = "true";
defparam \inst8|Q[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1692w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1672w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout )) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout )))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a124~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a108~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47 .lut_mask = 16'hD080;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1682w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y45_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1662w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout )) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout )))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a116~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a100~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48 .lut_mask = 16'hF5A0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout ) # 
// ((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~47_combout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~48_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49 .lut_mask = 16'h8A88;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1621w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1632w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a68~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a76~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45 .lut_mask = 16'h00E4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1642w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1652w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a84~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a92~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44 .lut_mask = 16'hA808;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout ) # 
// (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout )))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(gnd),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~45_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~44_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46 .lut_mask = 16'h5550;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1542w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1562w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1552w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1525w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0])))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a20~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a4~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26 .lut_mask = 16'hADA8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a12~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a28~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~26_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27 .lut_mask = 16'hF588;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1582w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1602w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1592w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 (
	.portawe(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst15|dcfifo_component|auto_generated|valid_rdreq~_wirecell_combout ),
	.clk0(\inst~clkctrl_outclk ),
	.clk1(\inst1|uart_tx_i|DIN_RDY~clkctrl_outclk ),
	.ena0(\inst15|dcfifo_component|auto_generated|fifo_ram|decode14|w_anode1572w [3]),
	.ena1(!\inst15|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst~input_o ),
	.portadatain({\inst8|Q [4]}),
	.portaaddr({\inst15|dcfifo_component|auto_generated|wrptr_g [12],\inst15|dcfifo_component|auto_generated|wrptr_g [11],\inst15|dcfifo_component|auto_generated|wrptr_g [10],\inst15|dcfifo_component|auto_generated|wrptr_g [9],\inst15|dcfifo_component|auto_generated|wrptr_g [8],
\inst15|dcfifo_component|auto_generated|wrptr_g [7],\inst15|dcfifo_component|auto_generated|wrptr_g [6],\inst15|dcfifo_component|auto_generated|wrptr_g [5],\inst15|dcfifo_component|auto_generated|wrptr_g [4],\inst15|dcfifo_component|auto_generated|wrptr_g [3],
\inst15|dcfifo_component|auto_generated|wrptr_g [2],\inst15|dcfifo_component|auto_generated|wrptr_g [1],\inst15|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst15|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .clk0_core_clock_enable = "ena0";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .clk1_output_clock_enable = "ena1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .data_interleave_offset_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .data_interleave_width_in_bits = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .logical_ram_name = "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .operation_mode = "dual_port";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_address_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_byte_enable_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_data_out_clear = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_data_out_clock = "none";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_address_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_address_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_address_width = 13;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_data_out_clear = "clear1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_data_out_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_data_width = 1;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_first_address = 0;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_first_bit_number = 4;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_last_address = 8191;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_logical_ram_depth = 131072;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_logical_ram_width = 8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .port_b_read_enable_clock = "clock1";
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout ) # 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0])))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1] & (((!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & 
// \inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [1]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a52~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a36~portbdataout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24 .lut_mask = 16'hADA8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout  & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout  & (\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout )))) # 
// (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a44~portbdataout ),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|ram_block13a60~portbdataout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~24_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25 .lut_mask = 16'hF588;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout  = (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout ))) # (!\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2] & (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [2]),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~27_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|_~25_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43 .lut_mask = 16'h3210;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
fiftyfivenm_lcell_comb \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50 (
// Equation(s):
// \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout  = (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout ) # ((\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3] & 
// ((\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout ) # (\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout ))))

	.dataa(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~49_combout ),
	.datab(\inst15|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [3]),
	.datac(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~46_combout ),
	.datad(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~43_combout ),
	.cin(gnd),
	.combout(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50 .lut_mask = 16'hFFC8;
defparam \inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \inst1|uart_tx_i|tx_data[4] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst15|dcfifo_component|auto_generated|fifo_ram|mux15|result_node[4]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_tx_i|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|tx_data[4] .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux0~2 (
// Equation(s):
// \inst1|uart_tx_i|Mux0~2_combout  = (\inst1|uart_tx_i|tx_bit_count [0] & ((\inst1|uart_tx_i|tx_bit_count [1]) # ((\inst1|uart_tx_i|tx_data [5])))) # (!\inst1|uart_tx_i|tx_bit_count [0] & (!\inst1|uart_tx_i|tx_bit_count [1] & ((\inst1|uart_tx_i|tx_data 
// [4]))))

	.dataa(\inst1|uart_tx_i|tx_bit_count [0]),
	.datab(\inst1|uart_tx_i|tx_bit_count [1]),
	.datac(\inst1|uart_tx_i|tx_data [5]),
	.datad(\inst1|uart_tx_i|tx_data [4]),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux0~2 .lut_mask = 16'hB9A8;
defparam \inst1|uart_tx_i|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux0~3 (
// Equation(s):
// \inst1|uart_tx_i|Mux0~3_combout  = (\inst1|uart_tx_i|tx_bit_count [1] & ((\inst1|uart_tx_i|Mux0~2_combout  & ((\inst1|uart_tx_i|tx_data [7]))) # (!\inst1|uart_tx_i|Mux0~2_combout  & (\inst1|uart_tx_i|tx_data [6])))) # (!\inst1|uart_tx_i|tx_bit_count [1] & 
// (((\inst1|uart_tx_i|Mux0~2_combout ))))

	.dataa(\inst1|uart_tx_i|tx_data [6]),
	.datab(\inst1|uart_tx_i|tx_bit_count [1]),
	.datac(\inst1|uart_tx_i|tx_data [7]),
	.datad(\inst1|uart_tx_i|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux0~3 .lut_mask = 16'hF388;
defparam \inst1|uart_tx_i|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
fiftyfivenm_lcell_comb \inst1|uart_tx_i|Mux1~1 (
// Equation(s):
// \inst1|uart_tx_i|Mux1~1_combout  = (\inst1|uart_tx_i|Mux1~0_combout ) # ((!\inst1|uart_tx_i|tx_pstate.startbit~q  & (\inst1|uart_tx_i|tx_bit_count [2] & \inst1|uart_tx_i|Mux0~3_combout )))

	.dataa(\inst1|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\inst1|uart_tx_i|tx_bit_count [2]),
	.datac(\inst1|uart_tx_i|Mux1~0_combout ),
	.datad(\inst1|uart_tx_i|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst1|uart_tx_i|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_tx_i|Mux1~1 .lut_mask = 16'hF4F0;
defparam \inst1|uart_tx_i|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N5
dffeas \inst1|uart_tx_i|UART_TXD (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_tx_i|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_tx_i|UART_TXD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_tx_i|UART_TXD .is_wysiwyg = "true";
defparam \inst1|uart_tx_i|UART_TXD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N2
fiftyfivenm_lcell_comb \inst1|uart_rx_i|fsm_pstate.idle~0 (
// Equation(s):
// \inst1|uart_rx_i|fsm_pstate.idle~0_combout  = !\inst1|uart_rx_i|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|uart_rx_i|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|fsm_pstate.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|fsm_pstate.idle~0 .lut_mask = 16'h00FF;
defparam \inst1|uart_rx_i|fsm_pstate.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N3
dffeas \inst1|uart_rx_i|fsm_pstate.idle (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|fsm_pstate.idle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \inst1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h0F00;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout  = (\inst1|os_clk_divider_i|DIV_MARK~q ) # (!\inst1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|os_clk_divider_i|DIV_MARK~q ),
	.datad(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2 .lut_mask = 16'hF0FF;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N5
dffeas \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout  = (((!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]) # (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])) # (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1])) # 
// (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2])

	.dataa(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0 .lut_mask = 16'h7FFF;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\inst1|uart_rx_i|fsm_pstate.idle~q  & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout  & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] $ 
// (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h2800;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N3
dffeas \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N18
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout  = (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0 .lut_mask = 16'hF000;
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout  = (\inst1|uart_rx_i|fsm_pstate.idle~q  & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout  & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout  $ 
// (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]))))

	.dataa(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout ),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5 .lut_mask = 16'h2800;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N11
dffeas \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\inst1|uart_rx_i|fsm_pstate.idle~q  & (\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] $ (((\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout )))))

	.dataa(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout ),
	.datac(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h7800;
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N13
dffeas \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1 (
// Equation(s):
// \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout  = (!\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout  & (\inst1|os_clk_divider_i|DIV_MARK~q  & !\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt 
// [2])))

	.dataa(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~0_combout ),
	.datac(\inst1|os_clk_divider_i|DIV_MARK~q ),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1 .lut_mask = 16'h0040;
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N25
dffeas \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N12
fiftyfivenm_lcell_comb \inst1|uart_rx_i|Selector1~0 (
// Equation(s):
// \inst1|uart_rx_i|Selector1~0_combout  = ((!\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \inst1|uart_rx_i|fsm_pstate.startbit~q )) # (!\inst1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\inst1|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\inst1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|Selector1~0 .lut_mask = 16'h30FF;
defparam \inst1|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N13
dffeas \inst1|uart_rx_i|fsm_pstate.startbit (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N18
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_bit_count[0]~0 (
// Equation(s):
// \inst1|uart_rx_i|rx_bit_count[0]~0_combout  = \inst1|uart_rx_i|rx_bit_count [0] $ (((\inst1|uart_rx_i|fsm_pstate.databits~q  & \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(gnd),
	.datab(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\inst1|uart_rx_i|rx_bit_count [0]),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_bit_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[0]~0 .lut_mask = 16'h3CF0;
defparam \inst1|uart_rx_i|rx_bit_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N19
dffeas \inst1|uart_rx_i|rx_bit_count[0] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_bit_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N20
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_bit_count[1]~1 (
// Equation(s):
// \inst1|uart_rx_i|rx_bit_count[1]~1_combout  = \inst1|uart_rx_i|rx_bit_count [1] $ (((\inst1|uart_rx_i|fsm_pstate.databits~q  & (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \inst1|uart_rx_i|rx_bit_count [0]))))

	.dataa(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\inst1|uart_rx_i|rx_bit_count [1]),
	.datad(\inst1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_bit_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[1]~1 .lut_mask = 16'h78F0;
defparam \inst1|uart_rx_i|rx_bit_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N21
dffeas \inst1|uart_rx_i|rx_bit_count[1] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_bit_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N10
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_bit_count[2]~2 (
// Equation(s):
// \inst1|uart_rx_i|rx_bit_count[2]~2_combout  = (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\inst1|uart_rx_i|rx_bit_count [1] & (\inst1|uart_rx_i|fsm_pstate.databits~q  & \inst1|uart_rx_i|rx_bit_count [0])))

	.dataa(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\inst1|uart_rx_i|rx_bit_count [1]),
	.datac(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\inst1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_bit_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[2]~2 .lut_mask = 16'h8000;
defparam \inst1|uart_rx_i|rx_bit_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N22
fiftyfivenm_lcell_comb \inst1|uart_rx_i|rx_bit_count[2]~3 (
// Equation(s):
// \inst1|uart_rx_i|rx_bit_count[2]~3_combout  = \inst1|uart_rx_i|rx_bit_count [2] $ (\inst1|uart_rx_i|rx_bit_count[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_rx_i|rx_bit_count [2]),
	.datad(\inst1|uart_rx_i|rx_bit_count[2]~2_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|rx_bit_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[2]~3 .lut_mask = 16'h0FF0;
defparam \inst1|uart_rx_i|rx_bit_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N23
dffeas \inst1|uart_rx_i|rx_bit_count[2] (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|rx_bit_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N16
fiftyfivenm_lcell_comb \inst1|uart_rx_i|Selector3~0 (
// Equation(s):
// \inst1|uart_rx_i|Selector3~0_combout  = (\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\inst1|uart_rx_i|rx_bit_count [1] & (\inst1|uart_rx_i|rx_bit_count [2] & \inst1|uart_rx_i|rx_bit_count [0])))

	.dataa(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\inst1|uart_rx_i|rx_bit_count [1]),
	.datac(\inst1|uart_rx_i|rx_bit_count [2]),
	.datad(\inst1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \inst1|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
fiftyfivenm_lcell_comb \inst1|uart_rx_i|Selector2~0 (
// Equation(s):
// \inst1|uart_rx_i|Selector2~0_combout  = (\inst1|uart_rx_i|fsm_pstate.startbit~q  & ((\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ) # ((\inst1|uart_rx_i|fsm_pstate.databits~q  & !\inst1|uart_rx_i|Selector3~0_combout )))) # 
// (!\inst1|uart_rx_i|fsm_pstate.startbit~q  & (((\inst1|uart_rx_i|fsm_pstate.databits~q  & !\inst1|uart_rx_i|Selector3~0_combout ))))

	.dataa(\inst1|uart_rx_i|fsm_pstate.startbit~q ),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\inst1|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|Selector2~0 .lut_mask = 16'h88F8;
defparam \inst1|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N5
dffeas \inst1|uart_rx_i|fsm_pstate.databits (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N30
fiftyfivenm_lcell_comb \inst1|uart_rx_i|Selector3~1 (
// Equation(s):
// \inst1|uart_rx_i|Selector3~1_combout  = (\inst1|uart_rx_i|fsm_pstate.databits~q  & ((\inst1|uart_rx_i|Selector3~0_combout ) # ((!\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \inst1|uart_rx_i|fsm_pstate.stopbit~q )))) # 
// (!\inst1|uart_rx_i|fsm_pstate.databits~q  & (!\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\inst1|uart_rx_i|fsm_pstate.stopbit~q )))

	.dataa(\inst1|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\inst1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\inst1|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|Selector3~1 .lut_mask = 16'hBA30;
defparam \inst1|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N31
dffeas \inst1|uart_rx_i|fsm_pstate.stopbit (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N24
fiftyfivenm_lcell_comb \inst1|uart_rx_i|Selector0~0 (
// Equation(s):
// \inst1|uart_rx_i|Selector0~0_combout  = (\inst1|uart_rx_i|fsm_pstate.stopbit~q  & \inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\inst1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\inst1|uart_rx_i|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|uart_rx_i|Selector0~0 .lut_mask = 16'hF000;
defparam \inst1|uart_rx_i|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N25
dffeas \inst1|uart_rx_i|FRAME_ERROR (
	.clk(\Clock1~inputclkctrl_outclk ),
	.d(\inst1|uart_rx_i|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \inst1|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign UART_TXD = \UART_TXD~output_o ;

assign DIN_RDY = \DIN_RDY~output_o ;

assign DOUT_VLD = \DOUT_VLD~output_o ;

assign FRAME_ERROR = \FRAME_ERROR~output_o ;

assign PARITY_ERROR = \PARITY_ERROR~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
