{"files":[{"patch":"@@ -5124,1 +5124,1 @@\n-      __ sve_tbl($tmp$$FloatRegister, __ B, $src$$FloatRegister, 1, $tmp$$FloatRegister);\n+      __ sve_tbl($tmp$$FloatRegister, __ B, $src$$FloatRegister, $tmp$$FloatRegister);\n@@ -6684,1 +6684,1 @@\n-                 $src$$FloatRegister, 1, $shuffle$$FloatRegister);\n+                 $src$$FloatRegister, $shuffle$$FloatRegister);\n@@ -7107,1 +7107,1 @@\n-    __ sve_tbl($dst$$FloatRegister, size, $src$$FloatRegister, 1, $dst$$FloatRegister);\n+    __ sve_tbl($dst$$FloatRegister, size, $src$$FloatRegister, $dst$$FloatRegister);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -3387,1 +3387,1 @@\n-      __ sve_tbl($tmp$$FloatRegister, __ B, $src$$FloatRegister, 1, $tmp$$FloatRegister);\n+      __ sve_tbl($tmp$$FloatRegister, __ B, $src$$FloatRegister, $tmp$$FloatRegister);\n@@ -4694,1 +4694,1 @@\n-                 $src$$FloatRegister, 1, $shuffle$$FloatRegister);\n+                 $src$$FloatRegister, $shuffle$$FloatRegister);\n@@ -5095,1 +5095,1 @@\n-    __ sve_tbl($dst$$FloatRegister, size, $src$$FloatRegister, 1, $dst$$FloatRegister);\n+    __ sve_tbl($dst$$FloatRegister, size, $src$$FloatRegister, $dst$$FloatRegister);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -4234,2 +4234,2 @@\n-  \/\/ SVE\/SVE2 Programmable table lookup in one or two vector table (zeroing)\n-  void sve_tbl(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn, unsigned reg_count, FloatRegister Zm) {\n+private:\n+  void _sve_tbl(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn, unsigned reg_count, FloatRegister Zm) {\n@@ -4241,0 +4241,1 @@\n+\n@@ -4242,0 +4243,1 @@\n+\n@@ -4246,0 +4248,11 @@\n+public:\n+  \/\/ SVE\/SVE2 Programmable table lookup in one or two vector table (zeroing)\n+  void sve_tbl(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn, FloatRegister Zm) {\n+    _sve_tbl(Zd, T, Zn, 1, Zm);\n+  }\n+\n+  void sve_tbl(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn1, FloatRegister Zn2, FloatRegister Zm) {\n+    assert(Zn1->successor() == Zn2, \"invalid order of registers\");\n+    _sve_tbl(Zd, T, Zn1, 2, Zm);\n+  }\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":15,"deletions":2,"binary":false,"changes":17,"status":"modified"},{"patch":"@@ -2456,1 +2456,1 @@\n-  sve_tbl(vtmp1, H, vtmp1, 1, vtmp2);\n+  sve_tbl(vtmp1, H, vtmp1, vtmp2);\n@@ -2513,1 +2513,1 @@\n-  sve_tbl(vtmp1, B, vtmp1, 1, vtmp2);\n+  sve_tbl(vtmp1, B, vtmp1, vtmp2);\n@@ -2864,1 +2864,1 @@\n-  assert(bt != T_DOUBLE || bt != T_LONG, \"unsupported basic type\");\n+  assert(bt != T_DOUBLE && bt != T_LONG, \"unsupported basic type\");\n@@ -2935,1 +2935,1 @@\n-    sve_tbl(dst, size, tmp, 1, index);\n+    sve_tbl(dst, size, tmp, index);\n@@ -2938,1 +2938,1 @@\n-    sve_tbl(dst, size, src1, 2, index);\n+    sve_tbl(dst, size, src1, src2, index);\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -2089,5 +2089,5 @@\n-                        [\"tbl\",      \"__ sve_tbl(z16, __ S, z17, 1, z18);\",                \"tbl\\tz16.s, {z17.s}, z18.s\"],\n-                        [\"tbl\",      \"__ sve_tbl(z16, __ B, z17, 2, z16);\",                \"tbl\\tz16.b, {z17.b, z18.b}, z16.b\"],\n-                        [\"tbl\",      \"__ sve_tbl(z16, __ H, z17, 2, z16);\",                \"tbl\\tz16.h, {z17.h, z18.h}, z16.h\"],\n-                        [\"tbl\",      \"__ sve_tbl(z16, __ S, z17, 2, z16);\",                \"tbl\\tz16.s, {z17.s, z18.s}, z16.s\"],\n-                        [\"tbl\",      \"__ sve_tbl(z16, __ D, z17, 2, z16);\",                \"tbl\\tz16.d, {z17.d, z18.d}, z16.d\"],\n+                        [\"tbl\",      \"__ sve_tbl(z16, __ S, z17, z18);\",                   \"tbl\\tz16.s, {z17.s}, z18.s\"],\n+                        [\"tbl\",      \"__ sve_tbl(z16, __ B, z17, z18, z16);\",              \"tbl\\tz16.b, {z17.b, z18.b}, z16.b\"],\n+                        [\"tbl\",      \"__ sve_tbl(z16, __ H, z17, z18, z16);\",              \"tbl\\tz16.h, {z17.h, z18.h}, z16.h\"],\n+                        [\"tbl\",      \"__ sve_tbl(z16, __ S, z17, z18, z16);\",              \"tbl\\tz16.s, {z17.s, z18.s}, z16.s\"],\n+                        [\"tbl\",      \"__ sve_tbl(z16, __ D, z17, z18, z16);\",              \"tbl\\tz16.d, {z17.d, z18.d}, z16.d\"],\n","filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -1102,5 +1102,5 @@\n-    __ sve_tbl(z16, __ S, z17, 1, z18);                \/\/       tbl     z16.s, {z17.s}, z18.s\n-    __ sve_tbl(z16, __ B, z17, 2, z16);                \/\/       tbl     z16.b, {z17.b, z18.b}, z16.b\n-    __ sve_tbl(z16, __ H, z17, 2, z16);                \/\/       tbl     z16.h, {z17.h, z18.h}, z16.h\n-    __ sve_tbl(z16, __ S, z17, 2, z16);                \/\/       tbl     z16.s, {z17.s, z18.s}, z16.s\n-    __ sve_tbl(z16, __ D, z17, 2, z16);                \/\/       tbl     z16.d, {z17.d, z18.d}, z16.d\n+    __ sve_tbl(z16, __ S, z17, z18);                   \/\/       tbl     z16.s, {z17.s}, z18.s\n+    __ sve_tbl(z16, __ B, z17, z18, z16);              \/\/       tbl     z16.b, {z17.b, z18.b}, z16.b\n+    __ sve_tbl(z16, __ H, z17, z18, z16);              \/\/       tbl     z16.h, {z17.h, z18.h}, z16.h\n+    __ sve_tbl(z16, __ S, z17, z18, z16);              \/\/       tbl     z16.s, {z17.s, z18.s}, z16.s\n+    __ sve_tbl(z16, __ D, z17, z18, z16);              \/\/       tbl     z16.d, {z17.d, z18.d}, z16.d\n","filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"}]}