--- drivers/misc/mediatek/btif/common/plat_inc/btif_dma_priv.h
+++ drivers/misc/mediatek/btif/common/plat_inc/btif_dma_priv.h
@@ -18,7 +18,7 @@
 #include "btif_dma_pub.h"
 
 #if defined(CONFIG_MTK_CLKMGR)
-#if defined(CONFIG_ARCH_MT6580)
+#if defined(CONFIG_ARCH_MT6580) || defined(CONFIG_ARCH_MT6570)
 #define MTK_BTIF_APDMA_CLK_CG MT_CG_APDMA_SW_CG
 #elif defined(CONFIG_ARCH_MT6735) || defined(CONFIG_ARCH_MT6735M) || defined(CONFIG_ARCH_MT6753)
 #define MTK_BTIF_APDMA_CLK_CG MT_CG_PERI_APDMA
@@ -31,7 +31,7 @@ extern struct clk *clk_btif_apdma; /*btif apdma clock*/
 #define RX_DMA_VFF_SIZE (1024 * 8)	/*Rx vFIFO Len must be 8 Byte allignment */
 
 #define DMA_TX_THRE(n) (n - 7)	/*Tx Trigger Level */
-#define DMA_RX_THRE(n) ((n) * 3 / 4)	/*Rx Trigger Level */
+#define DMA_RX_THRE(n) (1)	/*Rx Trigger Level */
 
 /**********************************Hardware related defination**************************/
 #ifndef CONFIG_OF
