vsim -c -do "run -all; quit" tb
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" tb 
# Start time: 09:21:09 on Apr 19,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.stimulus_gen
# Loading work.RefModule
# Loading work.TopModule
# run -all
# ** Note: $finish    : testbench.v(80)
#    Time: 2206 ps  Iteration: 0  Instance: /tb/stim1
# Hint: Output 'walk_left' has 50 mismatches. First mismatch occurred at time 140.
# Hint: Output 'walk_right' has 50 mismatches. First mismatch occurred at time 140.
# Hint: Output 'aaah' has no mismatches.
# Hint: Total mismatched samples is 50 out of 441 samples
# 
# Simulation finished at 2206 ps
# Mismatches: 50 in 441 samples
# End time: 09:21:09 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
