ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32n6xx_hal_pwr.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c"
  25              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  26              		.align	1
  27              		.global	HAL_PWR_DeInit
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	HAL_PWR_DeInit:
  33              	.LFB862:
   1:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
   2:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ******************************************************************************
   3:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @file    stm32n6xx_hal_pwr.c
   4:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following
   7:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *           + Initialization/De-Initialization Functions.
   9:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *           + Peripheral Control Functions.
  10:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *           + PWR Attributes Functions.
  11:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
  12:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ******************************************************************************
  13:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @attention
  14:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
  15:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * Copyright (c) 2023 STMicroelectronics.
  16:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * All rights reserved.
  17:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
  18:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * in the root directory of this software component.
  20:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
  22:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ******************************************************************************
  23:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   @verbatim
  24:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ==============================================================================
  25:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                         ##### PWR peripheral overview #####
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 2


  26:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ==============================================================================
  27:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   [..]
  28:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) The Power control (PWR) provides an overview of the supply architecture
  29:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        for the different power domains and of the supply configuration
  30:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        controller.
  31:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  32:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Several low-power modes are available to save power when the CPU does not need to
  33:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        execute code :
  34:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Sleep   (CPU clock stopped and still in RUN mode)
  35:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Stop    (System clock stopped)
  36:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Standby (System powered down)
  37:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  38:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ==============================================================================
  39:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                         ##### How to use this driver #####
  40:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ==============================================================================
  41:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   [..]
  42:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  43:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableBkUpAccess() and HAL_PWR_DisableBkUpAccess() functions
  44:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        to enable/disable access to the backup domain (RCC Backup domain control
  45:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        register RCC_BDCR, RTC registers, TAMP registers, backup registers and
  46:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        backup SRAM).
  47:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  48:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_ConfigPVD() after setting parameters to be configured (event
  49:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        mode and voltage threshold) in order to set up the Programmed Voltage
  50:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        Detector, then use HAL_PWR_EnablePVD() and HAL_PWR_DisablePVD()
  51:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        functions to start and stop the PVD detection.
  52:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (+) PVD level on PVD_IN is compared to the internal VREFINT level.
  53:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        PVDO flag is available in PWR_CR2 to indicate if the voltage level
  54:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        on PVD_IN is higher or lower than the PVD threshold.
  55:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  56:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableWakeUpPin() and HAL_PWR_DisableWakeUpPin() functions
  57:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        with the right parameter to configure the wake up pin polarity (Low or
  58:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        High), the wake up pin selection and to enable and disable it.
  59:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  60:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWREx_GetWakeupFlag() and HAL_PWREx_ClearWakeupFlag()
  61:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        functions to manage wake-up flag for the selected pin.
  62:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  63:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSLEEPMode() function to enter the CPU in Sleep mode.
  64:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        Wake-up from Sleep mode could be following to an event or an
  65:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        interrupt according to low power mode intrinsic request called (__WFI()
  66:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        or __WFE()).
  67:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  68:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTOPMode() function to enter the whole system to Stop
  69:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        mode. Wake-up from Stop mode could be following to an event or an
  70:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        interrupt according to low power mode intrinsic request called (__WFI()
  71:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        or __WFE()). (Regulator state on STM32N6 devices is managed internally but
  72:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        regulator parameter is kept for product compatibility).
  73:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  74:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTANDBYMode() function to enter the whole system in
  75:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        Standby mode. Wake-up from Standby mode can be following only by an
  76:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        interrupt.
  77:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  78:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSleepOnExit() and HAL_PWR_DisableSleepOnExit() APIs to
  79:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        enable and disable the Cortex-M55 re-entry in Sleep mode after an
  80:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        interruption handling is over.
  81:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  82:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSEVOnPend() and HAL_PWR_DisableSEVOnPend() functions
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 3


  83:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        to configure the Cortex-M55 to wake-up after any pending event / interrupt
  84:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        even if it's disabled or has insufficient priority to cause exception
  85:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        entry.
  86:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  87:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_WAKEUP_PIN_IRQHandler() function to handle all wake-up
  88:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        pins interrupts.
  89:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  90:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    (#) Call HAL_PWR_ConfigAttributes() function to configure PWR item secure and
  91:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        privilege attributes and call HAL_PWR_GetConfigAttributes() function to
  92:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        get the attribute configuration for the selected item.
  93:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  94:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      *** PWR HAL driver macros list ***
  95:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      =============================================
  96:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      [..]
  97:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        Below the list of most used macros in PWR HAL driver.
  98:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
  99:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) __HAL_PWR_GET_FLAG()   : Get the PWR pending flags.
 100:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) __HAL_PWR_CLEAR_FLAG() : Clear the PWR pending flags.
 101:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 102:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   @endverbatim
 103:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   ******************************************************************************
 104:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 105:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 106:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
 107:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #include "stm32n6xx_hal.h"
 108:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 109:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @addtogroup STM32N6xx_HAL_Driver
 110:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 111:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 112:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 113:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR PWR
 114:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief PWR HAL module driver
 115:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 116:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 117:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 118:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #if defined (HAL_PWR_MODULE_ENABLED)
 119:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 120:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
 121:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
 122:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 123:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_Private_Defines PWR Private Defines
 124:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 125:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 126:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 127:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
 128:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 129:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 130:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #define PVD_MODE_IT                    (0x00010000U)                           /*!< Mask for interr
 131:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #define PVD_MODE_EVT                   (0x00020000U)                           /*!< Mask for event 
 132:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #define PVD_RISING_EDGE                (0x00000001U)                           /*!< Mask for rising
 133:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #define PVD_FALLING_EDGE               (0x00000002U)                           /*!< Mask for fallin
 134:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #define PVD_RISING_FALLING_EDGE        (0x00000003U)                           /*!< Mask for rising
 135:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 136:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @}
 137:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 138:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 139:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 4


 140:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @}
 141:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 142:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 143:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
 144:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
 145:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
 146:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /* Exported functions --------------------------------------------------------*/
 147:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 148:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions PWR Exported Functions
 149:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 150:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 151:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 152:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions
 153:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *  @brief   Initialization and de-Initialization functions
 154:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
 155:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @verbatim
 156:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 157:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               ##### Initialization and De-Initialization Functions #####
 158:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 159:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 160:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       This section provides functions allowing to deinitialize power peripheral.
 161:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 162:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 163:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       After system reset, the backup domain (RCC Backup domain control register
 164:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       RCC_BDCR, RTC registers, TAMP registers, backup registers and backup SRAM)
 165:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       is protected against possible unwanted write accesses.
 166:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The HAL_PWR_EnableBkUpAccess() function enables the access to the backup
 167:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       domain.
 168:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The HAL_PWR_DisableBkUpAccess() function disables the access to the backup
 169:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       domain.
 170:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 171:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @endverbatim
 172:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 173:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 174:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 175:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 176:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
 177:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         values.
 178:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   This functionality is not available in this product.
 179:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         The prototype is kept just to maintain compatibility with other
 180:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         products.
 181:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 182:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 183:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DeInit(void)
 184:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
  34              		.loc 1 184 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		@ link register save eliminated.
 185:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
  39              		.loc 1 185 1 view .LVU1
  40 0000 7047     		bx	lr
  41              		.cfi_endproc
  42              	.LFE862:
  44              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
  45              		.align	1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 5


  46              		.global	HAL_PWR_EnableBkUpAccess
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  51              	HAL_PWR_EnableBkUpAccess:
  52              	.LFB863:
 186:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 187:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 188:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enable access to the backup domain (RCC Backup domain control
 189:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 190:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         and backup SRAM).
 191:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   After a system reset, the backup domain is protected against
 192:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         possible unwanted write accesses.
 193:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 194:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 195:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnableBkUpAccess(void)
 196:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
  53              		.loc 1 196 1 view -0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
 197:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   WRITE_REG(PWR->DBPCR, PWR_DBPCR_DBP);
  58              		.loc 1 197 3 view .LVU3
  59 0000 014B     		ldr	r3, .L3
  60 0002 0122     		movs	r2, #1
  61 0004 DA62     		str	r2, [r3, #44]
 198:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
  62              		.loc 1 198 1 is_stmt 0 view .LVU4
  63 0006 7047     		bx	lr
  64              	.L4:
  65              		.align	2
  66              	.L3:
  67 0008 00480256 		.word	1442990080
  68              		.cfi_endproc
  69              	.LFE863:
  71              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  72              		.align	1
  73              		.global	HAL_PWR_DisableBkUpAccess
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	HAL_PWR_DisableBkUpAccess:
  79              	.LFB864:
 199:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 200:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 201:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Disable access to the backup domain (RCC Backup domain control
 202:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
 203:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         and backup SRAM).
 204:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 205:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 206:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DisableBkUpAccess(void)
 207:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
  80              		.loc 1 207 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 6


  84              		@ link register save eliminated.
 208:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_REG(PWR->DBPCR);
  85              		.loc 1 208 3 view .LVU6
  86 0000 014B     		ldr	r3, .L6
  87 0002 0022     		movs	r2, #0
  88 0004 DA62     		str	r2, [r3, #44]
 209:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
  89              		.loc 1 209 1 is_stmt 0 view .LVU7
  90 0006 7047     		bx	lr
  91              	.L7:
  92              		.align	2
  93              	.L6:
  94 0008 00480256 		.word	1442990080
  95              		.cfi_endproc
  96              	.LFE864:
  98              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
  99              		.align	1
 100              		.global	HAL_PWR_ConfigPVD
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 105              	HAL_PWR_ConfigPVD:
 106              	.LVL0:
 107              	.LFB865:
 210:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 211:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @}
 212:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 213:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 214:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 215:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group2 Peripheral Control Functions
 216:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *  @brief   Power Control functions
 217:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
 218:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @verbatim
 219:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 220:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                  ##### Peripheral Control Functions #####
 221:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 222:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 223:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       This section provides functions allowing to control power peripheral.
 224:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 225:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     *** PVD configuration ***
 226:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     =========================
 227:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 228:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) The PVD is used to monitor the VDD power supply by comparing it
 229:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           to the internal VREFINT.
 230:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 231:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) A PVDO flag is available to indicate if VDD is higher or lower
 232:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           than the PVD threshold. This event is internally connected to the EXTI
 233:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           line 66 to generate an interrupt if enabled.
 234:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           It is configurable through __HAL_PWR_PVD_EXTI_ENABLE_IT() macro.
 235:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 236:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) The PVD is stopped in STANDBY mode.
 237:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 238:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     *** Wake-up pin configuration ***
 239:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     =================================
 240:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 241:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Wake-up pin is used to wake up the system from STANDBY mode.
 242:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           The pin pull is configurable through the WKUPEPR register to be in
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 7


 243:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           No-pull, Pull-up and Pull-down.
 244:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           The pin polarity is configurable through the WKUPEPR register to be
 245:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           active on rising or falling edges.
 246:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 247:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) There are up to four Wake-up pin in the STM32N6 devices family.
 248:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 249:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     *** Low Power modes configuration ***
 250:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     =====================================
 251:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 252:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      The device present 3 principles low-power modes :
 253:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) SLEEP mode   : Cortex-M55 is stopped and all PWR domains are remaining
 254:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                          active (Powered and Clocked).
 255:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 256:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) STOP mode    : Cortex-M55 is stopped, clocks are stopped and the
 257:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                          regulator is running. The Main regulator or the LP
 258:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                          regulator could be selected.
 259:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 260:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) STANDBY mode : All PWR domains enter DSTANDBY mode and the VCORE
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                          supply regulator is powered off.
 262:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 263:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    *** SLEEP mode ***
 264:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    ==================
 265:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 266:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Entry:
 267:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         The SLEEP mode is entered by using the HAL_PWR_EnterSLEEPMode(Regulator,
 268:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         SLEEPEntry) function.
 269:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 270:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction.
 271:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction.
 272:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR: enter SLEEP mode with WFE instruction
 273:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                                                 and no clear of pending event.
 274:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 275:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       -@@- The Regulator parameter is not used for the STM32N6 family
 276:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               and is kept as parameter just to maintain compatibility with the
 277:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               lower power families.
 278:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 279:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Exit:
 280:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         Any peripheral interrupt acknowledged by the nested vectored interrupt
 281:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         controller (NVIC) can wake up the device from SLEEP mode.
 282:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 283:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    *** STOP mode ***
 284:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    =================
 285:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 286:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       In system STOP mode, the CPU clock is stopped. All CPU subsystem peripheral
 287:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       clocks are stopped too.
 288:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The voltage regulator can be configured either in normal or low-power mode.
 289:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       To minimize the consumption in STOP mode, FLASH can be powered off before
 290:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       entering the STOP mode using the HAL_PWREx_EnableFlashPowerDown() function.
 291:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       It can be switched on again by software after exiting the STOP mode using
 292:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       the HAL_PWREx_DisableFlashPowerDown() function.
 293:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Entry:
 294:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          The STOP mode is entered using the HAL_PWR_EnterSTOPMode(Regulator,
 295:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          STOPEntry) function with:
 296:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          (++) Regulator:
 297:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (+++) PWR_MAINREGULATOR_ON: Main regulator ON.
 298:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                 This parameter is not used for the STM32N6 family and is kept as parameter
 299:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                 just to maintain compatibility with the lower power families.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 8


 300:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          (++) STOPEntry:
 301:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFI: enter STOP mode with WFI instruction.
 302:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFE: enter STOP mode with WFE instruction.
 303:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFE_NO_EVT_CLEAR: enter STOP mode with WFE instruction
 304:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                                                 and no clear of pending event.
 305:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 306:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (+) Exit:
 307:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          Any EXTI Line (Internal or External) configured in Interrupt/Event mode.
 308:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 309:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    *** STANDBY mode ***
 310:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    ====================
 311:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 312:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     (+)
 313:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The system STANDBY mode allows to achieve the lowest power consumption.
 314:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       It is based on the Cortex-M55 deep SLEEP mode, with the voltage regulator
 315:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       disabled. The system is consequently powered off. The PLL, the HSI
 316:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       oscillator and the HSE oscillator are also switched off. SRAM and register
 317:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       contents are lost except for the RTC registers, RTC backup registers,
 318:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       backup SRAM and standby circuitry.
 319:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 320:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 321:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The voltage regulator is OFF.
 322:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 323:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Entry:
 324:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         (+++) The STANDBY mode is entered using the HAL_PWR_EnterSTANDBYMode()
 325:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               function.
 326:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 327:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Exit:
 328:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****         (+++) WKUP pin rising or falling edge, RTC alarm (Alarm A and Alarm B),
 329:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               RTC wakeup, tamper event, time stamp event, external reset in NRST
 330:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****               pin, IWDG reset.
 331:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 332:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    *** Auto-wakeup (AWU) from low-power mode ***
 333:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****    =============================================
 334:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 335:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      (+) The MCU can be woken up from low-power mode by an RTC Alarm event, an
 336:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          RTC Wakeup event, a tamper event or a time-stamp event, without
 337:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****          depending on an external interrupt (Auto-wakeup mode).
 338:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 339:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      (+) RTC auto-wakeup (AWU) from the STOP and STANDBY modes
 340:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 341:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC alarm event, it is
 342:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             necessary to configure the RTC to generate the RTC alarm using the
 343:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             HAL_RTC_SetAlarm_IT() function.
 344:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 345:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC Tamper or time stamp event,
 346:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             it is necessary to configure the RTC to detect the tamper or time
 347:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             stamp event using the HAL_RTCEx_SetTimeStamp_IT() or
 348:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             HAL_RTCEx_SetTamper_IT() functions.
 349:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 350:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC WakeUp event, it is
 351:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             necessary to configure the RTC to generate the RTC WakeUp event
 352:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             using the HAL_RTCEx_SetWakeUpTimer_IT() function.
 353:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 354:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @endverbatim
 355:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 356:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 9


 357:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 358:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 359:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Configure the voltage threshold detected by the Programmed Voltage
 360:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         Detector (PVD).
 361:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
 362:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                      PVD configuration information (EventMode).
 363:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 364:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 365:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *pConfigPVD)
 366:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 108              		.loc 1 366 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112              		@ link register save eliminated.
 367:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 368:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));
 113              		.loc 1 368 3 view .LVU9
 369:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 370:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Disable PVD Event/Interrupt */
 371:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 114              		.loc 1 371 3 view .LVU10
 115 0000 1E4B     		ldr	r3, .L13
 116 0002 D3F8A420 		ldr	r2, [r3, #164]
 117 0006 22F00402 		bic	r2, r2, #4
 118 000a C3F8A420 		str	r2, [r3, #164]
 372:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_IT();
 119              		.loc 1 372 3 view .LVU11
 120 000e D3F8A020 		ldr	r2, [r3, #160]
 121 0012 22F00402 		bic	r2, r2, #4
 122 0016 C3F8A020 		str	r2, [r3, #160]
 373:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 123              		.loc 1 373 3 view .LVU12
 124 001a 1A6C     		ldr	r2, [r3, #64]
 125 001c 22F00402 		bic	r2, r2, #4
 126 0020 1A64     		str	r2, [r3, #64]
 374:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 127              		.loc 1 374 3 view .LVU13
 128 0022 5A6C     		ldr	r2, [r3, #68]
 129 0024 22F00402 		bic	r2, r2, #4
 130 0028 5A64     		str	r2, [r3, #68]
 375:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 376:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Configure the PVD in interrupt mode */
 377:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 131              		.loc 1 377 3 view .LVU14
 132              		.loc 1 377 18 is_stmt 0 view .LVU15
 133 002a 0368     		ldr	r3, [r0]
 134              		.loc 1 377 6 view .LVU16
 135 002c 13F4803F 		tst	r3, #65536
 136 0030 06D0     		beq	.L9
 378:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 379:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_IT();
 137              		.loc 1 379 5 is_stmt 1 view .LVU17
 138 0032 124A     		ldr	r2, .L13
 139 0034 D2F8A030 		ldr	r3, [r2, #160]
 140 0038 43F00403 		orr	r3, r3, #4
 141 003c C2F8A030 		str	r3, [r2, #160]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 10


 142              	.L9:
 380:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 381:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 382:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Configure the PVD in event mode */
 383:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 143              		.loc 1 383 3 view .LVU18
 144              		.loc 1 383 18 is_stmt 0 view .LVU19
 145 0040 0368     		ldr	r3, [r0]
 146              		.loc 1 383 6 view .LVU20
 147 0042 13F4003F 		tst	r3, #131072
 148 0046 06D0     		beq	.L10
 384:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 385:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 149              		.loc 1 385 5 is_stmt 1 view .LVU21
 150 0048 0C4A     		ldr	r2, .L13
 151 004a D2F8A430 		ldr	r3, [r2, #164]
 152 004e 43F00403 		orr	r3, r3, #4
 153 0052 C2F8A430 		str	r3, [r2, #164]
 154              	.L10:
 386:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 387:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 388:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Rising edge configuration */
 389:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 155              		.loc 1 389 3 view .LVU22
 156              		.loc 1 389 18 is_stmt 0 view .LVU23
 157 0056 0368     		ldr	r3, [r0]
 158              		.loc 1 389 6 view .LVU24
 159 0058 13F0010F 		tst	r3, #1
 160 005c 04D0     		beq	.L11
 390:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 391:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 161              		.loc 1 391 5 is_stmt 1 view .LVU25
 162 005e 074A     		ldr	r2, .L13
 163 0060 136C     		ldr	r3, [r2, #64]
 164 0062 43F00403 		orr	r3, r3, #4
 165 0066 1364     		str	r3, [r2, #64]
 166              	.L11:
 392:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 393:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 394:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Falling edge configuration */
 395:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 167              		.loc 1 395 3 view .LVU26
 168              		.loc 1 395 18 is_stmt 0 view .LVU27
 169 0068 0368     		ldr	r3, [r0]
 170              		.loc 1 395 6 view .LVU28
 171 006a 13F0020F 		tst	r3, #2
 172 006e 04D0     		beq	.L8
 396:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 397:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 173              		.loc 1 397 5 is_stmt 1 view .LVU29
 174 0070 024A     		ldr	r2, .L13
 175 0072 536C     		ldr	r3, [r2, #68]
 176 0074 43F00403 		orr	r3, r3, #4
 177 0078 5364     		str	r3, [r2, #68]
 178              	.L8:
 398:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 399:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 11


 179              		.loc 1 399 1 is_stmt 0 view .LVU30
 180 007a 7047     		bx	lr
 181              	.L14:
 182              		.align	2
 183              	.L13:
 184 007c 00500256 		.word	1442992128
 185              		.cfi_endproc
 186              	.LFE865:
 188              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_PWR_EnablePVD
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	HAL_PWR_EnablePVD:
 196              	.LFB866:
 400:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 401:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 402:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enable the programmable voltage detector (PVD).
 403:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 404:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 405:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnablePVD(void)
 406:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 197              		.loc 1 406 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 407:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(PWR->CR2, PWR_CR2_PVDEN);
 202              		.loc 1 407 3 view .LVU32
 203 0000 024A     		ldr	r2, .L16
 204 0002 5368     		ldr	r3, [r2, #4]
 205 0004 43F00103 		orr	r3, r3, #1
 206 0008 5360     		str	r3, [r2, #4]
 408:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 207              		.loc 1 408 1 is_stmt 0 view .LVU33
 208 000a 7047     		bx	lr
 209              	.L17:
 210              		.align	2
 211              	.L16:
 212 000c 00480256 		.word	1442990080
 213              		.cfi_endproc
 214              	.LFE866:
 216              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_PWR_DisablePVD
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	HAL_PWR_DisablePVD:
 224              	.LFB867:
 409:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 410:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 411:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Disable the programmable voltage detector (PVD).
 412:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 413:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 414:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DisablePVD(void)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 12


 415:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 225              		.loc 1 415 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 416:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_PVDEN);
 230              		.loc 1 416 3 view .LVU35
 231 0000 024A     		ldr	r2, .L19
 232 0002 5368     		ldr	r3, [r2, #4]
 233 0004 23F00103 		bic	r3, r3, #1
 234 0008 5360     		str	r3, [r2, #4]
 417:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 235              		.loc 1 417 1 is_stmt 0 view .LVU36
 236 000a 7047     		bx	lr
 237              	.L20:
 238              		.align	2
 239              	.L19:
 240 000c 00480256 		.word	1442990080
 241              		.cfi_endproc
 242              	.LFE867:
 244              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 245              		.align	1
 246              		.global	HAL_PWR_EnableWakeUpPin
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	HAL_PWR_EnableWakeUpPin:
 252              	.LVL1:
 253              	.LFB868:
 418:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 419:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 420:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enable the WakeUp PINx functionality.
 421:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  WakeUpPinPolarity : Specifies which Wake-Up pin to enable.
 422:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following legacy values, which
 423:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          sets the default (rising edge):
 424:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1,
 425:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2,
 426:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3,
 427:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4.
 428:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          or one of the following values where the user can explicitly states
 429:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          the enabled pin and the chosen polarity:
 430:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 431:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 432:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 433:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW.
 434:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
 435:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 436:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 437:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
 438:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 254              		.loc 1 438 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 439:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 13


 440:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));
 259              		.loc 1 440 3 view .LVU38
 441:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 442:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /*
 443:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      Enable and Specify the Wake-Up pin polarity and the pull configuration
 444:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****      for the event detection (rising or falling edge).
 445:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 446:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(PWR->WKUPEPR, WakeUpPinPolarity);
 260              		.loc 1 446 3 view .LVU39
 261 0000 024A     		ldr	r2, .L22
 262 0002 936D     		ldr	r3, [r2, #88]
 263 0004 0343     		orrs	r3, r3, r0
 264 0006 9365     		str	r3, [r2, #88]
 447:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 265              		.loc 1 447 1 is_stmt 0 view .LVU40
 266 0008 7047     		bx	lr
 267              	.L23:
 268 000a 00BF     		.align	2
 269              	.L22:
 270 000c 00480256 		.word	1442990080
 271              		.cfi_endproc
 272              	.LFE868:
 274              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_PWR_DisableWakeUpPin
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 281              	HAL_PWR_DisableWakeUpPin:
 282              	.LVL2:
 283              	.LFB869:
 448:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 449:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 450:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Disable the WakeUp PINx functionality.
 451:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  WakeUpPinx : Specifies the Power Wake-Up pin to disable.
 452:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 453:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1,
 454:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2,
 455:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3,
 456:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4,
 457:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 458:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 459:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 460:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW.
 461:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 462:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 463:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
 464:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 284              		.loc 1 464 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		@ link register save eliminated.
 465:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 466:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
 289              		.loc 1 466 3 view .LVU42
 467:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 14


 468:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Disable the wake up pin selected */
 469:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(PWR->WKUPEPR, (PWR_WKUPEPR_WKUPEN & WakeUpPinx));
 290              		.loc 1 469 3 view .LVU43
 291 0000 034A     		ldr	r2, .L25
 292 0002 936D     		ldr	r3, [r2, #88]
 293 0004 00F00F00 		and	r0, r0, #15
 294              	.LVL3:
 295              		.loc 1 469 3 is_stmt 0 view .LVU44
 296 0008 23EA0003 		bic	r3, r3, r0
 297 000c 9365     		str	r3, [r2, #88]
 470:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 298              		.loc 1 470 1 view .LVU45
 299 000e 7047     		bx	lr
 300              	.L26:
 301              		.align	2
 302              	.L25:
 303 0010 00480256 		.word	1442990080
 304              		.cfi_endproc
 305              	.LFE869:
 307              		.section	.text.HAL_PWR_GetWakeupFlag,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_PWR_GetWakeupFlag
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_PWR_GetWakeupFlag:
 315              	.LVL4:
 316              	.LFB870:
 471:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 472:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 473:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief Get the Wake-Up Pin pending flags.
 474:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  WakeUpFlag : Specifies the Wake-Up PIN flag to be checked.
 475:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 476:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG1    : Get wakeup event received from PA0.
 477:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG2    : Get wakeup event received from PA2.
 478:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG3    : Get wakeup event received from PC13.
 479:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG4    : Get wakeup event received from PD2.
 480:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG_ALL : Get Wakeup event received from all
 481:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                                       wake up pins.
 482:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval The Wake-Up pin flag.
 483:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 484:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** uint32_t HAL_PWR_GetWakeupFlag(uint32_t WakeUpFlag)
 485:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 317              		.loc 1 485 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 486:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 487:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_FLAG(WakeUpFlag));
 322              		.loc 1 487 3 view .LVU47
 488:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 489:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Return the wake up pin flag */
 490:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   return (PWR->WKUPSR & WakeUpFlag);
 323              		.loc 1 490 3 view .LVU48
 324              		.loc 1 490 14 is_stmt 0 view .LVU49
 325 0000 014B     		ldr	r3, .L28
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 15


 326 0002 5B6D     		ldr	r3, [r3, #84]
 491:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 327              		.loc 1 491 1 view .LVU50
 328 0004 1840     		ands	r0, r0, r3
 329              	.LVL5:
 330              		.loc 1 491 1 view .LVU51
 331 0006 7047     		bx	lr
 332              	.L29:
 333              		.align	2
 334              	.L28:
 335 0008 00480256 		.word	1442990080
 336              		.cfi_endproc
 337              	.LFE870:
 339              		.section	.text.HAL_PWR_ClearWakeupFlag,"ax",%progbits
 340              		.align	1
 341              		.global	HAL_PWR_ClearWakeupFlag
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	HAL_PWR_ClearWakeupFlag:
 347              	.LVL6:
 348              	.LFB871:
 492:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 493:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 494:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief Clear the Wake-Up pin pending flag.
 495:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  WakeUpFlag: Specifies the Wake-Up PIN flag to clear.
 496:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 497:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG1    : Clear the wakeup event received from PA0.
 498:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG2    : Clear the wakeup event received from PA2.
 499:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG3    : Clear the wakeup event received from PC13.
 500:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG4    : Clear the wakeup event received from PD2.
 501:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_FLAG_ALL : Clear the wakeup events received from all
 502:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                                       wake up pins.
 503:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval HAL status.
 504:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 505:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_ClearWakeupFlag(uint32_t WakeUpFlag)
 506:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 349              		.loc 1 506 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 507:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameter */
 508:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_FLAG(WakeUpFlag));
 354              		.loc 1 508 3 view .LVU53
 509:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 510:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Clear the wake up event received from wake up pin x */
 511:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   WRITE_REG(PWR->WKUPCR, WakeUpFlag);
 355              		.loc 1 511 3 view .LVU54
 356 0000 044B     		ldr	r3, .L33
 357 0002 1865     		str	r0, [r3, #80]
 512:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 513:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check if the wake up event is well cleared */
 514:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((PWR->WKUPSR & WakeUpFlag) != 0U)
 358              		.loc 1 514 3 view .LVU55
 359              		.loc 1 514 11 is_stmt 0 view .LVU56
 360 0004 5B6D     		ldr	r3, [r3, #84]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 16


 361              		.loc 1 514 6 view .LVU57
 362 0006 0342     		tst	r3, r0
 363 0008 01D1     		bne	.L32
 515:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     return HAL_ERROR;
 517:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 518:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 519:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   return HAL_OK;
 364              		.loc 1 519 10 view .LVU58
 365 000a 0020     		movs	r0, #0
 366              	.LVL7:
 367              		.loc 1 519 10 view .LVU59
 368 000c 7047     		bx	lr
 369              	.LVL8:
 370              	.L32:
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 371              		.loc 1 516 12 view .LVU60
 372 000e 0120     		movs	r0, #1
 373              	.LVL9:
 520:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 374              		.loc 1 520 1 view .LVU61
 375 0010 7047     		bx	lr
 376              	.L34:
 377 0012 00BF     		.align	2
 378              	.L33:
 379 0014 00480256 		.word	1442990080
 380              		.cfi_endproc
 381              	.LFE871:
 383              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_PWR_EnterSLEEPMode
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	HAL_PWR_EnterSLEEPMode:
 391              	.LVL10:
 392              	.LFB872:
 521:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 522:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 523:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enter the current core in SLEEP mode (CSLEEP).
 524:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  Regulator : NA in this family project
 525:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         Specifies the regulator state in SLEEP mode.
 526:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   This parameter is not used for the STM32N6 family and is kept as
 527:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         parameter just to maintain compatibility with the lower power
 528:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         families.
 529:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  SLEEPEntry : Specifies if SLEEP mode is entered with WFI or WFE
 530:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                      intrinsic instruction.
 531:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 532:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFI :             Enter SLEEP mode with WFI instruction.
 533:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFE :             Enter SLEEP mode with WFE instruction.
 534:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR: Enter SLEEP mode with WFE and no clear of pend
 535:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
 536:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Ensure to clear pending events before calling this API through
 537:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         HAL_PWREx_ClearPendingEvent() when the SLEEP entry is WFE.
 538:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 539:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 540:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 17


 541:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 393              		.loc 1 541 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 542:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 543:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   UNUSED(Regulator);
 398              		.loc 1 543 3 view .LVU63
 544:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 545:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 546:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 399              		.loc 1 546 3 view .LVU64
 547:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 548:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 549:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 400              		.loc 1 549 3 view .LVU65
 401 0000 074A     		ldr	r2, .L40
 402 0002 1369     		ldr	r3, [r2, #16]
 403 0004 23F00403 		bic	r3, r3, #4
 404 0008 1361     		str	r3, [r2, #16]
 550:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 551:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Select Sleep mode entry */
 552:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 405              		.loc 1 552 3 view .LVU66
 406              		.loc 1 552 6 is_stmt 0 view .LVU67
 407 000a 0129     		cmp	r1, #1
 408 000c 05D0     		beq	.L39
 553:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 554:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 555:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __WFI();
 556:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 557:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   else
 558:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 559:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
 409              		.loc 1 559 5 is_stmt 1 view .LVU68
 410              		.loc 1 559 7 is_stmt 0 view .LVU69
 411 000e 0329     		cmp	r1, #3
 412 0010 01D0     		beq	.L38
 560:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 561:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       /* Clear all pending event */
 562:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       __SEV();
 413              		.loc 1 562 7 is_stmt 1 view .LVU70
 414              		.syntax unified
 415              	@ 562 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 416 0012 40BF     		sev
 417              	@ 0 "" 2
 563:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       __WFE();
 418              		.loc 1 563 7 view .LVU71
 419              	@ 563 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 420 0014 20BF     		wfe
 421              	@ 0 "" 2
 422              		.thumb
 423              		.syntax unified
 424              	.L38:
 564:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 565:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 18


 566:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Request Wait For Event */
 567:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __WFE();
 425              		.loc 1 567 5 view .LVU72
 426              		.syntax unified
 427              	@ 567 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 428 0016 20BF     		wfe
 429              	@ 0 "" 2
 568:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 569:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 430              		.loc 1 569 1 is_stmt 0 view .LVU73
 431              		.thumb
 432              		.syntax unified
 433 0018 7047     		bx	lr
 434              	.L39:
 555:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 435              		.loc 1 555 5 is_stmt 1 view .LVU74
 436              		.syntax unified
 437              	@ 555 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 438 001a 30BF     		wfi
 439              	@ 0 "" 2
 440              		.thumb
 441              		.syntax unified
 442 001c 7047     		bx	lr
 443              	.L41:
 444 001e 00BF     		.align	2
 445              	.L40:
 446 0020 00ED00E0 		.word	-536810240
 447              		.cfi_endproc
 448              	.LFE872:
 450              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 451              		.align	1
 452              		.global	HAL_PWR_EnterSTOPMode
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 457              	HAL_PWR_EnterSTOPMode:
 458              	.LVL11:
 459              	.LFB873:
 570:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 571:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 572:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enter the whole system to Stop mode.
 573:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   This API will enter the system in STOP mode
 574:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  Regulator : This parameter is not used for this product family.
 575:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             and is kept as parameter just to maintain compatibility with the
 576:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             lower power families.
 577:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  STOPEntry : Specifies if STOP mode in entered with WFI or WFE
 578:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                     intrinsic instruction.
 579:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 580:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFI              : Enter STOP mode with WFI instruction.
 581:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFE              : Enter STOP mode with WFE instruction.
 582:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP  mode with WFE and no clear of pend
 583:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
 584:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   When exiting System STOP mode by issuing an interrupt or a wakeup
 585:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         event, the HSI RC oscillator is selected as default system wakeup
 586:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         clock.
 587:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   In System STOP mode, when the voltage regulator operates in low
 588:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         power mode, an additional startup delay is incurred when the system
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 19


 589:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         is waking up. By keeping the internal regulator ON during STOP mode,
 590:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         the consumption is higher although the startup time is reduced.
 591:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 592:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 593:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
 594:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 460              		.loc 1 594 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 595:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 596:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 597:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   UNUSED(Regulator);
 465              		.loc 1 597 3 view .LVU76
 598:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 599:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 600:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 466              		.loc 1 600 3 view .LVU77
 601:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 602:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Select Stop mode when device enters Deepsleep */
 603:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_PDDS);
 467              		.loc 1 603 3 view .LVU78
 468 0000 0E4A     		ldr	r2, .L47
 469 0002 136B     		ldr	r3, [r2, #48]
 470 0004 23F00103 		bic	r3, r3, #1
 471 0008 1363     		str	r3, [r2, #48]
 604:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 605:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 606:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 472              		.loc 1 606 3 view .LVU79
 473 000a 0D4A     		ldr	r2, .L47+4
 474 000c 1369     		ldr	r3, [r2, #16]
 475 000e 43F00403 		orr	r3, r3, #4
 476 0012 1361     		str	r3, [r2, #16]
 607:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 608:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Ensure that all instructions are done before entering STOP mode */
 609:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __DSB();
 477              		.loc 1 609 3 view .LVU80
 478              	.LBB10:
 479              	.LBI10:
 480              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 20


  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 21


  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 22


 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 481              		.loc 2 184 27 view .LVU81
 482              	.LBB11:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 23


 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 483              		.loc 2 186 3 view .LVU82
 484              		.syntax unified
 485              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 486 0014 BFF34F8F 		dsb 0xF
 487              	@ 0 "" 2
 488              		.thumb
 489              		.syntax unified
 490              	.LBE11:
 491              	.LBE10:
 610:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __ISB();
 492              		.loc 1 610 3 view .LVU83
 493              	.LBB12:
 494              	.LBI12:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495              		.loc 2 173 27 view .LVU84
 496              	.LBB13:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 497              		.loc 2 175 3 view .LVU85
 498              		.syntax unified
 499              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 500 0018 BFF36F8F 		isb 0xF
 501              	@ 0 "" 2
 502              		.thumb
 503              		.syntax unified
 504              	.LBE13:
 505              	.LBE12:
 611:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 612:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Select Stop mode entry */
 613:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (STOPEntry == PWR_STOPENTRY_WFI)
 506              		.loc 1 613 3 view .LVU86
 507              		.loc 1 613 6 is_stmt 0 view .LVU87
 508 001c 0129     		cmp	r1, #1
 509 001e 0AD0     		beq	.L46
 614:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 615:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 616:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __WFI();
 617:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 618:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   else
 619:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 620:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if(STOPEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 510              		.loc 1 620 5 is_stmt 1 view .LVU88
 511              		.loc 1 620 7 is_stmt 0 view .LVU89
 512 0020 0329     		cmp	r1, #3
 513 0022 01D0     		beq	.L45
 621:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 622:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       /* Clear all pending event */
 623:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       __SEV();
 514              		.loc 1 623 7 is_stmt 1 view .LVU90
 515              		.syntax unified
 516              	@ 623 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 517 0024 40BF     		sev
 518              	@ 0 "" 2
 624:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       __WFE();
 519              		.loc 1 624 7 view .LVU91
 520              	@ 624 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 24


 521 0026 20BF     		wfe
 522              	@ 0 "" 2
 523              		.thumb
 524              		.syntax unified
 525              	.L45:
 625:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 626:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 627:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Request Wait For Event */
 628:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __WFE();
 526              		.loc 1 628 5 view .LVU92
 527              		.syntax unified
 528              	@ 628 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 529 0028 20BF     		wfe
 530              	@ 0 "" 2
 531              		.thumb
 532              		.syntax unified
 533              	.L44:
 629:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 630:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 631:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex-M55 in the System Control Register */
 632:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 534              		.loc 1 632 3 view .LVU93
 535 002a 054A     		ldr	r2, .L47+4
 536 002c 1369     		ldr	r3, [r2, #16]
 537 002e 23F00403 		bic	r3, r3, #4
 538 0032 1361     		str	r3, [r2, #16]
 633:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 539              		.loc 1 633 1 is_stmt 0 view .LVU94
 540 0034 7047     		bx	lr
 541              	.L46:
 616:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 542              		.loc 1 616 5 is_stmt 1 view .LVU95
 543              		.syntax unified
 544              	@ 616 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 545 0036 30BF     		wfi
 546              	@ 0 "" 2
 547              		.thumb
 548              		.syntax unified
 549 0038 F7E7     		b	.L44
 550              	.L48:
 551 003a 00BF     		.align	2
 552              	.L47:
 553 003c 00480256 		.word	1442990080
 554 0040 00ED00E0 		.word	-536810240
 555              		.cfi_endproc
 556              	.LFE873:
 558              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 559              		.align	1
 560              		.global	HAL_PWR_EnterSTANDBYMode
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	HAL_PWR_EnterSTANDBYMode:
 566              	.LFB874:
 634:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 635:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 636:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enter the whole system to Standby mode.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 25


 637:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   The Standby mode allows achieving the lowest power consumption.
 638:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   When the system enters in Standby mode, the voltage regulator is disabled.
 639:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         The complete VCORE domain is consequently powered off.
 640:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         The PLLs, HSI oscillator, CSI oscillator, HSI48 and the HSE oscillator are
 641:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         also switched off.
 642:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         SRAM and register contents are lost except for backup domain registers
 643:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         (RTC registers, RTC backup register and backup RAM), and Standby circuitry.
 644:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   When the System exit STANDBY mode by issuing an interrupt or a
 645:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         wakeup event, the HSI RC oscillator is selected as system clock.
 646:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 647:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 648:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode(void)
 649:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 567              		.loc 1 649 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571              		@ link register save eliminated.
 650:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Select Standby when device enters Deepsleep */
 651:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(PWR->CPUCR, PWR_CPUCR_PDDS);
 572              		.loc 1 651 3 view .LVU97
 573 0000 074A     		ldr	r2, .L50
 574 0002 136B     		ldr	r3, [r2, #48]
 575 0004 43F00103 		orr	r3, r3, #1
 576 0008 1363     		str	r3, [r2, #48]
 652:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 653:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 654:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 577              		.loc 1 654 3 view .LVU98
 578 000a 064A     		ldr	r2, .L50+4
 579 000c 1369     		ldr	r3, [r2, #16]
 580 000e 43F00403 		orr	r3, r3, #4
 581 0012 1361     		str	r3, [r2, #16]
 655:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 656:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Ensure that all instructions are done before entering STANDBY mode */
 657:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __DSB();
 582              		.loc 1 657 3 view .LVU99
 583              	.LBB14:
 584              	.LBI14:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585              		.loc 2 184 27 view .LVU100
 586              	.LBB15:
 587              		.loc 2 186 3 view .LVU101
 588              		.syntax unified
 589              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 590 0014 BFF34F8F 		dsb 0xF
 591              	@ 0 "" 2
 592              		.thumb
 593              		.syntax unified
 594              	.LBE15:
 595              	.LBE14:
 658:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __ISB();
 596              		.loc 1 658 3 view .LVU102
 597              	.LBB16:
 598              	.LBI16:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 599              		.loc 2 173 27 view .LVU103
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 26


 600              	.LBB17:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601              		.loc 2 175 3 view .LVU104
 602              		.syntax unified
 603              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 604 0018 BFF36F8F 		isb 0xF
 605              	@ 0 "" 2
 606              		.thumb
 607              		.syntax unified
 608              	.LBE17:
 609              	.LBE16:
 659:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 660:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Request Wait For Interrupt */
 661:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   __WFI();
 610              		.loc 1 661 3 view .LVU105
 611              		.syntax unified
 612              	@ 661 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c" 1
 613 001c 30BF     		wfi
 614              	@ 0 "" 2
 662:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 615              		.loc 1 662 1 is_stmt 0 view .LVU106
 616              		.thumb
 617              		.syntax unified
 618 001e 7047     		bx	lr
 619              	.L51:
 620              		.align	2
 621              	.L50:
 622 0020 00480256 		.word	1442990080
 623 0024 00ED00E0 		.word	-536810240
 624              		.cfi_endproc
 625              	.LFE874:
 627              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 628              		.align	1
 629              		.global	HAL_PWR_EnableSleepOnExit
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 634              	HAL_PWR_EnableSleepOnExit:
 635              	.LFB875:
 663:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 664:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 665:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Indicate SLEEP-ON-EXIT feature when returning from handler mode to
 666:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         thread mode.
 667:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
 668:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         processor re-enters Sleep mode when an interruption handling is over.
 669:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         Setting this bit is useful when the processor is expected to run
 670:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         only on interruptions handling.
 671:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 672:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 673:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit(void)
 674:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 636              		.loc 1 674 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 675:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex-M55 System Control Register */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 27


 676:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 641              		.loc 1 676 3 view .LVU108
 642 0000 024A     		ldr	r2, .L53
 643 0002 1369     		ldr	r3, [r2, #16]
 644 0004 43F00203 		orr	r3, r3, #2
 645 0008 1361     		str	r3, [r2, #16]
 677:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 646              		.loc 1 677 1 is_stmt 0 view .LVU109
 647 000a 7047     		bx	lr
 648              	.L54:
 649              		.align	2
 650              	.L53:
 651 000c 00ED00E0 		.word	-536810240
 652              		.cfi_endproc
 653              	.LFE875:
 655              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 656              		.align	1
 657              		.global	HAL_PWR_DisableSleepOnExit
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 662              	HAL_PWR_DisableSleepOnExit:
 663              	.LFB876:
 678:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 679:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 680:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Disable SLEEP-ON-EXIT feature when returning from handler mode to
 681:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         thread mode.
 682:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
 683:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         processor re-enters Sleep mode when an interruption handling is over.
 684:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 685:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 686:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit(void)
 687:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 664              		.loc 1 687 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 688:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex-M55 System Control Register */
 689:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 669              		.loc 1 689 3 view .LVU111
 670 0000 024A     		ldr	r2, .L56
 671 0002 1369     		ldr	r3, [r2, #16]
 672 0004 23F00203 		bic	r3, r3, #2
 673 0008 1361     		str	r3, [r2, #16]
 690:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 674              		.loc 1 690 1 is_stmt 0 view .LVU112
 675 000a 7047     		bx	lr
 676              	.L57:
 677              		.align	2
 678              	.L56:
 679 000c 00ED00E0 		.word	-536810240
 680              		.cfi_endproc
 681              	.LFE876:
 683              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 684              		.align	1
 685              		.global	HAL_PWR_EnableSEVOnPend
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 28


 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	HAL_PWR_EnableSEVOnPend:
 691              	.LFB877:
 691:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 692:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 693:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Enable CORTEX SEV-ON-PEND feature.
 694:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Sets SEVONPEND bit of SCR register. When this bit is set, any
 695:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         pending event / interrupt even if it's disabled or has insufficient
 696:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         priority to cause exception entry wakes up the Cortex-M55.
 697:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 698:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 699:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend(void)
 700:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 692              		.loc 1 700 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 701:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex-M55 System Control Register */
 702:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 697              		.loc 1 702 3 view .LVU114
 698 0000 024A     		ldr	r2, .L59
 699 0002 1369     		ldr	r3, [r2, #16]
 700 0004 43F01003 		orr	r3, r3, #16
 701 0008 1361     		str	r3, [r2, #16]
 703:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 702              		.loc 1 703 1 is_stmt 0 view .LVU115
 703 000a 7047     		bx	lr
 704              	.L60:
 705              		.align	2
 706              	.L59:
 707 000c 00ED00E0 		.word	-536810240
 708              		.cfi_endproc
 709              	.LFE877:
 711              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 712              		.align	1
 713              		.global	HAL_PWR_DisableSEVOnPend
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 718              	HAL_PWR_DisableSEVOnPend:
 719              	.LFB878:
 704:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 705:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 706:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Disable CORTEX SEVONPEND feature.
 707:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only
 708:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         enabled pending causes exception entry wakes up the Cortex-M55.
 709:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 710:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 711:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend(void)
 712:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 720              		.loc 1 712 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 29


 724              		@ link register save eliminated.
 713:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex-M55 System Control Register */
 714:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 725              		.loc 1 714 3 view .LVU117
 726 0000 024A     		ldr	r2, .L62
 727 0002 1369     		ldr	r3, [r2, #16]
 728 0004 23F01003 		bic	r3, r3, #16
 729 0008 1361     		str	r3, [r2, #16]
 715:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 730              		.loc 1 715 1 is_stmt 0 view .LVU118
 731 000a 7047     		bx	lr
 732              	.L63:
 733              		.align	2
 734              	.L62:
 735 000c 00ED00E0 		.word	-536810240
 736              		.cfi_endproc
 737              	.LFE878:
 739              		.section	.text.HAL_PWR_PVD_Rising_Callback,"ax",%progbits
 740              		.align	1
 741              		.weak	HAL_PWR_PVD_Rising_Callback
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 746              	HAL_PWR_PVD_Rising_Callback:
 747              	.LFB879:
 716:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 717:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 718:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  PWR PVD interrupt Rising callback
 719:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None
 720:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 721:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_PVD_Rising_Callback(void)
 722:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 748              		.loc 1 722 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 723:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 724:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
 725:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 726:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 753              		.loc 1 726 1 view .LVU120
 754 0000 7047     		bx	lr
 755              		.cfi_endproc
 756              	.LFE879:
 758              		.section	.text.HAL_PWR_PVD_Falling_Callback,"ax",%progbits
 759              		.align	1
 760              		.weak	HAL_PWR_PVD_Falling_Callback
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	HAL_PWR_PVD_Falling_Callback:
 766              	.LFB880:
 727:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 728:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 729:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  PWR PVD interrupt Falling callback
 730:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 30


 731:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 732:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_PVD_Falling_Callback(void)
 733:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 767              		.loc 1 733 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 734:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 735:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
 736:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 737:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 772              		.loc 1 737 1 view .LVU122
 773 0000 7047     		bx	lr
 774              		.cfi_endproc
 775              	.LFE880:
 777              		.section	.text.HAL_PWR_WKUP1_Callback,"ax",%progbits
 778              		.align	1
 779              		.weak	HAL_PWR_WKUP1_Callback
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	HAL_PWR_WKUP1_Callback:
 785              	.LFB882:
 738:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 739:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 740:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief This function handles the PWR WAKEUP PIN interrupt request.
 741:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   This API should be called under the WAKEUP_PIN_IRQHandler().
 742:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 743:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 744:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_WAKEUP_PIN_IRQHandler(void)
 745:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 746:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Wakeup pin EXTI line interrupt detected */
 747:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (READ_BIT(PWR->WKUPSR, PWR_WKUPSR_WKUPF1) != 0U)
 748:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 749:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Clear PWR WKUPF1 flag */
 750:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_CLEAR_WAKEUPFLAG(PWR_FLAG_WKUP1);
 751:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 752:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* PWR WKUP1 interrupt user callback */
 753:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     HAL_PWR_WKUP1_Callback();
 754:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 755:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 756:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (READ_BIT(PWR->WKUPSR, PWR_WKUPSR_WKUPF2) != 0U)
 757:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 758:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Clear PWR WKUPF2 flag */
 759:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_CLEAR_WAKEUPFLAG(PWR_FLAG_WKUP2);
 760:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 761:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* PWR WKUP2 interrupt user callback */
 762:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     HAL_PWR_WKUP2_Callback();
 763:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 764:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 765:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (READ_BIT(PWR->WKUPSR, PWR_WKUPSR_WKUPF3) != 0U)
 766:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 767:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Clear PWR WKUPF3 flag */
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_CLEAR_WAKEUPFLAG(PWR_FLAG_WKUP3);
 769:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 770:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* PWR WKUP3 interrupt user callback */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 31


 771:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     HAL_PWR_WKUP3_Callback();
 772:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 773:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 774:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (READ_BIT(PWR->WKUPSR, PWR_WKUPSR_WKUPF4) != 0U)
 775:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 776:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Clear PWR WKUPF4 flag */
 777:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     __HAL_PWR_CLEAR_WAKEUPFLAG(PWR_FLAG_WKUP4);
 778:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 779:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* PWR WKUP4 interrupt user callback */
 780:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     HAL_PWR_WKUP4_Callback();
 781:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 782:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 783:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 784:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 785:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief PWR WKUP1 interrupt callback.
 786:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 787:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 788:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_WKUP1_Callback(void)
 789:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 786              		.loc 1 789 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 790:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 791:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_WKUP1_Callback can be implemented in the user file
 792:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 793:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 791              		.loc 1 793 1 view .LVU124
 792 0000 7047     		bx	lr
 793              		.cfi_endproc
 794              	.LFE882:
 796              		.section	.text.HAL_PWR_WKUP2_Callback,"ax",%progbits
 797              		.align	1
 798              		.weak	HAL_PWR_WKUP2_Callback
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 803              	HAL_PWR_WKUP2_Callback:
 804              	.LFB883:
 794:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 795:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 796:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief PWR WKUP2 interrupt callback.
 797:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 798:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 799:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_WKUP2_Callback(void)
 800:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 805              		.loc 1 800 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 801:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 802:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_WKUP2_Callback can be implemented in the user file
 803:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 804:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 810              		.loc 1 804 1 view .LVU126
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 32


 811 0000 7047     		bx	lr
 812              		.cfi_endproc
 813              	.LFE883:
 815              		.section	.text.HAL_PWR_WKUP3_Callback,"ax",%progbits
 816              		.align	1
 817              		.weak	HAL_PWR_WKUP3_Callback
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 822              	HAL_PWR_WKUP3_Callback:
 823              	.LFB884:
 805:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 806:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 807:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief PWR WKUP3 interrupt callback.
 808:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 809:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 810:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_WKUP3_Callback(void)
 811:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 824              		.loc 1 811 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 812:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 813:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_WKUP3_Callback can be implemented in the user file
 814:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 815:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 829              		.loc 1 815 1 view .LVU128
 830 0000 7047     		bx	lr
 831              		.cfi_endproc
 832              	.LFE884:
 834              		.section	.text.HAL_PWR_WKUP4_Callback,"ax",%progbits
 835              		.align	1
 836              		.weak	HAL_PWR_WKUP4_Callback
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	HAL_PWR_WKUP4_Callback:
 842              	.LFB885:
 816:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 817:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 818:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief PWR WKUP4 interrupt callback.
 819:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 820:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 821:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** __weak void HAL_PWR_WKUP4_Callback(void)
 822:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 843              		.loc 1 822 1 view -0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 0
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847              		@ link register save eliminated.
 823:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 824:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****             the HAL_PWR_WKUP4_Callback can be implemented in the user file
 825:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 826:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 848              		.loc 1 826 1 view .LVU130
 849 0000 7047     		bx	lr
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 33


 850              		.cfi_endproc
 851              	.LFE885:
 853              		.section	.text.HAL_PWR_WAKEUP_PIN_IRQHandler,"ax",%progbits
 854              		.align	1
 855              		.global	HAL_PWR_WAKEUP_PIN_IRQHandler
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 860              	HAL_PWR_WAKEUP_PIN_IRQHandler:
 861              	.LFB881:
 745:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Wakeup pin EXTI line interrupt detected */
 862              		.loc 1 745 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866 0000 08B5     		push	{r3, lr}
 867              	.LCFI0:
 868              		.cfi_def_cfa_offset 8
 869              		.cfi_offset 3, -8
 870              		.cfi_offset 14, -4
 747:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 871              		.loc 1 747 3 view .LVU132
 747:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 872              		.loc 1 747 7 is_stmt 0 view .LVU133
 873 0002 1A4B     		ldr	r3, .L80
 874 0004 5B6D     		ldr	r3, [r3, #84]
 747:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 875              		.loc 1 747 6 view .LVU134
 876 0006 13F0010F 		tst	r3, #1
 877 000a 0FD1     		bne	.L76
 878              	.L71:
 756:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 879              		.loc 1 756 3 is_stmt 1 view .LVU135
 756:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 880              		.loc 1 756 7 is_stmt 0 view .LVU136
 881 000c 174B     		ldr	r3, .L80
 882 000e 5B6D     		ldr	r3, [r3, #84]
 756:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 883              		.loc 1 756 6 view .LVU137
 884 0010 13F0020F 		tst	r3, #2
 885 0014 12D1     		bne	.L77
 886              	.L72:
 765:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 887              		.loc 1 765 3 is_stmt 1 view .LVU138
 765:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 888              		.loc 1 765 7 is_stmt 0 view .LVU139
 889 0016 154B     		ldr	r3, .L80
 890 0018 5B6D     		ldr	r3, [r3, #84]
 765:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 891              		.loc 1 765 6 view .LVU140
 892 001a 13F0040F 		tst	r3, #4
 893 001e 15D1     		bne	.L78
 894              	.L73:
 774:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 895              		.loc 1 774 3 is_stmt 1 view .LVU141
 774:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 896              		.loc 1 774 7 is_stmt 0 view .LVU142
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 34


 897 0020 124B     		ldr	r3, .L80
 898 0022 5B6D     		ldr	r3, [r3, #84]
 774:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 899              		.loc 1 774 6 view .LVU143
 900 0024 13F0080F 		tst	r3, #8
 901 0028 18D1     		bne	.L79
 902              	.L70:
 782:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 903              		.loc 1 782 1 view .LVU144
 904 002a 08BD     		pop	{r3, pc}
 905              	.L76:
 750:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 906              		.loc 1 750 5 is_stmt 1 view .LVU145
 907 002c 0F4A     		ldr	r2, .L80
 908 002e 136D     		ldr	r3, [r2, #80]
 909 0030 43F00103 		orr	r3, r3, #1
 910 0034 1365     		str	r3, [r2, #80]
 753:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 911              		.loc 1 753 5 view .LVU146
 912 0036 FFF7FEFF 		bl	HAL_PWR_WKUP1_Callback
 913              	.LVL12:
 914 003a E7E7     		b	.L71
 915              	.L77:
 759:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 916              		.loc 1 759 5 view .LVU147
 917 003c 0B4A     		ldr	r2, .L80
 918 003e 136D     		ldr	r3, [r2, #80]
 919 0040 43F00203 		orr	r3, r3, #2
 920 0044 1365     		str	r3, [r2, #80]
 762:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 921              		.loc 1 762 5 view .LVU148
 922 0046 FFF7FEFF 		bl	HAL_PWR_WKUP2_Callback
 923              	.LVL13:
 924 004a E4E7     		b	.L72
 925              	.L78:
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 926              		.loc 1 768 5 view .LVU149
 927 004c 074A     		ldr	r2, .L80
 928 004e 136D     		ldr	r3, [r2, #80]
 929 0050 43F00403 		orr	r3, r3, #4
 930 0054 1365     		str	r3, [r2, #80]
 771:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 931              		.loc 1 771 5 view .LVU150
 932 0056 FFF7FEFF 		bl	HAL_PWR_WKUP3_Callback
 933              	.LVL14:
 934 005a E1E7     		b	.L73
 935              	.L79:
 777:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 936              		.loc 1 777 5 view .LVU151
 937 005c 034A     		ldr	r2, .L80
 938 005e 136D     		ldr	r3, [r2, #80]
 939 0060 43F00803 		orr	r3, r3, #8
 940 0064 1365     		str	r3, [r2, #80]
 780:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 941              		.loc 1 780 5 view .LVU152
 942 0066 FFF7FEFF 		bl	HAL_PWR_WKUP4_Callback
 943              	.LVL15:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 35


 782:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 944              		.loc 1 782 1 is_stmt 0 view .LVU153
 945 006a DEE7     		b	.L70
 946              	.L81:
 947              		.align	2
 948              	.L80:
 949 006c 00480256 		.word	1442990080
 950              		.cfi_endproc
 951              	.LFE881:
 953              		.section	.text.HAL_PWR_ConfigAttributes,"ax",%progbits
 954              		.align	1
 955              		.global	HAL_PWR_ConfigAttributes
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	HAL_PWR_ConfigAttributes:
 961              	.LVL16:
 962              	.LFB886:
 827:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 828:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 829:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @}
 830:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 831:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #if defined(PWR_PRIVCFGR_PRIV0)
 832:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group3 Attributes Management Functions
 833:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *  @brief    Attributes management functions
 834:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *
 835:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @verbatim
 836:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 837:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****                        ##### PWR Attributes Functions #####
 838:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****  ===============================================================================
 839:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 840:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The PWR is able to protect register bits from being modified by non-secure
 841:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       and unprivileged accesses.
 842:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       The protection can be activated for the following features through PWR_SECCFGR and
 843:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       PWR_PRIVCFGR:
 844:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 845:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) System supply configuration.
 846:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Voltage scaling.
 847:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Low-power mode.
 848:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Wake-up (WKUP) pins.
 849:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) Voltage detection and monitoring.
 850:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) VBAT mode.
 851:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 852:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       A non-secure access to a secure-protected register bit is denied :
 853:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) The secured bits are not written (WI) with a non-secure write access.
 854:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (++) The secured bits are read as 0 (RAZ) with a non-secure read access.
 855:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 856:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..]
 857:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       After any application reset or system reset, the PWR does not filter any access
 858:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       (default configuration: non-secure, any privileged) until the trusted agent has
 859:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       programmed the security and privileged protection.
 860:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 861:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..] Secure/non-secure access filtering
 862:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       To enable the filtering access based on this attribute, the authorized master
 863:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       agent must set SECx in PWR_SECCFGR related to the PWR feature.
 864:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 865:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       When a register is configured as secure, read and write operations are only
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 36


 866:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       allowed by a secure access.
 867:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       Non-secure read or write accesses are denied (RAZ/WI).
 868:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       An illegal secure access event is generated to the IAC (illegal access controller).
 869:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       There is no bus error generated.
 870:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       When a register is configured as non-secure, read and write operations are
 871:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       allowed by both secure and non-secure accesses.
 872:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 873:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     [..] Privileged/unprivileged access filtering
 874:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       To enable the filtering access based on this attribute, the authorized master
 875:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       agent has to set PRIVx in PWR_PRIVCFGR related to the PWR feature.
 876:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       When a register is configured as privileged, read and write operations are only
 877:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       allowed by a privileged access.
 878:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       Unprivileged read or write accesses are denied (RAZ/WI).
 879:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       An illegal privileged access event is generated to the IAC.
 880:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       There is no bus error generated.
 881:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       When a register is configured as unprivileged, read and write operations are
 882:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       allowed by both privileged and unprivileged accesses.
 883:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 884:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** @endverbatim
 885:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @{
 886:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 887:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 888:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 889:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Configure the PWR item attributes.
 890:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Available attributes are security and privilege protection.
 891:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Security attribute can only be set only by secure access.
 892:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Privilege attribute for secure items can be managed only by a secure
 893:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         privileged access.
 894:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @note   Privilege attribute for nsecure items can be managed  by a secure
 895:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *         privileged access or by a nsecure privileged access.
 896:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  Item       : Specifies the item(s) to set attributes on.
 897:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                      This parameter can be a combination of PWR_ITEMS.
 898:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  Attributes : Specifies the available attribute(s).
 899:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                      This parameter can be one of PWR_ATTRIBUTES.
 900:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval None.
 901:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 902:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
 903:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 963              		.loc 1 903 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 904:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameters */
 905:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 968              		.loc 1 905 3 view .LVU155
 906:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_ATTRIBUTES(Attributes));
 969              		.loc 1 906 3 view .LVU156
 907:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 908:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 909:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Secure item management (TZEN = 1) */
 910:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_SEC_PRIV_MASK) == PWR_ITEM_ATTR_SEC_PRIV_MASK)
 970              		.loc 1 910 3 view .LVU157
 971              		.loc 1 910 6 is_stmt 0 view .LVU158
 972 0000 11F0200F 		tst	r1, #32
 973 0004 14D0     		beq	.L83
 911:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 37


 912:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Privilege item management */
 913:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if ((Attributes & PWR_SEC_PRIV) == PWR_SEC_PRIV)
 974              		.loc 1 913 5 is_stmt 1 view .LVU159
 975              		.loc 1 913 21 is_stmt 0 view .LVU160
 976 0006 01F02201 		and	r1, r1, #34
 977              	.LVL17:
 978              		.loc 1 913 8 view .LVU161
 979 000a 2229     		cmp	r1, #34
 980 000c 08D0     		beq	.L87
 914:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 915:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR_S->SECCFGR, Item);
 916:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, Item);
 917:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 918:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     else
 919:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 920:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR_S->SECCFGR, Item);
 981              		.loc 1 920 7 is_stmt 1 view .LVU162
 982 000e 144B     		ldr	r3, .L89
 983 0010 1A6F     		ldr	r2, [r3, #112]
 984 0012 0243     		orrs	r2, r2, r0
 985 0014 1A67     		str	r2, [r3, #112]
 921:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, Item);
 986              		.loc 1 921 7 view .LVU163
 987 0016 5A6F     		ldr	r2, [r3, #116]
 988 0018 22EA0002 		bic	r2, r2, r0
 989 001c 5A67     		str	r2, [r3, #116]
 990 001e 7047     		bx	lr
 991              	.L87:
 915:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, Item);
 992              		.loc 1 915 7 view .LVU164
 993 0020 0F4B     		ldr	r3, .L89
 994 0022 1A6F     		ldr	r2, [r3, #112]
 995 0024 0243     		orrs	r2, r2, r0
 996 0026 1A67     		str	r2, [r3, #112]
 916:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 997              		.loc 1 916 7 view .LVU165
 998 0028 5A6F     		ldr	r2, [r3, #116]
 999 002a 0243     		orrs	r2, r2, r0
 1000 002c 5A67     		str	r2, [r3, #116]
 1001 002e 7047     		bx	lr
 1002              	.LVL18:
 1003              	.L83:
 922:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 923:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 924:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NSecure item management */
 925:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   else
 926:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 927:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Privilege item management */
 928:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 1004              		.loc 1 928 5 view .LVU166
 1005              		.loc 1 928 21 is_stmt 0 view .LVU167
 1006 0030 01F01101 		and	r1, r1, #17
 1007              	.LVL19:
 1008              		.loc 1 928 8 view .LVU168
 1009 0034 1129     		cmp	r1, #17
 1010 0036 09D0     		beq	.L88
 929:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 38


 930:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       CLEAR_BIT(PWR_S->SECCFGR, Item);
 931:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, Item);
 932:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 933:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     else
 934:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 935:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       CLEAR_BIT(PWR_S->SECCFGR, Item);
 1011              		.loc 1 935 7 is_stmt 1 view .LVU169
 1012 0038 094B     		ldr	r3, .L89
 1013 003a 1A6F     		ldr	r2, [r3, #112]
 1014 003c 22EA0002 		bic	r2, r2, r0
 1015 0040 1A67     		str	r2, [r3, #112]
 936:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, Item);
 1016              		.loc 1 936 7 view .LVU170
 1017 0042 5A6F     		ldr	r2, [r3, #116]
 1018 0044 22EA0002 		bic	r2, r2, r0
 1019 0048 5A67     		str	r2, [r3, #116]
 937:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 938:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 939:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #else
 940:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* NSecure item management (TZEN = 0) */
 941:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
 942:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 943:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     /* Privilege item management */
 944:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
 945:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 946:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, Item);
 947:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 948:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     else
 949:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 950:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       CLEAR_BIT(PWR->PRIVCFGR, Item);
 951:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 952:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 953:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
 954:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 1020              		.loc 1 954 1 is_stmt 0 view .LVU171
 1021 004a 7047     		bx	lr
 1022              	.L88:
 930:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       SET_BIT(PWR->PRIVCFGR, Item);
 1023              		.loc 1 930 7 is_stmt 1 view .LVU172
 1024 004c 044B     		ldr	r3, .L89
 1025 004e 1A6F     		ldr	r2, [r3, #112]
 1026 0050 22EA0002 		bic	r2, r2, r0
 1027 0054 1A67     		str	r2, [r3, #112]
 931:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 1028              		.loc 1 931 7 view .LVU173
 1029 0056 5A6F     		ldr	r2, [r3, #116]
 1030 0058 0243     		orrs	r2, r2, r0
 1031 005a 5A67     		str	r2, [r3, #116]
 1032 005c 7047     		bx	lr
 1033              	.L90:
 1034 005e 00BF     		.align	2
 1035              	.L89:
 1036 0060 00480256 		.word	1442990080
 1037              		.cfi_endproc
 1038              	.LFE886:
 1040              		.section	.text.HAL_PWR_GetConfigAttributes,"ax",%progbits
 1041              		.align	1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 39


 1042              		.global	HAL_PWR_GetConfigAttributes
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	HAL_PWR_GetConfigAttributes:
 1048              	.LVL20:
 1049              	.LFB887:
 955:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 956:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 957:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** /**
 958:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @brief  Get attribute(s) of a PWR item.
 959:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  Item        : Specifies the item(s) to get attributes on.
 960:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                       This parameter can be one of PWR_ITEMS.
 961:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @param  pAttributes : Pointer to return attribute(s).
 962:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *                       Returned value could be on of PWR_ATTRIBUTES.
 963:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   * @retval HAL Status.
 964:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   */
 965:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
 966:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** {
 1050              		.loc 1 966 1 view -0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 967:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   uint32_t attributes;
 1055              		.loc 1 967 3 view .LVU175
 968:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 969:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check attribute pointer */
 970:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if (pAttributes == NULL)
 1056              		.loc 1 970 3 view .LVU176
 1057              		.loc 1 970 6 is_stmt 0 view .LVU177
 1058 0000 0A46     		mov	r2, r1
 1059 0002 B1B1     		cbz	r1, .L95
 971:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 972:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     return HAL_ERROR;
 973:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 974:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 975:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check the parameter */
 976:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
 1060              		.loc 1 976 3 is_stmt 1 view .LVU178
 977:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 978:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 979:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
 980:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* Check item security */
 981:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((PWR->SECCFGR & Item) == Item)
 1061              		.loc 1 981 3 view .LVU179
 1062              		.loc 1 981 11 is_stmt 0 view .LVU180
 1063 0004 0C4B     		ldr	r3, .L101
 1064 0006 1B6F     		ldr	r3, [r3, #112]
 1065              		.loc 1 981 6 view .LVU181
 1066 0008 30EA0303 		bics	r3, r0, r3
 1067 000c 07D0     		beq	.L98
 982:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 983:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if ((PWR->PRIVCFGR & Item) == Item)
 984:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 985:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       attributes = PWR_SEC_PRIV;
 986:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 40


 987:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     else
 988:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 989:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       attributes = PWR_SEC_NPRIV;
 990:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 991:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 992:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   else
 993:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
 994:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     if ((PWR->PRIVCFGR & Item) == Item)
 1068              		.loc 1 994 5 is_stmt 1 view .LVU182
 1069              		.loc 1 994 13 is_stmt 0 view .LVU183
 1070 000e 0A4B     		ldr	r3, .L101
 1071 0010 5B6F     		ldr	r3, [r3, #116]
 1072              		.loc 1 994 8 view .LVU184
 1073 0012 9843     		bics	r0, r0, r3
 1074              	.LVL21:
 1075              		.loc 1 994 8 view .LVU185
 1076 0014 0BD0     		beq	.L99
 995:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 996:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       attributes = PWR_NSEC_PRIV;
 997:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 998:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     else
 999:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
1000:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****       attributes = PWR_NSEC_NPRIV;
 1077              		.loc 1 1000 18 view .LVU186
 1078 0016 1023     		movs	r3, #16
 1079              	.L94:
 1080              	.LVL22:
1001:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
1002:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
1003:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #else
1004:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   if ((PWR->PRIVCFGR & Item) == Item)
1005:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
1006:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     attributes = PWR_NSEC_PRIV;
1007:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
1008:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   else
1009:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   {
1010:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     attributes = PWR_NSEC_NPRIV;
1011:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
1012:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** #endif /* __ARM_FEATURE_CMSE */
1013:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
1014:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   /* return value */
1015:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   *pAttributes = attributes;
 1081              		.loc 1 1015 3 is_stmt 1 view .LVU187
 1082              		.loc 1 1015 16 is_stmt 0 view .LVU188
 1083 0018 1360     		str	r3, [r2]
1016:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** 
1017:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   return HAL_OK;
 1084              		.loc 1 1017 3 is_stmt 1 view .LVU189
 1085              		.loc 1 1017 10 is_stmt 0 view .LVU190
 1086 001a 0020     		movs	r0, #0
 1087 001c 7047     		bx	lr
 1088              	.LVL23:
 1089              	.L98:
 983:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 1090              		.loc 1 983 5 is_stmt 1 view .LVU191
 983:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 1091              		.loc 1 983 13 is_stmt 0 view .LVU192
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 41


 1092 001e 064B     		ldr	r3, .L101
 1093 0020 5B6F     		ldr	r3, [r3, #116]
 983:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 1094              		.loc 1 983 8 view .LVU193
 1095 0022 9843     		bics	r0, r0, r3
 1096              	.LVL24:
 983:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     {
 1097              		.loc 1 983 8 view .LVU194
 1098 0024 01D0     		beq	.L100
 989:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 1099              		.loc 1 989 18 view .LVU195
 1100 0026 2023     		movs	r3, #32
 1101 0028 F6E7     		b	.L94
 1102              	.L100:
 985:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 1103              		.loc 1 985 18 view .LVU196
 1104 002a 2223     		movs	r3, #34
 1105 002c F4E7     		b	.L94
 1106              	.L99:
 996:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****     }
 1107              		.loc 1 996 18 view .LVU197
 1108 002e 1123     		movs	r3, #17
 1109 0030 F2E7     		b	.L94
 1110              	.LVL25:
 1111              	.L95:
 972:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c ****   }
 1112              		.loc 1 972 12 view .LVU198
 1113 0032 0120     		movs	r0, #1
 1114              	.LVL26:
1018:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_pwr.c **** }
 1115              		.loc 1 1018 1 view .LVU199
 1116 0034 7047     		bx	lr
 1117              	.L102:
 1118 0036 00BF     		.align	2
 1119              	.L101:
 1120 0038 00480256 		.word	1442990080
 1121              		.cfi_endproc
 1122              	.LFE887:
 1124              		.text
 1125              	.Letext0:
 1126              		.file 3 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1127              		.file 4 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1128              		.file 5 "../../Drivers/CMSIS/Include/core_cm55.h"
 1129              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 1130              		.file 7 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 1131              		.file 8 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_pwr.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 stm32n6xx_hal_pwr.c
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:26     .text.HAL_PWR_DeInit:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:32     .text.HAL_PWR_DeInit:00000000 HAL_PWR_DeInit
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:45     .text.HAL_PWR_EnableBkUpAccess:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:51     .text.HAL_PWR_EnableBkUpAccess:00000000 HAL_PWR_EnableBkUpAccess
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:67     .text.HAL_PWR_EnableBkUpAccess:00000008 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:72     .text.HAL_PWR_DisableBkUpAccess:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:78     .text.HAL_PWR_DisableBkUpAccess:00000000 HAL_PWR_DisableBkUpAccess
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:94     .text.HAL_PWR_DisableBkUpAccess:00000008 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:99     .text.HAL_PWR_ConfigPVD:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:105    .text.HAL_PWR_ConfigPVD:00000000 HAL_PWR_ConfigPVD
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:184    .text.HAL_PWR_ConfigPVD:0000007c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:189    .text.HAL_PWR_EnablePVD:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:195    .text.HAL_PWR_EnablePVD:00000000 HAL_PWR_EnablePVD
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:212    .text.HAL_PWR_EnablePVD:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:217    .text.HAL_PWR_DisablePVD:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:223    .text.HAL_PWR_DisablePVD:00000000 HAL_PWR_DisablePVD
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:240    .text.HAL_PWR_DisablePVD:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:245    .text.HAL_PWR_EnableWakeUpPin:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:251    .text.HAL_PWR_EnableWakeUpPin:00000000 HAL_PWR_EnableWakeUpPin
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:270    .text.HAL_PWR_EnableWakeUpPin:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:275    .text.HAL_PWR_DisableWakeUpPin:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:281    .text.HAL_PWR_DisableWakeUpPin:00000000 HAL_PWR_DisableWakeUpPin
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:303    .text.HAL_PWR_DisableWakeUpPin:00000010 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:308    .text.HAL_PWR_GetWakeupFlag:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:314    .text.HAL_PWR_GetWakeupFlag:00000000 HAL_PWR_GetWakeupFlag
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:335    .text.HAL_PWR_GetWakeupFlag:00000008 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:340    .text.HAL_PWR_ClearWakeupFlag:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:346    .text.HAL_PWR_ClearWakeupFlag:00000000 HAL_PWR_ClearWakeupFlag
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:379    .text.HAL_PWR_ClearWakeupFlag:00000014 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:384    .text.HAL_PWR_EnterSLEEPMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:390    .text.HAL_PWR_EnterSLEEPMode:00000000 HAL_PWR_EnterSLEEPMode
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:446    .text.HAL_PWR_EnterSLEEPMode:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:451    .text.HAL_PWR_EnterSTOPMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:457    .text.HAL_PWR_EnterSTOPMode:00000000 HAL_PWR_EnterSTOPMode
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:553    .text.HAL_PWR_EnterSTOPMode:0000003c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:559    .text.HAL_PWR_EnterSTANDBYMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:565    .text.HAL_PWR_EnterSTANDBYMode:00000000 HAL_PWR_EnterSTANDBYMode
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:622    .text.HAL_PWR_EnterSTANDBYMode:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:628    .text.HAL_PWR_EnableSleepOnExit:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:634    .text.HAL_PWR_EnableSleepOnExit:00000000 HAL_PWR_EnableSleepOnExit
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:651    .text.HAL_PWR_EnableSleepOnExit:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:656    .text.HAL_PWR_DisableSleepOnExit:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:662    .text.HAL_PWR_DisableSleepOnExit:00000000 HAL_PWR_DisableSleepOnExit
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:679    .text.HAL_PWR_DisableSleepOnExit:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:684    .text.HAL_PWR_EnableSEVOnPend:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:690    .text.HAL_PWR_EnableSEVOnPend:00000000 HAL_PWR_EnableSEVOnPend
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:707    .text.HAL_PWR_EnableSEVOnPend:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:712    .text.HAL_PWR_DisableSEVOnPend:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:718    .text.HAL_PWR_DisableSEVOnPend:00000000 HAL_PWR_DisableSEVOnPend
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:735    .text.HAL_PWR_DisableSEVOnPend:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:740    .text.HAL_PWR_PVD_Rising_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:746    .text.HAL_PWR_PVD_Rising_Callback:00000000 HAL_PWR_PVD_Rising_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:759    .text.HAL_PWR_PVD_Falling_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:765    .text.HAL_PWR_PVD_Falling_Callback:00000000 HAL_PWR_PVD_Falling_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:778    .text.HAL_PWR_WKUP1_Callback:00000000 $t
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s 			page 43


C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:784    .text.HAL_PWR_WKUP1_Callback:00000000 HAL_PWR_WKUP1_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:797    .text.HAL_PWR_WKUP2_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:803    .text.HAL_PWR_WKUP2_Callback:00000000 HAL_PWR_WKUP2_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:816    .text.HAL_PWR_WKUP3_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:822    .text.HAL_PWR_WKUP3_Callback:00000000 HAL_PWR_WKUP3_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:835    .text.HAL_PWR_WKUP4_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:841    .text.HAL_PWR_WKUP4_Callback:00000000 HAL_PWR_WKUP4_Callback
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:854    .text.HAL_PWR_WAKEUP_PIN_IRQHandler:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:860    .text.HAL_PWR_WAKEUP_PIN_IRQHandler:00000000 HAL_PWR_WAKEUP_PIN_IRQHandler
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:949    .text.HAL_PWR_WAKEUP_PIN_IRQHandler:0000006c $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:954    .text.HAL_PWR_ConfigAttributes:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:960    .text.HAL_PWR_ConfigAttributes:00000000 HAL_PWR_ConfigAttributes
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:1036   .text.HAL_PWR_ConfigAttributes:00000060 $d
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:1041   .text.HAL_PWR_GetConfigAttributes:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:1047   .text.HAL_PWR_GetConfigAttributes:00000000 HAL_PWR_GetConfigAttributes
C:\Users\SMART\AppData\Local\Temp\ccQVkeAj.s:1120   .text.HAL_PWR_GetConfigAttributes:00000038 $d

NO UNDEFINED SYMBOLS
