Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jun 25 12:03:05 2025
| Host         : minela-HP-ProBook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        16          
SYNTH-15   Warning           Byte wide write enable not inferred                               8           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (37)
7. checking multiple_clock (938)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (938)
--------------------------------
 There are 938 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.311    -3127.575                   1953                 3011        0.056        0.000                      0                 3011        1.100        0.000                       0                   943  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_n              {0.000 2.500}        5.000           200.000         
  sys_pll_clkfb    {2.500 7.500}        10.000          100.000         
  sys_pll_out      {2.500 10.192}       15.385          65.000          
clk_p              {0.000 2.500}        5.000           200.000         
  sys_pll_clkfb_1  {0.000 5.000}        10.000          100.000         
  sys_pll_out_1    {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_n                                                                                                                                                                1.100        0.000                       0                     1  
  sys_pll_clkfb                                                                                                                                                      8.751        0.000                       0                     2  
  sys_pll_out            8.751        0.000                      0                 2735        0.056        0.000                      0                 2735        6.562        0.000                       0                   940  
clk_p                                                                                                                                                                1.100        0.000                       0                     1  
  sys_pll_clkfb_1                                                                                                                                                    8.751        0.000                       0                     2  
  sys_pll_out_1          8.751        0.000                      0                 2735        0.056        0.000                      0                 2735        6.562        0.000                       0                   940  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_pll_out_1  sys_pll_out         -4.311    -3127.001                   1938                 2735       12.744        0.000                      0                 2735  
sys_pll_out    sys_pll_out_1        6.070        0.000                      0                 2735        2.363        0.000                      0                 2735  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_pll_out        sys_pll_out             12.984        0.000                      0                  276        0.493        0.000                      0                  276  
**async_default**  sys_pll_out_1      sys_pll_out             -0.078       -0.574                     15                  276       13.181        0.000                      0                  276  
**async_default**  sys_pll_out        sys_pll_out_1           10.303        0.000                      0                  276        2.800        0.000                      0                  276  
**async_default**  sys_pll_out_1      sys_pll_out_1           12.984        0.000                      0                  276        0.493        0.000                      0                  276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_n

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_n
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_clkfb
  To Clock:  sys_pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_clkfb
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out
  To Clock:  sys_pll_out

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.597ns  (logic 1.588ns (24.071%)  route 5.009ns (75.929%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 22.823 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    13.350    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.455 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    13.900    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.005 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    14.227    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.105    14.332 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    14.332    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    22.823    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.253    23.075    
                         clock uncertainty           -0.068    23.007    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.076    23.083    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         23.083    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.579ns  (logic 1.483ns (22.543%)  route 5.096ns (77.457%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 22.823 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    13.390    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.495 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.713    14.208    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.313 r  u_cpu/u_cpu/instr_lui_i_1/O
                         net (fo=1, routed)           0.000    14.313    u_cpu/u_cpu/instr_lui_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    22.823    u_cpu/u_cpu/clk
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/C
                         clock pessimism              0.253    23.075    
                         clock uncertainty           -0.068    23.007    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.072    23.079    u_cpu/u_cpu/instr_lui_reg
  -------------------------------------------------------------------
                         required time                         23.079    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.598ns  (logic 1.589ns (24.083%)  route 5.009ns (75.917%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 22.823 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    13.350    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.455 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    13.900    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.005 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    14.227    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.106    14.333 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    14.333    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    22.823    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.253    23.075    
                         clock uncertainty           -0.068    23.007    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.106    23.113    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         23.113    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 22.826 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    14.039    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    22.826    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/C
                         clock pessimism              0.253    23.078    
                         clock uncertainty           -0.068    23.010    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    22.842    u_cpu/u_cpu/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 22.826 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    14.039    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    22.826    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/C
                         clock pessimism              0.253    23.078    
                         clock uncertainty           -0.068    23.010    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    22.842    u_cpu/u_cpu/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.506ns  (logic 1.588ns (24.408%)  route 4.918ns (75.592%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 22.826 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    13.164    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    13.269 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    13.542    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    13.647 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.488    14.136    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    14.241 r  u_cpu/u_cpu/mem_wordsize[0]_i_1/O
                         net (fo=1, routed)           0.000    14.241    u_cpu/u_cpu/mem_wordsize[0]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    22.826    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/C
                         clock pessimism              0.269    23.094    
                         clock uncertainty           -0.068    23.026    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032    23.058    u_cpu/u_cpu/mem_wordsize_reg[0]
  -------------------------------------------------------------------
                         required time                         23.058    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.502ns  (logic 1.588ns (24.423%)  route 4.914ns (75.577%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 22.826 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    13.164    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    13.269 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    13.542    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    13.647 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.484    14.132    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    14.237 r  u_cpu/u_cpu/mem_wordsize[1]_i_1/O
                         net (fo=1, routed)           0.000    14.237    u_cpu/u_cpu/mem_wordsize[1]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    22.826    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/C
                         clock pessimism              0.269    23.094    
                         clock uncertainty           -0.068    23.026    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.030    23.056    u_cpu/u_cpu/mem_wordsize_reg[1]
  -------------------------------------------------------------------
                         required time                         23.056    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.484ns  (logic 1.588ns (24.490%)  route 4.896ns (75.510%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 22.825 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    13.390    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.495 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.251    13.746    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.851 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.263    14.114    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I4_O)        0.105    14.219 r  u_cpu/u_cpu/instr_jal_i_1/O
                         net (fo=1, routed)           0.000    14.219    u_cpu/u_cpu/instr_jal_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.515    22.825    u_cpu/u_cpu/clk
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/C
                         clock pessimism              0.253    23.077    
                         clock uncertainty           -0.068    23.009    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.030    23.039    u_cpu/u_cpu/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         23.039    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 22.824 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    14.022    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    22.824    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/C
                         clock pessimism              0.253    23.076    
                         clock uncertainty           -0.068    23.008    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    22.872    u_cpu/u_cpu/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 22.824 - 17.885 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    14.022    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    22.824    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/C
                         clock pessimism              0.253    23.076    
                         clock uncertainty           -0.068    23.008    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    22.872    u_cpu/u_cpu/reg_op1_reg[19]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  8.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 5.056 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_uart/clk
    SLICE_X22Y91         FDCE                                         r  u_uart/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.164     4.778 r  u_uart/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.103     4.881    u_cpu/u_imem/wdat[2]
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.004     5.056    u_cpu/u_imem/clk
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.386     4.670    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     4.825    u_cpu/u_imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -4.825    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.032%)  route 0.135ns (48.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 5.049 - 2.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 4.609 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.684     4.609    u_uart/clk
    SLICE_X23Y82         FDCE                                         r  u_uart/ram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_fdce_C_Q)         0.141     4.750 r  u_uart/ram_data_reg[28]/Q
                         net (fo=1, routed)           0.135     4.885    u_cpu/u_imem/wdat[28]
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.997     5.049    u_cpu/u_imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.386     4.663    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     4.818    u_cpu/u_imem/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -4.818    
                         arrival time                           4.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.386     4.565    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     4.820    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_out
Waveform(ns):       { 2.500 10.192 }
Period(ns):         15.385
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y18    u_cpu/u_imem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y19    u_cpu/u_imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y19    u_cpu/u_imem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y16    u_cpu/u_imem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y17    u_cpu/u_imem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y17    u_cpu/u_imem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y18    u_cpu/u_imem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y16    u_cpu/u_imem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB36_X1Y18    u_cpu/u_imem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB36_X1Y19    u_cpu/u_imem/mem_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_clkfb_1
  To Clock:  sys_pll_clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.588ns (24.071%)  route 5.009ns (75.929%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    10.848    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.953 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    11.398    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.503 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    11.725    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.830 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    11.830    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.253    20.573    
                         clock uncertainty           -0.068    20.505    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.076    20.581    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         20.581    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.483ns (22.543%)  route 5.096ns (77.457%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    10.888    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.993 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.713    11.706    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.811 r  u_cpu/u_cpu/instr_lui_i_1/O
                         net (fo=1, routed)           0.000    11.811    u_cpu/u_cpu/instr_lui_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/C
                         clock pessimism              0.253    20.573    
                         clock uncertainty           -0.068    20.505    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.072    20.577    u_cpu/u_cpu/instr_lui_reg
  -------------------------------------------------------------------
                         required time                         20.577    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.589ns (24.083%)  route 5.009ns (75.917%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    10.848    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.953 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    11.398    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.503 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    11.725    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.106    11.831 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    11.831    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.253    20.573    
                         clock uncertainty           -0.068    20.505    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.106    20.611    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         20.611    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    11.537    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/C
                         clock pessimism              0.253    20.576    
                         clock uncertainty           -0.068    20.508    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    20.340    u_cpu/u_cpu/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                         20.340    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    11.537    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/C
                         clock pessimism              0.253    20.576    
                         clock uncertainty           -0.068    20.508    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    20.340    u_cpu/u_cpu/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                         20.340    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.588ns (24.408%)  route 4.918ns (75.592%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    10.662    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    10.767 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    11.040    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    11.145 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.488    11.634    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    11.739 r  u_cpu/u_cpu/mem_wordsize[0]_i_1/O
                         net (fo=1, routed)           0.000    11.739    u_cpu/u_cpu/mem_wordsize[0]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/C
                         clock pessimism              0.269    20.592    
                         clock uncertainty           -0.068    20.524    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032    20.556    u_cpu/u_cpu/mem_wordsize_reg[0]
  -------------------------------------------------------------------
                         required time                         20.556    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.588ns (24.423%)  route 4.914ns (75.577%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    10.662    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    10.767 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    11.040    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    11.145 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.484    11.630    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    11.735 r  u_cpu/u_cpu/mem_wordsize[1]_i_1/O
                         net (fo=1, routed)           0.000    11.735    u_cpu/u_cpu/mem_wordsize[1]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/C
                         clock pessimism              0.269    20.592    
                         clock uncertainty           -0.068    20.524    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.030    20.554    u_cpu/u_cpu/mem_wordsize_reg[1]
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.588ns (24.490%)  route 4.896ns (75.510%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 20.323 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    10.888    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.993 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.251    11.244    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.349 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.263    11.612    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.717 r  u_cpu/u_cpu/instr_jal_i_1/O
                         net (fo=1, routed)           0.000    11.717    u_cpu/u_cpu/instr_jal_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.515    20.323    u_cpu/u_cpu/clk
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/C
                         clock pessimism              0.253    20.575    
                         clock uncertainty           -0.068    20.507    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.030    20.537    u_cpu/u_cpu/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         20.537    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.322 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    11.520    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    20.322    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/C
                         clock pessimism              0.253    20.574    
                         clock uncertainty           -0.068    20.506    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    20.370    u_cpu/u_cpu/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.322 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    11.520    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    20.322    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/C
                         clock pessimism              0.253    20.574    
                         clock uncertainty           -0.068    20.506    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    20.370    u_cpu/u_cpu/reg_op1_reg[19]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  8.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_uart/clk
    SLICE_X22Y91         FDCE                                         r  u_uart/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.164     2.276 r  u_uart/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.103     2.379    u_cpu/u_imem/wdat[2]
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.004     2.554    u_cpu/u_imem/clk
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.386     2.168    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.323    u_cpu/u_imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.032%)  route 0.135ns (48.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.684     2.107    u_uart/clk
    SLICE_X23Y82         FDCE                                         r  u_uart/ram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_fdce_C_Q)         0.141     2.248 r  u_uart/ram_data_reg[28]/Q
                         net (fo=1, routed)           0.135     2.383    u_cpu/u_imem/wdat[28]
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.997     2.547    u_cpu/u_imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.386     2.161    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.316    u_cpu/u_imem/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     2.050    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     2.178 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     2.397    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.386     2.063    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.318    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_out_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y18    u_cpu/u_imem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y19    u_cpu/u_imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y19    u_cpu/u_imem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y16    u_cpu/u_imem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y17    u_cpu/u_imem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y17    u_cpu/u_imem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y18    u_cpu/u_imem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y16    u_cpu/u_imem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB36_X1Y18    u_cpu/u_imem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB36_X1Y19    u_cpu/u_imem/mem_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X14Y80    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out

Setup :         1938  Failing Endpoints,  Worst Slack       -4.311ns,  Total Violation    -3127.001ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.311ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.588ns (24.071%)  route 5.009ns (75.929%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 7.438 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    10.848    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.953 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    11.398    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.503 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    11.725    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.830 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    11.830    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513     7.438    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.073     7.511    
                         clock uncertainty           -0.068     7.443    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.076     7.519    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                 -4.311    

Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.483ns (22.543%)  route 5.096ns (77.457%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 7.438 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    10.888    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.993 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.713    11.706    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.811 r  u_cpu/u_cpu/instr_lui_i_1/O
                         net (fo=1, routed)           0.000    11.811    u_cpu/u_cpu/instr_lui_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513     7.438    u_cpu/u_cpu/clk
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/C
                         clock pessimism              0.073     7.511    
                         clock uncertainty           -0.068     7.443    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.072     7.515    u_cpu/u_cpu/instr_lui_reg
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                 -4.296    

Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.589ns (24.083%)  route 5.009ns (75.917%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 7.438 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    10.848    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.953 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    11.398    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.503 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    11.725    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.106    11.831 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    11.831    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513     7.438    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.073     7.511    
                         clock uncertainty           -0.068     7.443    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.106     7.549    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                 -4.282    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    11.537    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516     7.441    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/C
                         clock pessimism              0.073     7.514    
                         clock uncertainty           -0.068     7.446    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168     7.278    u_cpu/u_cpu/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    11.537    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516     7.441    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/C
                         clock pessimism              0.073     7.514    
                         clock uncertainty           -0.068     7.446    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168     7.278    u_cpu/u_cpu/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.245ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.588ns (24.408%)  route 4.918ns (75.592%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    10.662    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    10.767 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    11.040    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    11.145 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.488    11.634    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    11.739 r  u_cpu/u_cpu/mem_wordsize[0]_i_1/O
                         net (fo=1, routed)           0.000    11.739    u_cpu/u_cpu/mem_wordsize[0]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516     7.441    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/C
                         clock pessimism              0.089     7.530    
                         clock uncertainty           -0.068     7.462    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032     7.494    u_cpu/u_cpu/mem_wordsize_reg[0]
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -4.245    

Slack (VIOLATED) :        -4.243ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.588ns (24.423%)  route 4.914ns (75.577%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.441 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    10.662    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    10.767 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    11.040    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    11.145 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.484    11.630    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    11.735 r  u_cpu/u_cpu/mem_wordsize[1]_i_1/O
                         net (fo=1, routed)           0.000    11.735    u_cpu/u_cpu/mem_wordsize[1]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516     7.441    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/C
                         clock pessimism              0.089     7.530    
                         clock uncertainty           -0.068     7.462    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.030     7.492    u_cpu/u_cpu/mem_wordsize_reg[1]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -4.243    

Slack (VIOLATED) :        -4.242ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.588ns (24.490%)  route 4.896ns (75.510%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     7.103    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     7.208 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939     8.147    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105     8.252 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530     8.781    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105     8.886 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     9.369    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105     9.474 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225     9.699    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.804 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    10.159    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    10.264 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    10.499    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    10.604 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    10.888    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    10.993 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.251    11.244    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.349 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.263    11.612    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.717 r  u_cpu/u_cpu/instr_jal_i_1/O
                         net (fo=1, routed)           0.000    11.717    u_cpu/u_cpu/instr_jal_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.515     7.440    u_cpu/u_cpu/clk
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/C
                         clock pessimism              0.073     7.513    
                         clock uncertainty           -0.068     7.445    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.030     7.475    u_cpu/u_cpu/instr_jal_reg
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                 -4.242    

Slack (VIOLATED) :        -4.212ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 7.439 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    11.520    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514     7.439    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/C
                         clock pessimism              0.073     7.512    
                         clock uncertainty           -0.068     7.444    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136     7.308    u_cpu/u_cpu/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 -4.212    

Slack (VIOLATED) :        -4.212ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 7.439 - 2.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     5.233    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     5.666 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.251    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     6.356 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     6.994    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     7.099 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525     7.624    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105     7.729 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505     8.234    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105     8.339 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313     8.653    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.758 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389     9.147    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.252 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304     9.557    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.662 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327     9.989    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    10.094 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    10.520    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    10.625 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    10.989    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    11.520    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514     7.439    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/C
                         clock pessimism              0.073     7.512    
                         clock uncertainty           -0.068     7.444    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136     7.308    u_cpu/u_cpu/reg_op1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 -4.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.744ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 5.056 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_uart/clk
    SLICE_X22Y91         FDCE                                         r  u_uart/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.164    17.661 r  u_uart/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.103    17.763    u_cpu/u_imem/wdat[2]
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.004     5.056    u_cpu/u_imem/clk
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.259     4.796    
                         clock uncertainty            0.068     4.864    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     5.019    u_cpu/u_imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                          17.763    
  -------------------------------------------------------------------
                         slack                                 12.744    

Slack (MET) :             12.755ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.032%)  route 0.135ns (48.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 5.049 - 2.500 ) 
    Source Clock Delay      (SCD):    2.107ns = ( 17.492 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.684    17.492    u_uart/clk
    SLICE_X23Y82         FDCE                                         r  u_uart/ram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_fdce_C_Q)         0.141    17.633 r  u_uart/ram_data_reg[28]/Q
                         net (fo=1, routed)           0.135    17.768    u_cpu/u_imem/wdat[28]
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.997     5.049    u_cpu/u_imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.259     4.789    
                         clock uncertainty            0.068     4.857    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     5.012    u_cpu/u_imem/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                          17.768    
  -------------------------------------------------------------------
                         slack                                 12.755    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.767ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 17.435 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628    17.435    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    17.563 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219    17.782    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.259     4.692    
                         clock uncertainty            0.068     4.760    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     5.015    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                          17.782    
  -------------------------------------------------------------------
                         slack                                 12.767    





---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.597ns  (logic 1.588ns (24.071%)  route 5.009ns (75.929%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    13.350    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.455 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    13.900    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.005 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    14.227    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.105    14.332 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    14.332    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.073    20.394    
                         clock uncertainty           -0.068    20.325    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.076    20.401    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_lui_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.579ns  (logic 1.483ns (22.543%)  route 5.096ns (77.457%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    13.390    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.495 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.713    14.208    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.313 r  u_cpu/u_cpu/instr_lui_i_1/O
                         net (fo=1, routed)           0.000    14.313    u_cpu/u_cpu/instr_lui_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X14Y74         FDRE                                         r  u_cpu/u_cpu/instr_lui_reg/C
                         clock pessimism              0.073    20.394    
                         clock uncertainty           -0.068    20.325    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.072    20.397    u_cpu/u_cpu/instr_lui_reg
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.598ns  (logic 1.589ns (24.083%)  route 5.009ns (75.917%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 r  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 f  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 f  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 f  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 f  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 f  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.245    13.350    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.455 f  u_cpu/u_cpu/is_alu_reg_reg_i_3/O
                         net (fo=4, routed)           0.444    13.900    u_cpu/u_cpu/is_alu_reg_reg_i_3_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.005 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.222    14.227    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.106    14.333 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    14.333    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.513    20.321    u_cpu/u_cpu/clk
    SLICE_X12Y74         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.073    20.394    
                         clock uncertainty           -0.068    20.325    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.106    20.431    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    14.039    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[13]/C
                         clock pessimism              0.073    20.397    
                         clock uncertainty           -0.068    20.328    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    20.160    u_cpu/u_cpu/reg_op1_reg[13]
  -------------------------------------------------------------------
                         required time                         20.160    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.304ns  (logic 1.483ns (23.524%)  route 4.821ns (76.476%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.443    14.039    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X11Y73         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[17]/C
                         clock pessimism              0.073    20.397    
                         clock uncertainty           -0.068    20.328    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.168    20.160    u_cpu/u_cpu/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                         20.160    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.506ns  (logic 1.588ns (24.408%)  route 4.918ns (75.592%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    13.164    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    13.269 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    13.542    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    13.647 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.488    14.136    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    14.241 r  u_cpu/u_cpu/mem_wordsize[0]_i_1/O
                         net (fo=1, routed)           0.000    14.241    u_cpu/u_cpu/mem_wordsize[0]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[0]/C
                         clock pessimism              0.089    20.413    
                         clock uncertainty           -0.068    20.344    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032    20.376    u_cpu/u_cpu/mem_wordsize_reg[0]
  -------------------------------------------------------------------
                         required time                         20.376    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/mem_wordsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.502ns  (logic 1.588ns (24.423%)  route 4.914ns (75.577%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.324 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.568    13.164    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I4_O)        0.105    13.269 f  u_cpu/u_cpu/reg_op1[31]_i_4/O
                         net (fo=2, routed)           0.273    13.542    u_cpu/u_cpu/reg_op1[31]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.105    13.647 r  u_cpu/u_cpu/mem_wordsize[1]_i_3/O
                         net (fo=2, routed)           0.484    14.132    u_cpu/u_cpu/mem_wordsize[1]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.105    14.237 r  u_cpu/u_cpu/mem_wordsize[1]_i_1/O
                         net (fo=1, routed)           0.000    14.237    u_cpu/u_cpu/mem_wordsize[1]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.516    20.324    u_cpu/u_cpu/clk
    SLICE_X13Y77         FDRE                                         r  u_cpu/u_cpu/mem_wordsize_reg[1]/C
                         clock pessimism              0.089    20.413    
                         clock uncertainty           -0.068    20.344    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.030    20.374    u_cpu/u_cpu/mem_wordsize_reg[1]
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.484ns  (logic 1.588ns (24.490%)  route 4.896ns (75.510%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 20.323 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.747     9.605    u_fabric/cpu\\.vld
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.105     9.710 f  u_fabric/csr\\.addr[5]_INST_0/O
                         net (fo=23, routed)          0.939    10.649    u_soc_csr/csr_inst/s_cpuif_addr[5]
    SLICE_X16Y76         LUT6 (Prop_lut6_I3_O)        0.105    10.754 r  u_soc_csr/csr_inst/s_cpuif_rd_data[15]_INST_0/O
                         net (fo=14, routed)          0.530    11.283    u_soc_csr/csr_inst/s_cpuif_rd_data[15]
    SLICE_X16Y75         LUT5 (Prop_lut5_I0_O)        0.105    11.388 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.483    11.871    u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0_i_1_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I0_O)        0.105    11.976 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.225    12.201    u_fabric/csr\\.rdat[2]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.105    12.306 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.355    12.661    u_cpu/bus\\.rdat[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.105    12.766 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.234    13.001    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X15Y74         LUT4 (Prop_lut4_I3_O)        0.105    13.106 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.284    13.390    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.495 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.251    13.746    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.851 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.263    14.114    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I4_O)        0.105    14.219 r  u_cpu/u_cpu/instr_jal_i_1/O
                         net (fo=1, routed)           0.000    14.219    u_cpu/u_cpu/instr_jal_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.515    20.323    u_cpu/u_cpu/clk
    SLICE_X11Y74         FDRE                                         r  u_cpu/u_cpu/instr_jal_reg/C
                         clock pessimism              0.073    20.396    
                         clock uncertainty           -0.068    20.327    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.030    20.357    u_cpu/u_cpu/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.322 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    14.022    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    20.322    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[14]/C
                         clock pessimism              0.073    20.395    
                         clock uncertainty           -0.068    20.326    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    20.190    u_cpu/u_cpu/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                         20.190    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.288ns  (logic 1.483ns (23.586%)  route 4.805ns (76.414%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.322 - 15.385 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 7.735 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.630     7.735    u_cpu/u_cpu/clk
    SLICE_X14Y78         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.433     8.168 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.753    u_cpu/bus\\.addr[31]
    SLICE_X16Y77         LUT5 (Prop_lut5_I3_O)        0.105     8.858 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.638     9.496    u_fabric/cpu\\.vld
    SLICE_X17Y77         LUT4 (Prop_lut4_I2_O)        0.105     9.601 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.525    10.126    u_dmem/bus\\.we[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I0_O)        0.105    10.231 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.505    10.736    u_fabric/dmem\\.rdy
    SLICE_X15Y77         LUT3 (Prop_lut3_I0_O)        0.105    10.841 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.313    11.155    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.105    11.260 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.389    11.649    u_cpu/bus\\.rdy
    SLICE_X14Y74         LUT6 (Prop_lut6_I5_O)        0.105    11.754 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.304    12.059    u_cpu/u_cpu/mem_ready
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.105    12.164 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.327    12.491    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.596 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.427    13.022    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I3_O)        0.105    13.127 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.364    13.491    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.105    13.596 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.426    14.022    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.514    20.322    u_cpu/u_cpu/clk
    SLICE_X8Y73          FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[19]/C
                         clock pessimism              0.073    20.395    
                         clock uncertainty           -0.068    20.326    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.136    20.190    u_cpu/u_cpu/reg_op1_reg[19]
  -------------------------------------------------------------------
                         required time                         20.190    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_uart/clk
    SLICE_X22Y91         FDCE                                         r  u_uart/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.164     4.778 r  u_uart/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.103     4.881    u_cpu/u_imem/wdat[2]
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.004     2.554    u_cpu/u_imem/clk
    RAMB36_X1Y18         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.259     2.294    
                         clock uncertainty            0.068     2.362    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.517    u_cpu/u_imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.375ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.032%)  route 0.135ns (48.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.109ns = ( 4.609 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.684     4.609    u_uart/clk
    SLICE_X23Y82         FDCE                                         r  u_uart/ram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_fdce_C_Q)         0.141     4.750 r  u_uart/ram_data_reg[28]/Q
                         net (fo=1, routed)           0.135     4.885    u_cpu/u_imem/wdat[28]
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.997     2.547    u_cpu/u_imem/clk
    RAMB36_X1Y16         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.259     2.287    
                         clock uncertainty            0.068     2.355    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.510    u_cpu/u_imem/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           4.885    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.628     4.552    u_uart/u_tx_fifo/clk
    SLICE_X11Y102        FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128     4.680 r  u_uart/u_tx_fifo/wr_addr_reg[1]/Q
                         net (fo=17, routed)          0.219     4.899    u_uart/u_tx_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMS32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.259     2.190    
                         clock uncertainty            0.068     2.258    
    SLICE_X10Y102        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.513    u_uart/u_tx_fifo/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out
  To Clock:  sys_pll_out

Setup :            0  Failing Endpoints,  Worst Slack       12.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[0]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 22.828 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    22.828    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[0]/C
                         clock pessimism              0.253    23.080    
                         clock uncertainty           -0.068    23.012    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    22.681    u_uart/bus_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 22.828 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    22.828    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[4]/C
                         clock pessimism              0.253    23.080    
                         clock uncertainty           -0.068    23.012    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    22.681    u_uart/bus_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 22.828 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    22.828    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[6]/C
                         clock pessimism              0.253    23.080    
                         clock uncertainty           -0.068    23.012    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    22.681    u_uart/bus_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 22.828 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    22.828    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[7]/C
                         clock pessimism              0.253    23.080    
                         clock uncertainty           -0.068    23.012    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    22.681    u_uart/bus_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 22.908 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    22.908    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism              0.253    23.160    
                         clock uncertainty           -0.068    23.092    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    22.761    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 22.908 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    22.908    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism              0.253    23.160    
                         clock uncertainty           -0.068    23.092    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    22.761    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 22.908 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    22.908    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism              0.253    23.160    
                         clock uncertainty           -0.068    23.092    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    22.761    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 22.908 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    22.908    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism              0.253    23.160    
                         clock uncertainty           -0.068    23.092    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    22.761    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.310%)  route 1.584ns (80.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 22.829 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.584     9.709    u_uart/arst_n
    SLICE_X18Y80         FDCE                                         f  u_uart/bus_rdat_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.519    22.829    u_uart/clk
    SLICE_X18Y80         FDCE                                         r  u_uart/bus_rdat_reg[29]/C
                         clock pessimism              0.253    23.081    
                         clock uncertainty           -0.068    23.013    
    SLICE_X18Y80         FDCE (Recov_fdce_C_CLR)     -0.258    22.755    u_uart/bus_rdat_reg[29]
  -------------------------------------------------------------------
                         required time                         22.755    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.050ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/uart_tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.893ns  (logic 0.379ns (20.022%)  route 1.514ns (79.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 22.837 - 17.885 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.514     9.640    u_uart/arst_n
    SLICE_X9Y90          FDCE                                         f  u_uart/uart_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.527    22.837    u_uart/clk
    SLICE_X9Y90          FDCE                                         r  u_uart/uart_tx_data_reg[1]/C
                         clock pessimism              0.253    23.089    
                         clock uncertainty           -0.068    23.021    
    SLICE_X9Y90          FDCE (Recov_fdce_C_CLR)     -0.331    22.690    u_uart/uart_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 13.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[24]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[24]/C
                         clock pessimism             -0.387     4.628    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.536    u_uart/bus_rdat_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.536    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[27]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[27]/C
                         clock pessimism             -0.387     4.628    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.536    u_uart/bus_rdat_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.536    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[28]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[28]/C
                         clock pessimism             -0.387     4.628    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.536    u_uart/bus_rdat_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.536    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[13]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     5.102    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[13]/C
                         clock pessimism             -0.364     4.651    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.584    u_uart/bus_rdat_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[21]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     5.102    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[21]/C
                         clock pessimism             -0.364     4.651    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.584    u_uart/bus_rdat_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[16]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.246%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 5.016 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.341     5.096    u_uart/arst_n
    SLICE_X13Y87         FDCE                                         f  u_uart/bus_rdat_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.965     5.016    u_uart/clk
    SLICE_X13Y87         FDCE                                         r  u_uart/bus_rdat_reg[16]/C
                         clock pessimism             -0.364     4.652    
    SLICE_X13Y87         FDCE (Remov_fdce_C_CLR)     -0.092     4.560    u_uart/bus_rdat_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[10]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.584%)  route 0.370ns (72.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.370     5.125    u_uart/arst_n
    SLICE_X14Y85         FDCE                                         f  u_uart/bus_rdat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X14Y85         FDCE                                         r  u_uart/bus_rdat_reg[10]/C
                         clock pessimism             -0.364     4.651    
    SLICE_X14Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.584    u_uart/bus_rdat_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 5.020 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     5.118    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     5.020    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.364     4.656    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     4.564    u_uart/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 5.020 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     5.118    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     5.020    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[5]/C
                         clock pessimism             -0.364     4.656    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     4.564    u_uart/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/dcount_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.210%)  route 0.557ns (79.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.557     5.312    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y101        FDCE                                         f  u_uart/u_tx_fifo/dcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/clk
    SLICE_X14Y101        FDCE                                         r  u_uart/u_tx_fifo/dcount_reg[0]/C
                         clock pessimism             -0.132     4.819    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     4.752    u_uart/u_tx_fifo/dcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.559    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out

Setup :           15  Failing Endpoints,  Worst Slack       -0.078ns,  Total Violation       -0.574ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[0]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518     7.443    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[0]/C
                         clock pessimism              0.073     7.516    
                         clock uncertainty           -0.068     7.448    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331     7.117    u_uart/bus_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518     7.443    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[4]/C
                         clock pessimism              0.073     7.516    
                         clock uncertainty           -0.068     7.448    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331     7.117    u_uart/bus_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518     7.443    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[6]/C
                         clock pessimism              0.073     7.516    
                         clock uncertainty           -0.068     7.448    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331     7.117    u_uart/bus_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518     7.443    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[7]/C
                         clock pessimism              0.073     7.516    
                         clock uncertainty           -0.068     7.448    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331     7.117    u_uart/bus_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 7.523 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598     7.523    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism              0.073     7.596    
                         clock uncertainty           -0.068     7.528    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331     7.197    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 7.523 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598     7.523    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism              0.073     7.596    
                         clock uncertainty           -0.068     7.528    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331     7.197    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 7.523 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598     7.523    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism              0.073     7.596    
                         clock uncertainty           -0.068     7.528    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331     7.197    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 7.523 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598     7.523    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism              0.073     7.596    
                         clock uncertainty           -0.068     7.528    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331     7.197    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.310%)  route 1.584ns (80.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 7.444 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.584     7.207    u_uart/arst_n
    SLICE_X18Y80         FDCE                                         f  u_uart/bus_rdat_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.519     7.444    u_uart/clk
    SLICE_X18Y80         FDCE                                         r  u_uart/bus_rdat_reg[29]/C
                         clock pessimism              0.073     7.517    
                         clock uncertainty           -0.068     7.449    
    SLICE_X18Y80         FDCE (Recov_fdce_C_CLR)     -0.258     7.191    u_uart/bus_rdat_reg[29]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/uart_tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.379ns (20.022%)  route 1.514ns (79.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 7.452 - 2.500 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.514     7.138    u_uart/arst_n
    SLICE_X9Y90          FDCE                                         f  u_uart/uart_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.527     7.452    u_uart/clk
    SLICE_X9Y90          FDCE                                         r  u_uart/uart_tx_data_reg[1]/C
                         clock pessimism              0.073     7.525    
                         clock uncertainty           -0.068     7.457    
    SLICE_X9Y90          FDCE (Recov_fdce_C_CLR)     -0.331     7.126    u_uart/uart_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.181ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[24]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274    17.911    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[24]/C
                         clock pessimism             -0.260     4.754    
                         clock uncertainty            0.068     4.823    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.731    u_uart/bus_rdat_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.731    
                         arrival time                          17.911    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.181ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[27]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274    17.911    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[27]/C
                         clock pessimism             -0.260     4.754    
                         clock uncertainty            0.068     4.823    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.731    u_uart/bus_rdat_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.731    
                         arrival time                          17.911    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.181ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[28]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274    17.911    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[28]/C
                         clock pessimism             -0.260     4.754    
                         clock uncertainty            0.068     4.823    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.731    u_uart/bus_rdat_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.731    
                         arrival time                          17.911    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.206ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[13]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347    17.984    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[13]/C
                         clock pessimism             -0.237     4.777    
                         clock uncertainty            0.068     4.846    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.779    u_uart/bus_rdat_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          17.984    
  -------------------------------------------------------------------
                         slack                                 13.206    

Slack (MET) :             13.206ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[21]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347    17.984    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[21]/C
                         clock pessimism             -0.237     4.777    
                         clock uncertainty            0.068     4.846    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.779    u_uart/bus_rdat_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          17.984    
  -------------------------------------------------------------------
                         slack                                 13.206    

Slack (MET) :             13.224ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[16]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.246%)  route 0.341ns (70.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 5.016 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.341    17.979    u_uart/arst_n
    SLICE_X13Y87         FDCE                                         f  u_uart/bus_rdat_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.965     5.016    u_uart/clk
    SLICE_X13Y87         FDCE                                         r  u_uart/bus_rdat_reg[16]/C
                         clock pessimism             -0.237     4.778    
                         clock uncertainty            0.068     4.847    
    SLICE_X13Y87         FDCE (Remov_fdce_C_CLR)     -0.092     4.755    u_uart/bus_rdat_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.755    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                 13.224    

Slack (MET) :             13.229ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[10]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.584%)  route 0.370ns (72.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.370    18.008    u_uart/arst_n
    SLICE_X14Y85         FDCE                                         f  u_uart/bus_rdat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     5.015    u_uart/clk
    SLICE_X14Y85         FDCE                                         r  u_uart/bus_rdat_reg[10]/C
                         clock pessimism             -0.237     4.777    
                         clock uncertainty            0.068     4.846    
    SLICE_X14Y85         FDCE (Remov_fdce_C_CLR)     -0.067     4.779    u_uart/bus_rdat_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          18.008    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.241ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 5.020 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363    18.000    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     5.020    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.237     4.782    
                         clock uncertainty            0.068     4.851    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     4.759    u_uart/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                          18.000    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.241ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 5.020 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363    18.000    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     5.020    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[5]/C
                         clock pessimism             -0.237     4.782    
                         clock uncertainty            0.068     4.851    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     4.759    u_uart/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                          18.000    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.247ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/dcount_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.210%)  route 0.557ns (79.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 4.951 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689    17.497    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141    17.638 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.557    18.194    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y101        FDCE                                         f  u_uart/u_tx_fifo/dcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     4.951    u_uart/u_tx_fifo/clk
    SLICE_X14Y101        FDCE                                         r  u_uart/u_tx_fifo/dcount_reg[0]/C
                         clock pessimism             -0.005     4.946    
                         clock uncertainty            0.068     5.014    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     4.947    u_uart/u_tx_fifo/dcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.947    
                         arrival time                          18.194    
  -------------------------------------------------------------------
                         slack                                 13.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack       10.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.303ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[0]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[0]/C
                         clock pessimism              0.073    20.399    
                         clock uncertainty           -0.068    20.330    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    19.999    u_uart/bus_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                         19.999    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 10.303    

Slack (MET) :             10.303ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[4]/C
                         clock pessimism              0.073    20.399    
                         clock uncertainty           -0.068    20.330    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    19.999    u_uart/bus_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         19.999    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 10.303    

Slack (MET) :             10.303ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[6]/C
                         clock pessimism              0.073    20.399    
                         clock uncertainty           -0.068    20.330    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    19.999    u_uart/bus_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                         19.999    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 10.303    

Slack (MET) :             10.303ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     9.697    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[7]/C
                         clock pessimism              0.073    20.399    
                         clock uncertainty           -0.068    20.330    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    19.999    u_uart/bus_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                         19.999    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 10.303    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism              0.073    20.479    
                         clock uncertainty           -0.068    20.410    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.079    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism              0.073    20.479    
                         clock uncertainty           -0.068    20.410    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.079    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism              0.073    20.479    
                         clock uncertainty           -0.068    20.410    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.079    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     9.750    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism              0.073    20.479    
                         clock uncertainty           -0.068    20.410    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.079    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.364ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.310%)  route 1.584ns (80.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 20.327 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.584     9.709    u_uart/arst_n
    SLICE_X18Y80         FDCE                                         f  u_uart/bus_rdat_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.519    20.327    u_uart/clk
    SLICE_X18Y80         FDCE                                         r  u_uart/bus_rdat_reg[29]/C
                         clock pessimism              0.073    20.400    
                         clock uncertainty           -0.068    20.331    
    SLICE_X18Y80         FDCE (Recov_fdce_C_CLR)     -0.258    20.073    u_uart/bus_rdat_reg[29]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 10.364    

Slack (MET) :             10.369ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/uart_tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.893ns  (logic 0.379ns (20.022%)  route 1.514ns (79.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 20.335 - 15.385 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 7.747 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     7.747    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     8.126 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.514     9.640    u_uart/arst_n
    SLICE_X9Y90          FDCE                                         f  u_uart/uart_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.527    20.335    u_uart/clk
    SLICE_X9Y90          FDCE                                         r  u_uart/uart_tx_data_reg[1]/C
                         clock pessimism              0.073    20.408    
                         clock uncertainty           -0.068    20.339    
    SLICE_X9Y90          FDCE (Recov_fdce_C_CLR)     -0.331    20.008    u_uart/uart_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.008    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 10.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[24]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[24]/C
                         clock pessimism             -0.260     2.252    
                         clock uncertainty            0.068     2.321    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.229    u_uart/bus_rdat_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[27]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[27]/C
                         clock pessimism             -0.260     2.252    
                         clock uncertainty            0.068     2.321    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.229    u_uart/bus_rdat_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[28]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     5.029    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[28]/C
                         clock pessimism             -0.260     2.252    
                         clock uncertainty            0.068     2.321    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.229    u_uart/bus_rdat_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[13]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     5.102    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[13]/C
                         clock pessimism             -0.237     2.275    
                         clock uncertainty            0.068     2.344    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.277    u_uart/bus_rdat_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[21]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     5.102    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[21]/C
                         clock pessimism             -0.237     2.275    
                         clock uncertainty            0.068     2.344    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.277    u_uart/bus_rdat_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.843ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[16]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.246%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.341     5.096    u_uart/arst_n
    SLICE_X13Y87         FDCE                                         f  u_uart/bus_rdat_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.965     2.514    u_uart/clk
    SLICE_X13Y87         FDCE                                         r  u_uart/bus_rdat_reg[16]/C
                         clock pessimism             -0.237     2.276    
                         clock uncertainty            0.068     2.345    
    SLICE_X13Y87         FDCE (Remov_fdce_C_CLR)     -0.092     2.253    u_uart/bus_rdat_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[10]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.584%)  route 0.370ns (72.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.370     5.125    u_uart/arst_n
    SLICE_X14Y85         FDCE                                         f  u_uart/bus_rdat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X14Y85         FDCE                                         r  u_uart/bus_rdat_reg[10]/C
                         clock pessimism             -0.237     2.275    
                         clock uncertainty            0.068     2.344    
    SLICE_X14Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.277    u_uart/bus_rdat_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.861ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     5.118    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     2.518    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.237     2.280    
                         clock uncertainty            0.068     2.349    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     2.257    u_uart/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     5.118    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     2.518    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[5]/C
                         clock pessimism             -0.237     2.280    
                         clock uncertainty            0.068     2.349    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     2.257    u_uart/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.866ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/dcount_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.210%)  route 0.557ns (79.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     4.614    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     4.755 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.557     5.312    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y101        FDCE                                         f  u_uart/u_tx_fifo/dcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/clk
    SLICE_X14Y101        FDCE                                         r  u_uart/u_tx_fifo/dcount_reg[0]/C
                         clock pessimism             -0.005     2.444    
                         clock uncertainty            0.068     2.512    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.445    u_uart/u_tx_fifo/dcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  2.866    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack       12.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[0]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[0]/C
                         clock pessimism              0.253    20.578    
                         clock uncertainty           -0.068    20.510    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    20.179    u_uart/bus_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                         20.179    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[4]/C
                         clock pessimism              0.253    20.578    
                         clock uncertainty           -0.068    20.510    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    20.179    u_uart/bus_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         20.179    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[6]/C
                         clock pessimism              0.253    20.578    
                         clock uncertainty           -0.068    20.510    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    20.179    u_uart/bus_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                         20.179    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.379ns (19.436%)  route 1.571ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.571     7.195    u_uart/arst_n
    SLICE_X17Y79         FDCE                                         f  u_uart/bus_rdat_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.518    20.326    u_uart/clk
    SLICE_X17Y79         FDCE                                         r  u_uart/bus_rdat_reg[7]/C
                         clock pessimism              0.253    20.578    
                         clock uncertainty           -0.068    20.510    
    SLICE_X17Y79         FDCE (Recov_fdce_C_CLR)     -0.331    20.179    u_uart/bus_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                         20.179    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism              0.253    20.658    
                         clock uncertainty           -0.068    20.590    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.259    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism              0.253    20.658    
                         clock uncertainty           -0.068    20.590    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.259    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism              0.253    20.658    
                         clock uncertainty           -0.068    20.590    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.259    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.379ns (18.920%)  route 1.624ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 20.406 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.624     7.248    u_uart/arst_n
    SLICE_X3Y95          FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.598    20.406    u_uart/clk
    SLICE_X3Y95          FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism              0.253    20.658    
                         clock uncertainty           -0.068    20.590    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.331    20.259    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.310%)  route 1.584ns (80.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 20.327 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.584     7.207    u_uart/arst_n
    SLICE_X18Y80         FDCE                                         f  u_uart/bus_rdat_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.519    20.327    u_uart/clk
    SLICE_X18Y80         FDCE                                         r  u_uart/bus_rdat_reg[29]/C
                         clock pessimism              0.253    20.579    
                         clock uncertainty           -0.068    20.511    
    SLICE_X18Y80         FDCE (Recov_fdce_C_CLR)     -0.258    20.253    u_uart/bus_rdat_reg[29]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.050ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/uart_tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.379ns (20.022%)  route 1.514ns (79.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 20.335 - 15.385 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.642     5.245    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.379     5.624 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         1.514     7.138    u_uart/arst_n
    SLICE_X9Y90          FDCE                                         f  u_uart/uart_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         1.527    20.335    u_uart/clk
    SLICE_X9Y90          FDCE                                         r  u_uart/uart_tx_data_reg[1]/C
                         clock pessimism              0.253    20.587    
                         clock uncertainty           -0.068    20.519    
    SLICE_X9Y90          FDCE (Recov_fdce_C_CLR)     -0.331    20.188    u_uart/uart_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 13.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[24]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     2.527    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[24]/C
                         clock pessimism             -0.387     2.126    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.034    u_uart/bus_rdat_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[27]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     2.527    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[27]/C
                         clock pessimism             -0.387     2.126    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.034    u_uart/bus_rdat_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[28]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.274     2.527    u_uart/arst_n
    SLICE_X11Y84         FDCE                                         f  u_uart/bus_rdat_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X11Y84         FDCE                                         r  u_uart/bus_rdat_reg[28]/C
                         clock pessimism             -0.387     2.126    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     2.034    u_uart/bus_rdat_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[13]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     2.600    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[13]/C
                         clock pessimism             -0.364     2.149    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.082    u_uart/bus_rdat_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[21]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.347     2.600    u_uart/arst_n
    SLICE_X12Y85         FDCE                                         f  u_uart/bus_rdat_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X12Y85         FDCE                                         r  u_uart/bus_rdat_reg[21]/C
                         clock pessimism             -0.364     2.149    
    SLICE_X12Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.082    u_uart/bus_rdat_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[16]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.246%)  route 0.341ns (70.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.341     2.594    u_uart/arst_n
    SLICE_X13Y87         FDCE                                         f  u_uart/bus_rdat_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.965     2.514    u_uart/clk
    SLICE_X13Y87         FDCE                                         r  u_uart/bus_rdat_reg[16]/C
                         clock pessimism             -0.364     2.150    
    SLICE_X13Y87         FDCE (Remov_fdce_C_CLR)     -0.092     2.058    u_uart/bus_rdat_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[10]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.584%)  route 0.370ns (72.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.370     2.623    u_uart/arst_n
    SLICE_X14Y85         FDCE                                         f  u_uart/bus_rdat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.964     2.513    u_uart/clk
    SLICE_X14Y85         FDCE                                         r  u_uart/bus_rdat_reg[10]/C
                         clock pessimism             -0.364     2.149    
    SLICE_X14Y85         FDCE (Remov_fdce_C_CLR)     -0.067     2.082    u_uart/bus_rdat_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     2.616    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     2.518    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.364     2.154    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     2.062    u_uart/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/FSM_sequential_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.363     2.616    u_uart/arst_n
    SLICE_X9Y91          FDCE                                         f  u_uart/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.969     2.518    u_uart/clk
    SLICE_X9Y91          FDCE                                         r  u_uart/FSM_sequential_state_reg[5]/C
                         clock pessimism             -0.364     2.154    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     2.062    u_uart/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/dcount_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.210%)  route 0.557ns (79.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.689     2.112    u_clk_rst_gen/sys_clk
    SLICE_X11Y86         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.253 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=317, routed)         0.557     2.810    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y101        FDCE                                         f  u_uart/u_tx_fifo/dcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=938, routed)         0.900     2.449    u_uart/u_tx_fifo/clk
    SLICE_X14Y101        FDCE                                         r  u_uart/u_tx_fifo/dcount_reg[0]/C
                         clock pessimism             -0.132     2.317    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.250    u_uart/u_tx_fifo/dcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.559    





